{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528662339457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528662339460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 17:25:39 2018 " "Processing started: Sun Jun 10 17:25:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528662339460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662339460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Velha -c Velha " "Command: quartus_map --read_settings_files=on --write_settings_files=off Velha -c Velha" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662339461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528662339810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528662339810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IA/ia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IA/ia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ia-struct " "Found design unit 1: ia-struct" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347966 ""} { "Info" "ISGN_ENTITY_NAME" "1 ia " "Found entity 1: ia" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662347966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc-struct " "Found design unit 1: uc-struct" {  } { { "uc.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/uc.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347969 ""} { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/uc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662347969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGA/vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-rtl " "Found design unit 1: vga_pll-rtl" {  } { { "VGA/vga_pll.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vga_pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347970 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "VGA/vga_pll.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vga_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662347970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA/vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_0002 " "Found entity 1: vga_pll_0002" {  } { { "VGA/vga_pll/vga_pll_0002.v" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vga_pll/vga_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662347973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vgacon.vhd 4 2 " "Found 4 design units, including 2 entities, in source file VGA/vgacon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgacon-behav " "Found design unit 1: vgacon-behav" {  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vgacon.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347975 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dual_clock_ram-behav " "Found design unit 2: dual_clock_ram-behav" {  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vgacon.vhd" 269 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347975 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgacon " "Found entity 1: vgacon" {  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vgacon.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347975 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_clock_ram " "Found entity 2: dual_clock_ram" {  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vgacon.vhd" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662347975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monitor-struct " "Found design unit 1: monitor-struct" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/monitor.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347978 ""} { "Info" "ISGN_ENTITY_NAME" "1 monitor " "Found entity 1: monitor" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/monitor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662347978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/bin2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PS2/bin2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-LogicFunction " "Found design unit 1: bin2hex-LogicFunction" {  } { { "PS2/bin2hex.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/bin2hex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347980 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "PS2/bin2hex.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/bin2hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662347980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file velha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 velha-struct " "Found design unit 1: velha-struct" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347982 ""} { "Info" "ISGN_ENTITY_NAME" "1 velha " "Found entity 1: velha" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662347982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PS2/ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/ps2_iobase.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347983 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/ps2_iobase.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662347983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/mouse_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PS2/mouse_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mouse_ctrl-rtl " "Found design unit 1: mouse_ctrl-rtl" {  } { { "PS2/mouse_ctrl.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/mouse_ctrl.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347985 ""} { "Info" "ISGN_ENTITY_NAME" "1 mouse_ctrl " "Found entity 1: mouse_ctrl" {  } { { "PS2/mouse_ctrl.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/mouse_ctrl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662347985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mouse-struct " "Found design unit 1: mouse-struct" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/mouse.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347986 ""} { "Info" "ISGN_ENTITY_NAME" "1 mouse " "Found entity 1: mouse" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/mouse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662347986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mouse/atualiza_posicao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mouse/atualiza_posicao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atualiza_posicao-struct " "Found design unit 1: atualiza_posicao-struct" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347989 ""} { "Info" "ISGN_ENTITY_NAME" "1 atualiza_posicao " "Found entity 1: atualiza_posicao" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662347989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mouse/valida_clique.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mouse/valida_clique.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valida_clique-struct " "Found design unit 1: valida_clique-struct" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/valida_clique.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347991 ""} { "Info" "ISGN_ENTITY_NAME" "1 valida_clique " "Found entity 1: valida_clique" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/valida_clique.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662347991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662347991 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "velha " "Elaborating entity \"velha\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528662348075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:controle " "Elaborating entity \"uc\" for hierarchy \"uc:controle\"" {  } { { "velha.vhd" "controle" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662348079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse mouse:mouse_position " "Elaborating entity \"mouse\" for hierarchy \"mouse:mouse_position\"" {  } { { "velha.vhd" "mouse_position" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662348084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atualiza_posicao mouse:mouse_position\|atualiza_posicao:recebe_posicao " "Elaborating entity \"atualiza_posicao\" for hierarchy \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\"" {  } { { "mouse.vhd" "recebe_posicao" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/mouse.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662348087 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ox atualiza_posicao.vhd(37) " "Verilog HDL or VHDL warning at atualiza_posicao.vhd(37): object \"ox\" assigned a value but never read" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528662348088 "|velha|mouse:mouse_position|atualiza_posicao:recebe_posicao"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oy atualiza_posicao.vhd(37) " "Verilog HDL or VHDL warning at atualiza_posicao.vhd(37): object \"oy\" assigned a value but never read" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528662348088 "|velha|mouse:mouse_position|atualiza_posicao:recebe_posicao"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bt_on atualiza_posicao.vhd(38) " "Verilog HDL or VHDL warning at atualiza_posicao.vhd(38): object \"bt_on\" assigned a value but never read" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528662348088 "|velha|mouse:mouse_position|atualiza_posicao:recebe_posicao"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wheel atualiza_posicao.vhd(39) " "Verilog HDL or VHDL warning at atualiza_posicao.vhd(39): object \"wheel\" assigned a value but never read" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528662348088 "|velha|mouse:mouse_position|atualiza_posicao:recebe_posicao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse_ctrl mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl " "Elaborating entity \"mouse_ctrl\" for hierarchy \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\"" {  } { { "Mouse/atualiza_posicao.vhd" "mousectrl" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662348100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_iobase mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io " "Elaborating entity \"ps2_iobase\" for hierarchy \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\"" {  } { { "PS2/mouse_ctrl.vhd" "ps2io" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/mouse_ctrl.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662348104 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigsending ps2_iobase.vhd(161) " "VHDL Process Statement warning at ps2_iobase.vhd(161): signal \"sigsending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/ps2_iobase.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348107 "|velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valida_clique mouse:mouse_position\|valida_clique:acoes_clique " "Elaborating entity \"valida_clique\" for hierarchy \"mouse:mouse_position\|valida_clique:acoes_clique\"" {  } { { "mouse.vhd" "acoes_clique" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/mouse.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662348108 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ox valida_clique.vhd(40) " "Verilog HDL or VHDL warning at valida_clique.vhd(40): object \"ox\" assigned a value but never read" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/valida_clique.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528662348111 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oy valida_clique.vhd(40) " "Verilog HDL or VHDL warning at valida_clique.vhd(40): object \"oy\" assigned a value but never read" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/valida_clique.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528662348111 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wheel valida_clique.vhd(42) " "Verilog HDL or VHDL warning at valida_clique.vhd(42): object \"wheel\" assigned a value but never read" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/valida_clique.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528662348111 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dx valida_clique.vhd(44) " "Verilog HDL or VHDL warning at valida_clique.vhd(44): object \"dx\" assigned a value but never read" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/valida_clique.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528662348111 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dy valida_clique.vhd(44) " "Verilog HDL or VHDL warning at valida_clique.vhd(44): object \"dy\" assigned a value but never read" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/valida_clique.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528662348111 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mouse_y_tmp\[0\] valida_clique.vhd(60) " "Inferred latch for \"mouse_y_tmp\[0\]\" at valida_clique.vhd(60)" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/valida_clique.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662348111 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mouse_y_tmp\[1\] valida_clique.vhd(60) " "Inferred latch for \"mouse_y_tmp\[1\]\" at valida_clique.vhd(60)" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/valida_clique.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662348111 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mouse_x_tmp\[0\] valida_clique.vhd(53) " "Inferred latch for \"mouse_x_tmp\[0\]\" at valida_clique.vhd(53)" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/valida_clique.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662348112 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mouse_x_tmp\[1\] valida_clique.vhd(53) " "Inferred latch for \"mouse_x_tmp\[1\]\" at valida_clique.vhd(53)" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/valida_clique.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662348112 "|velha|mouse:mouse_position|valida_clique:acoes_clique"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor monitor:mouse_monitor " "Elaborating entity \"monitor\" for hierarchy \"monitor:mouse_monitor\"" {  } { { "velha.vhd" "mouse_monitor" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662348114 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mouse_y_tmp\[0\] monitor.vhd(98) " "Inferred latch for \"mouse_y_tmp\[0\]\" at monitor.vhd(98)" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/monitor.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662348119 "|velha|monitor:mouse_monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mouse_y_tmp\[1\] monitor.vhd(98) " "Inferred latch for \"mouse_y_tmp\[1\]\" at monitor.vhd(98)" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/monitor.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662348119 "|velha|monitor:mouse_monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mouse_x_tmp\[0\] monitor.vhd(91) " "Inferred latch for \"mouse_x_tmp\[0\]\" at monitor.vhd(91)" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/monitor.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662348119 "|velha|monitor:mouse_monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mouse_x_tmp\[1\] monitor.vhd(91) " "Inferred latch for \"mouse_x_tmp\[1\]\" at monitor.vhd(91)" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/monitor.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662348119 "|velha|monitor:mouse_monitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgacon monitor:mouse_monitor\|vgacon:vga_component " "Elaborating entity \"vgacon\" for hierarchy \"monitor:mouse_monitor\|vgacon:vga_component\"" {  } { { "monitor.vhd" "vga_component" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/monitor.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662348119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider " "Elaborating entity \"vga_pll\" for hierarchy \"monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\"" {  } { { "VGA/vgacon.vhd" "divider" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vgacon.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662348122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_0002 monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst " "Elaborating entity \"vga_pll_0002\" for hierarchy \"monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\"" {  } { { "VGA/vga_pll.vhd" "vga_pll_inst" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vga_pll.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662348126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA/vga_pll/vga_pll_0002.v" "altera_pll_i" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662348147 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1528662348152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA/vga_pll/vga_pll_0002.v" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662348152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175644 MHz " "Parameter \"output_clock_frequency0\" = \"25.175644 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662348153 ""}  } { { "VGA/vga_pll/vga_pll_0002.v" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528662348153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_clock_ram monitor:mouse_monitor\|vgacon:vga_component\|dual_clock_ram:vgamem " "Elaborating entity \"dual_clock_ram\" for hierarchy \"monitor:mouse_monitor\|vgacon:vga_component\|dual_clock_ram:vgamem\"" {  } { { "VGA/vgacon.vhd" "vgamem" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vgacon.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662348154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ia ia:inteligencia " "Elaborating entity \"ia\" for hierarchy \"ia:inteligencia\"" {  } { { "velha.vhd" "inteligencia" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662348157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "posicao_tmp ia.vhd(16) " "Verilog HDL or VHDL warning at ia.vhd(16): object \"posicao_tmp\" assigned a value but never read" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ativo ia.vhd(19) " "VHDL Process Statement warning at ia.vhd(19): signal \"ativo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(20) " "VHDL Process Statement warning at ia.vhd(20): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(23) " "VHDL Process Statement warning at ia.vhd(23): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(25) " "VHDL Process Statement warning at ia.vhd(25): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(27) " "VHDL Process Statement warning at ia.vhd(27): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(31) " "VHDL Process Statement warning at ia.vhd(31): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(33) " "VHDL Process Statement warning at ia.vhd(33): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(35) " "VHDL Process Statement warning at ia.vhd(35): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(39) " "VHDL Process Statement warning at ia.vhd(39): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(41) " "VHDL Process Statement warning at ia.vhd(41): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(43) " "VHDL Process Statement warning at ia.vhd(43): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(49) " "VHDL Process Statement warning at ia.vhd(49): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(51) " "VHDL Process Statement warning at ia.vhd(51): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(53) " "VHDL Process Statement warning at ia.vhd(53): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(57) " "VHDL Process Statement warning at ia.vhd(57): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(59) " "VHDL Process Statement warning at ia.vhd(59): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(61) " "VHDL Process Statement warning at ia.vhd(61): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(65) " "VHDL Process Statement warning at ia.vhd(65): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(67) " "VHDL Process Statement warning at ia.vhd(67): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(69) " "VHDL Process Statement warning at ia.vhd(69): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(75) " "VHDL Process Statement warning at ia.vhd(75): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(77) " "VHDL Process Statement warning at ia.vhd(77): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(79) " "VHDL Process Statement warning at ia.vhd(79): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(83) " "VHDL Process Statement warning at ia.vhd(83): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(85) " "VHDL Process Statement warning at ia.vhd(85): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ia_cor ia.vhd(87) " "VHDL Process Statement warning at ia.vhd(87): signal \"ia_cor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "ia.vhd(101) " "VHDL Subtype or Type Declaration warning at ia.vhd(101): subtype or type has null range" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 101 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ia.vhd(101) " "VHDL warning at ia.vhd(101): comparison between unequal length operands always returns FALSE" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 101 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posicao ia.vhd(15) " "VHDL Process Statement warning at ia.vhd(15): inferring latch(es) for signal or variable \"posicao\", which holds its previous value in one or more paths through the process" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao\[0\] ia.vhd(15) " "Inferred latch for \"posicao\[0\]\" at ia.vhd(15)" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao\[1\] ia.vhd(15) " "Inferred latch for \"posicao\[1\]\" at ia.vhd(15)" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662348161 "|velha|ia:inteligencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao\[2\] ia.vhd(15) " "Inferred latch for \"posicao\[2\]\" at ia.vhd(15)" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662348162 "|velha|ia:inteligencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao\[3\] ia.vhd(15) " "Inferred latch for \"posicao\[3\]\" at ia.vhd(15)" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/IA/ia.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662348162 "|velha|ia:inteligencia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hex bin2hex:display1 " "Elaborating entity \"bin2hex\" for hierarchy \"bin2hex:display1\"" {  } { { "velha.vhd" "display1" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662348162 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "monitor:mouse_monitor\|vgacon:vga_component\|dual_clock_ram:vgamem\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"monitor:mouse_monitor\|vgacon:vga_component\|dual_clock_ram:vgamem\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528662348950 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528662348950 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528662348950 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 12 " "Parameter NUMWORDS_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528662348950 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528662348950 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528662348950 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 12 " "Parameter NUMWORDS_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528662348950 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528662348950 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528662348950 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528662348950 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528662348950 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528662348950 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528662348950 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528662348950 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE vga_mem.mif " "Parameter INIT_FILE set to vga_mem.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528662348950 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1528662348950 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528662348950 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "monitor:mouse_monitor\|vgacon:vga_component\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"monitor:mouse_monitor\|vgacon:vga_component\|Div0\"" {  } { { "VGA/vgacon.vhd" "Div0" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vgacon.vhd" 229 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528662348951 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "monitor:mouse_monitor\|vgacon:vga_component\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"monitor:mouse_monitor\|vgacon:vga_component\|Div1\"" {  } { { "VGA/vgacon.vhd" "Div1" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vgacon.vhd" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528662348951 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|Div0\"" {  } { { "Mouse/atualiza_posicao.vhd" "Div0" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528662348951 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|Div1\"" {  } { { "Mouse/atualiza_posicao.vhd" "Div1" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528662348951 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|Mod0\"" {  } { { "Mouse/atualiza_posicao.vhd" "Mod0" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528662348951 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|Mod1\"" {  } { { "Mouse/atualiza_posicao.vhd" "Mod1" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528662348951 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528662348951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monitor:mouse_monitor\|vgacon:vga_component\|dual_clock_ram:vgamem\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"monitor:mouse_monitor\|vgacon:vga_component\|dual_clock_ram:vgamem\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662349004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monitor:mouse_monitor\|vgacon:vga_component\|dual_clock_ram:vgamem\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"monitor:mouse_monitor\|vgacon:vga_component\|dual_clock_ram:vgamem\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 12 " "Parameter \"NUMWORDS_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 12 " "Parameter \"NUMWORDS_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE vga_mem.mif " "Parameter \"INIT_FILE\" = \"vga_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349004 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528662349004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k7l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k7l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k7l1 " "Found entity 1: altsyncram_k7l1" {  } { { "db/altsyncram_k7l1.tdf" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/db/altsyncram_k7l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662349038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662349038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monitor:mouse_monitor\|vgacon:vga_component\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"monitor:mouse_monitor\|vgacon:vga_component\|lpm_divide:Div0\"" {  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vgacon.vhd" 229 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662349055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monitor:mouse_monitor\|vgacon:vga_component\|lpm_divide:Div0 " "Instantiated megafunction \"monitor:mouse_monitor\|vgacon:vga_component\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349055 ""}  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vgacon.vhd" 229 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528662349055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662349091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662349091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662349096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662349096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662349105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662349105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monitor:mouse_monitor\|vgacon:vga_component\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"monitor:mouse_monitor\|vgacon:vga_component\|lpm_divide:Div1\"" {  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vgacon.vhd" 230 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662349117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monitor:mouse_monitor\|vgacon:vga_component\|lpm_divide:Div1 " "Instantiated megafunction \"monitor:mouse_monitor\|vgacon:vga_component\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349117 ""}  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/VGA/vgacon.vhd" 230 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528662349117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|lpm_divide:Div0\"" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662349129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|lpm_divide:Div0 " "Instantiated megafunction \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349129 ""}  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528662349129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gpo " "Found entity 1: lpm_divide_gpo" {  } { { "db/lpm_divide_gpo.tdf" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/db/lpm_divide_gpo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662349173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662349173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_pbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_pbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_pbg " "Found entity 1: abs_divider_pbg" {  } { { "db/abs_divider_pbg.tdf" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/db/abs_divider_pbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662349185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662349185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_20f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_20f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_20f " "Found entity 1: alt_u_div_20f" {  } { { "db/alt_u_div_20f.tdf" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/db/alt_u_div_20f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662349211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662349211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/db/lpm_abs_nn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662349228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662349228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6p9 " "Found entity 1: lpm_abs_6p9" {  } { { "db/lpm_abs_6p9.tdf" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/db/lpm_abs_6p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662349236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662349236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|lpm_divide:Mod0\"" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662349259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|lpm_divide:Mod0 " "Instantiated megafunction \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349259 ""}  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528662349259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b5m " "Found entity 1: lpm_divide_b5m" {  } { { "db/lpm_divide_b5m.tdf" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/db/lpm_divide_b5m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662349292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662349292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662349297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662349297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_23f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_23f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_23f " "Found entity 1: alt_u_div_23f" {  } { { "db/alt_u_div_23f.tdf" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/db/alt_u_div_23f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528662349319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662349319 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "monitor:mouse_monitor\|mouse_x_tmp\[0\] mouse:mouse_position\|valida_clique:acoes_clique\|mouse_x_tmp\[0\] " "Duplicate LATCH primitive \"monitor:mouse_monitor\|mouse_x_tmp\[0\]\" merged with LATCH primitive \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_x_tmp\[0\]\"" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/monitor.vhd" 91 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349688 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "monitor:mouse_monitor\|mouse_x_tmp\[1\] mouse:mouse_position\|valida_clique:acoes_clique\|mouse_x_tmp\[1\] " "Duplicate LATCH primitive \"monitor:mouse_monitor\|mouse_x_tmp\[1\]\" merged with LATCH primitive \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_x_tmp\[1\]\"" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/monitor.vhd" 91 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349688 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "monitor:mouse_monitor\|mouse_y_tmp\[0\] mouse:mouse_position\|valida_clique:acoes_clique\|mouse_y_tmp\[0\] " "Duplicate LATCH primitive \"monitor:mouse_monitor\|mouse_y_tmp\[0\]\" merged with LATCH primitive \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_y_tmp\[0\]\"" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/monitor.vhd" 98 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349688 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "monitor:mouse_monitor\|mouse_y_tmp\[1\] mouse:mouse_position\|valida_clique:acoes_clique\|mouse_y_tmp\[1\] " "Duplicate LATCH primitive \"monitor:mouse_monitor\|mouse_y_tmp\[1\]\" merged with LATCH primitive \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_y_tmp\[1\]\"" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/monitor.vhd" 98 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1528662349688 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1528662349688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mouse:mouse_position\|valida_clique:acoes_clique\|mouse_x_tmp\[0\] " "Latch mouse:mouse_position\|valida_clique:acoes_clique\|mouse_x_tmp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[4\] " "Ports D and ENA on the latch are fed by the same signal mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[4\]" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528662349689 ""}  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/valida_clique.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528662349689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mouse:mouse_position\|valida_clique:acoes_clique\|mouse_x_tmp\[1\] " "Latch mouse:mouse_position\|valida_clique:acoes_clique\|mouse_x_tmp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[4\] " "Ports D and ENA on the latch are fed by the same signal mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[4\]" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528662349689 ""}  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/valida_clique.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528662349689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mouse:mouse_position\|valida_clique:acoes_clique\|mouse_y_tmp\[0\] " "Latch mouse:mouse_position\|valida_clique:acoes_clique\|mouse_y_tmp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\]" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528662349689 ""}  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/valida_clique.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528662349689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mouse:mouse_position\|valida_clique:acoes_clique\|mouse_y_tmp\[1\] " "Latch mouse:mouse_position\|valida_clique:acoes_clique\|mouse_y_tmp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\]" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528662349689 ""}  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/valida_clique.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528662349689 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en_emulated mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~1 " "Register \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en\" is converted into an equivalent circuit using register \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en_emulated\" and latch \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~1\"" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/ps2_iobase.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528662349693 "|velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|ps2_data~en"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en_emulated mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~1 " "Register \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en\" is converted into an equivalent circuit using register \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en_emulated\" and latch \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~1\"" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/ps2_iobase.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528662349693 "|velha|mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|ps2_data~en"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy~_emulated mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy~1 " "Register \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy\" is converted into an equivalent circuit using register \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy~_emulated\" and latch \"mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy~1\"" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/ps2_iobase.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528662349693 "|velha|mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|send_rdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy~_emulated mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy~1 " "Register \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy\" is converted into an equivalent circuit using register \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy~_emulated\" and latch \"mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|send_rdy~1\"" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/ps2_iobase.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528662349693 "|velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|send_rdy"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1528662349693 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528662351537 "|velha|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528662351537 "|velha|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528662351537 "|velha|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528662351537 "|velha|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528662351537 "|velha|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528662351537 "|velha|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528662351537 "|velha|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528662351537 "|velha|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528662351537 "|velha|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528662351537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528662351664 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[8\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[8\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[6\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[6\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[3\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[3\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[2\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[2\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[0\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|fcount\[0\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[8\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[8\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[6\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[6\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[3\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[3\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[2\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[2\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[0\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|rcount\[0\] will power up to Low" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/PS2/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[14\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[14\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[14\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[14\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[12\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[12\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[11\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[11\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[12\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[12\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[11\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[11\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[7\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[7\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[7\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[7\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[6\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[6\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[6\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[6\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[5\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[5\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[5\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[5\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[4\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|xacc\[4\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[4\] Low " "Register mouse:mouse_position\|atualiza_posicao:recebe_posicao\|yacc\[4\] will power up to Low" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/Mouse/atualiza_posicao.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528662351820 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1528662351820 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528662352715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528662352715 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528662352899 "|velha|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528662352899 "|velha|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/velha.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528662352899 "|velha|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1528662352899 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2194 " "Implemented 2194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528662352906 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528662352906 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1528662352906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2112 " "Implemented 2112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528662352906 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1528662352906 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1528662352906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528662352906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1260 " "Peak virtual memory: 1260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528662352935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 17:25:52 2018 " "Processing ended: Sun Jun 10 17:25:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528662352935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528662352935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528662352935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528662352935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1528662353685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528662353688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 17:25:53 2018 " "Processing started: Sun Jun 10 17:25:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528662353688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1528662353688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Velha -c Velha " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Velha -c Velha" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1528662353688 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1528662353729 ""}
{ "Info" "0" "" "Project  = Velha" {  } {  } 0 0 "Project  = Velha" 0 0 "Fitter" 0 0 1528662353730 ""}
{ "Info" "0" "" "Revision = Velha" {  } {  } 0 0 "Revision = Velha" 0 0 "Fitter" 0 0 1528662353730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1528662353891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1528662353891 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Velha 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Velha\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528662353905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528662353945 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528662353946 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1528662354051 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528662354397 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1528662354415 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1528662354550 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1528662354600 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1528662365433 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 44 global CLKCTRL_G6 " "monitor:mouse_monitor\|vgacon:vga_component\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 44 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1528662365608 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1528662365608 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 208 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 208 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1528662365608 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 153 global CLKCTRL_G4 " "KEY\[0\]~inputCLKENA0 with 153 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1528662365608 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1528662365608 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1528662365608 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1528662365608 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1528662365608 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1528662365608 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528662365609 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1528662366667 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Velha.sdc " "Synopsys Design Constraints File file not found: 'Velha.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528662366670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528662366670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528662366680 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528662366687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528662366687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528662366687 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1528662366687 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1528662366694 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1528662366695 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528662366696 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528662366746 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528662366747 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528662366751 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528662366754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528662366754 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528662366755 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528662366768 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1528662366770 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528662366770 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528662366882 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1528662366882 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528662366886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528662371675 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1528662372152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528662375043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528662380297 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528662383136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528662383136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528662384695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X67_Y11 X77_Y22 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22" {  } { { "loc" "" { Generic "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22"} { { 12 { 0 ""} 67 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1528662391600 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528662391600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1528662415316 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528662415316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528662415319 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.79 " "Total time spent on timing analysis during the Fitter is 3.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1528662418455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528662418506 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528662419620 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528662419622 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528662420679 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528662424810 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1528662425063 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/output_files/Velha.fit.smsg " "Generated suppressed messages file /home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/output_files/Velha.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528662425228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 190 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 190 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2687 " "Peak virtual memory: 2687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528662426179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 17:27:06 2018 " "Processing ended: Sun Jun 10 17:27:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528662426179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528662426179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528662426179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528662426179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1528662427164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528662427167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 17:27:07 2018 " "Processing started: Sun Jun 10 17:27:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528662427167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1528662427167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Velha -c Velha " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Velha -c Velha" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1528662427167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1528662427853 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1528662432684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1107 " "Peak virtual memory: 1107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528662433168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 17:27:13 2018 " "Processing ended: Sun Jun 10 17:27:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528662433168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528662433168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528662433168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1528662433168 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1528662433328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1528662433886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528662433890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 17:27:13 2018 " "Processing started: Sun Jun 10 17:27:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528662433890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662433890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Velha -c Velha " "Command: quartus_sta Velha -c Velha" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662433890 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1528662433931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662434464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662434464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662434509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662434509 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662435104 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Velha.sdc " "Synopsys Design Constraints File file not found: 'Velha.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662435179 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662435180 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1528662435189 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1528662435189 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1528662435189 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662435189 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662435189 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata " "create_clock -period 1.000 -name mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528662435192 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " "create_clock -period 1.000 -name mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528662435192 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " "create_clock -period 1.000 -name mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528662435192 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " "create_clock -period 1.000 -name mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528662435192 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] " "create_clock -period 1.000 -name mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528662435192 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata " "create_clock -period 1.000 -name mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528662435192 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " "create_clock -period 1.000 -name mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528662435192 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " "create_clock -period 1.000 -name mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528662435192 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " "create_clock -period 1.000 -name mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528662435192 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\] mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\] " "create_clock -period 1.000 -name mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\] mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528662435192 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662435192 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528662435197 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528662435197 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528662435197 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662435197 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662435200 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662435214 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1528662435215 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528662435229 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528662435320 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662435320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.244 " "Worst-case setup slack is -27.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.244           -1205.499 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata  " "  -27.244           -1205.499 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.272             -11.530 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\]  " "   -7.272             -11.530 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.228             -20.912 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata  " "   -5.228             -20.912 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.833              -7.664 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\]  " "   -4.833              -7.664 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.037             -90.914 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "   -4.037             -90.914 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.879             -50.465 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -3.879             -50.465 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.856            -313.728 CLOCK_50  " "   -3.856            -313.728 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.724             -55.495 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -3.724             -55.495 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.628             -27.250 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "   -3.628             -27.250 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.414             -24.799 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "   -3.414             -24.799 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.193             -11.970 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "   -3.193             -11.970 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.060               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   25.060               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662435323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 CLOCK_50  " "    0.217               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata  " "    0.291               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata  " "    0.336               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "    0.382               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.402               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    0.517               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    0.576               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\]  " "    0.602               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.760               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "    0.760               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.119               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\]  " "    1.119               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.957               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "    1.957               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.345               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "    2.345               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662435334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.799 " "Worst-case recovery slack is -4.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.799             -33.619 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "   -4.799             -33.619 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.645             -62.489 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -3.645             -62.489 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.609             -58.515 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -3.609             -58.515 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.602            -180.503 CLOCK_50  " "   -2.602            -180.503 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.435             -21.267 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "   -2.435             -21.267 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662435337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.737 " "Worst-case removal slack is 0.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 CLOCK_50  " "    0.737               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.209               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    1.209               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.242               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    1.242               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.642               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "    1.642               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.814               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "    1.814               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662435340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -29.131 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata  " "   -0.394             -29.131 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.432 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "   -0.394             -14.432 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.904 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -0.394             -11.904 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.663 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -0.394             -11.663 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.782 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "   -0.394              -4.782 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.745 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "   -0.394              -4.745 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.968 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata  " "   -0.394              -2.968 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.699 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "   -0.394              -2.699 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\]  " "    0.307               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\]  " "    0.379               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.881               0.000 CLOCK_50  " "    8.881               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.646               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.646               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662435343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662435343 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662435366 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662435366 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662435366 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662435366 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.710 ns " "Worst Case Available Settling Time: 15.710 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662435366 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662435366 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662435366 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528662435372 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662435410 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662437261 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528662437424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528662437424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528662437424 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662437424 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662437439 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528662437458 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662437458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.146 " "Worst-case setup slack is -28.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.146           -1247.446 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata  " "  -28.146           -1247.446 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.989             -11.091 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\]  " "   -6.989             -11.091 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.296             -21.184 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata  " "   -5.296             -21.184 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.603              -7.352 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\]  " "   -4.603              -7.352 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.180             -91.594 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "   -4.180             -91.594 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.954             -50.932 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -3.954             -50.932 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.764             -55.324 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -3.764             -55.324 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.736             -28.119 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "   -3.736             -28.119 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.586            -265.982 CLOCK_50  " "   -3.586            -265.982 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.545             -25.993 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "   -3.545             -25.993 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.395             -12.499 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "   -3.395             -12.499 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.207               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   25.207               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662437461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 CLOCK_50  " "    0.179               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata  " "    0.273               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "    0.341               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.400               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\]  " "    0.404               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata  " "    0.426               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    0.458               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    0.546               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.750               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "    0.750               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.972               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\]  " "    0.972               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.094               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "    2.094               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.504               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "    2.504               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662437472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.590 " "Worst-case recovery slack is -4.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.590             -32.157 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "   -4.590             -32.157 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.703             -61.114 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -3.703             -61.114 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.687             -57.361 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -3.687             -57.361 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.318             -20.090 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "   -2.318             -20.090 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.234            -152.476 CLOCK_50  " "   -2.234            -152.476 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662437477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.338 " "Worst-case removal slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 CLOCK_50  " "    0.338               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    1.171               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.247               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    1.247               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.511               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "    1.511               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.660               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "    1.660               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662437481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -28.526 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata  " "   -0.394             -28.526 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.127 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "   -0.394             -14.127 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.692 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -0.394             -11.692 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.549 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -0.394             -11.549 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.738 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "   -0.394              -4.738 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.662 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "   -0.394              -4.662 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.044 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata  " "   -0.394              -3.044 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.704 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "   -0.394              -2.704 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\]  " "    0.340               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\]  " "    0.415               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.840               0.000 CLOCK_50  " "    8.840               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.630               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.630               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662437484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662437484 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662437506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662437506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662437506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662437506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.933 ns " "Worst Case Available Settling Time: 15.933 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662437506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662437506 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662437506 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528662437511 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662437682 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439407 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528662439574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528662439574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528662439574 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439574 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439588 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528662439597 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.752 " "Worst-case setup slack is -14.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.752            -641.135 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata  " "  -14.752            -641.135 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.581              -7.097 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\]  " "   -4.581              -7.097 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.085              -4.701 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\]  " "   -3.085              -4.701 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.997            -193.838 CLOCK_50  " "   -2.997            -193.838 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.632             -10.528 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata  " "   -2.632             -10.528 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.975             -23.005 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -1.975             -23.005 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971             -44.351 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "   -1.971             -44.351 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.832             -13.450 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "   -1.832             -13.450 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.806             -26.259 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -1.806             -26.259 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.704             -11.763 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "   -1.704             -11.763 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.521              -5.445 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "   -1.521              -5.445 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.446               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   30.446               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.038 " "Worst-case hold slack is -0.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.090 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata  " "   -0.038              -0.090 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "    0.046               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    0.057               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata  " "    0.068               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 CLOCK_50  " "    0.070               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    0.082               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "    0.204               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.257               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\]  " "    0.468               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.659               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\]  " "    0.659               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.849               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "    0.849               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.160               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "    1.160               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.912 " "Worst-case recovery slack is -2.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.912             -19.984 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "   -2.912             -19.984 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.813            -121.245 CLOCK_50  " "   -1.813            -121.245 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.756             -32.576 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -1.756             -32.576 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.732             -30.324 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -1.732             -30.324 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.278             -11.462 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "   -1.278             -11.462 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.307 " "Worst-case removal slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 CLOCK_50  " "    0.307               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    0.376               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    0.398               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "    0.667               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "    0.830               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.115 " "Worst-case minimum pulse width slack is -0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115              -1.764 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata  " "   -0.115              -1.764 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100              -0.400 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata  " "   -0.100              -0.400 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076              -0.255 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "   -0.076              -0.255 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.349 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "   -0.026              -0.349 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    0.000               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    0.030               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "    0.064               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "    0.096               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\]  " "    0.306               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\]  " "    0.419               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.834               0.000 CLOCK_50  " "    8.834               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.756               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.756               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439620 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662439642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662439642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662439642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662439642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.928 ns " "Worst Case Available Settling Time: 16.928 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662439642 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662439642 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439642 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528662439647 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528662439875 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528662439875 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528662439875 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439875 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439889 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528662439898 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.910 " "Worst-case setup slack is -13.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.910            -608.101 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata  " "  -13.910            -608.101 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.042              -6.292 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\]  " "   -4.042              -6.292 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.689              -4.115 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\]  " "   -2.689              -4.115 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.511             -10.044 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata  " "   -2.511             -10.044 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.388            -139.045 CLOCK_50  " "   -2.388            -139.045 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.919             -42.315 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "   -1.919             -42.315 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.905             -21.254 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -1.905             -21.254 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.786             -13.190 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "   -1.786             -13.190 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721             -23.900 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -1.721             -23.900 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.663             -11.698 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "   -1.663             -11.698 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.532              -5.472 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "   -1.532              -5.472 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.364               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   31.364               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.100 " "Worst-case hold slack is -0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100              -0.920 CLOCK_50  " "   -0.100              -0.920 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -0.275 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata  " "   -0.089              -0.275 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    0.006               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "    0.009               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    0.035               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata  " "    0.077               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "    0.158               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.244               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\]  " "    0.371               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\]  " "    0.514               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.879               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "    0.879               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.175               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "    1.175               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.509 " "Worst-case recovery slack is -2.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.509             -17.168 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "   -2.509             -17.168 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.697             -29.036 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -1.697             -29.036 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.673             -27.099 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "   -1.673             -27.099 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.338             -87.634 CLOCK_50  " "   -1.338             -87.634 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.087              -9.659 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "   -1.087              -9.659 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.053 " "Worst-case removal slack is 0.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 CLOCK_50  " "    0.053               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    0.317               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    0.330               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "    0.534               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "    0.676               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.066 " "Worst-case minimum pulse width slack is -0.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.264 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata  " "   -0.066              -0.264 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055              -0.115 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "   -0.055              -0.115 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.048              -0.548 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata  " "   -0.048              -0.548 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|newdata " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked  " "    0.008               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    0.039               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger  " "    0.062               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend  " "    0.098               0.000 mouse:mouse_position\|valida_clique:acoes_clique\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend  " "    0.108               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|mouse_ctrl:mousectrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\]  " "    0.343               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\]  " "    0.436               0.000 mouse:mouse_position\|atualiza_posicao:recebe_posicao\|x\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.827               0.000 CLOCK_50  " "    8.827               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.752               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.752               0.000 mouse_monitor\|vga_component\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528662439924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439924 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662439946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662439946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662439946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662439946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.300 ns " "Worst Case Available Settling Time: 17.300 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662439946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528662439946 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662439946 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662441651 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662441653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1409 " "Peak virtual memory: 1409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528662441744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 17:27:21 2018 " "Processing ended: Sun Jun 10 17:27:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528662441744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528662441744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528662441744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662441744 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528662442605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528662442608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 17:27:22 2018 " "Processing started: Sun Jun 10 17:27:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528662442608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1528662442608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Velha -c Velha " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Velha -c Velha" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1528662442608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1528662443348 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1528662443402 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Velha.vo /home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/simulation/modelsim/ simulation " "Generated file Velha.vo in folder \"/home/ec2016/ra188727/mc613/Projeto Versoes/V7/Projeto/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528662444191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1402 " "Peak virtual memory: 1402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528662444310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 17:27:24 2018 " "Processing ended: Sun Jun 10 17:27:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528662444310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528662444310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528662444310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1528662444310 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 293 s " "Quartus Prime Full Compilation was successful. 0 errors, 293 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1528662444507 ""}
