// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_0_V_dout,
        data_V_data_0_V_empty_n,
        data_V_data_0_V_read,
        data_V_data_1_V_dout,
        data_V_data_1_V_empty_n,
        data_V_data_1_V_read,
        data_V_data_2_V_dout,
        data_V_data_2_V_empty_n,
        data_V_data_2_V_read,
        data_V_data_3_V_dout,
        data_V_data_3_V_empty_n,
        data_V_data_3_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_pp1_stage0 = 12'd1024;
parameter    ap_ST_fsm_state15 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_data_0_V_dout;
input   data_V_data_0_V_empty_n;
output   data_V_data_0_V_read;
input  [15:0] data_V_data_1_V_dout;
input   data_V_data_1_V_empty_n;
output   data_V_data_1_V_read;
input  [15:0] data_V_data_2_V_dout;
input   data_V_data_2_V_empty_n;
output   data_V_data_2_V_read;
input  [15:0] data_V_data_3_V_dout;
input   data_V_data_3_V_empty_n;
output   data_V_data_3_V_read;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [15:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [15:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [15:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [15:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_0_V_read;
reg data_V_data_1_V_read;
reg data_V_data_2_V_read;
reg data_V_data_3_V_read;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [15:0] kernel_data_V_1_8;
reg   [15:0] kernel_data_V_1_9;
reg   [15:0] kernel_data_V_1_10;
reg   [15:0] kernel_data_V_1_11;
reg   [15:0] kernel_data_V_1_20;
reg   [15:0] kernel_data_V_1_21;
reg   [15:0] kernel_data_V_1_22;
reg   [15:0] kernel_data_V_1_23;
reg   [15:0] kernel_data_V_1_32;
reg   [15:0] kernel_data_V_1_33;
reg   [15:0] kernel_data_V_1_34;
reg   [15:0] kernel_data_V_1_35;
reg   [15:0] kernel_data_V_1_4;
reg   [15:0] kernel_data_V_1_5;
reg   [15:0] kernel_data_V_1_6;
reg   [15:0] kernel_data_V_1_7;
reg   [15:0] kernel_data_V_1_16;
reg   [15:0] kernel_data_V_1_17;
reg   [15:0] kernel_data_V_1_18;
reg   [15:0] kernel_data_V_1_19;
reg   [15:0] kernel_data_V_1_28;
reg   [15:0] kernel_data_V_1_29;
reg   [15:0] kernel_data_V_1_30;
reg   [15:0] kernel_data_V_1_31;
reg   [31:0] sX_2;
reg   [31:0] sY_2;
reg   [31:0] pY_2;
reg   [31:0] pX_2;
wire   [6:0] outidx1_address0;
reg    outidx1_ce0;
wire   [0:0] outidx1_q0;
reg   [15:0] kernel_data_V_1_0;
reg   [15:0] kernel_data_V_1_1;
reg   [15:0] kernel_data_V_1_2;
reg   [15:0] kernel_data_V_1_3;
reg   [15:0] kernel_data_V_1_12;
reg   [15:0] kernel_data_V_1_13;
reg   [15:0] kernel_data_V_1_14;
reg   [15:0] kernel_data_V_1_15;
reg   [15:0] kernel_data_V_1_24;
reg   [15:0] kernel_data_V_1_25;
reg   [15:0] kernel_data_V_1_26;
reg   [15:0] kernel_data_V_1_27;
wire   [6:0] w5_V_address0;
reg    w5_V_ce0;
wire   [59:0] w5_V_q0;
reg    line_buffer_Array_V_1_0_0_ce0;
reg    line_buffer_Array_V_1_0_0_we0;
wire   [15:0] line_buffer_Array_V_1_0_0_q0;
reg    line_buffer_Array_V_1_0_1_ce0;
reg    line_buffer_Array_V_1_0_1_we0;
wire   [15:0] line_buffer_Array_V_1_0_1_q0;
reg    line_buffer_Array_V_1_0_2_ce0;
reg    line_buffer_Array_V_1_0_2_we0;
wire   [15:0] line_buffer_Array_V_1_0_2_q0;
reg    line_buffer_Array_V_1_0_3_ce0;
reg    line_buffer_Array_V_1_0_3_we0;
wire   [15:0] line_buffer_Array_V_1_0_3_q0;
reg    line_buffer_Array_V_1_1_0_ce0;
reg    line_buffer_Array_V_1_1_0_we0;
wire   [15:0] line_buffer_Array_V_1_1_0_q0;
reg    line_buffer_Array_V_1_1_1_ce0;
reg    line_buffer_Array_V_1_1_1_we0;
wire   [15:0] line_buffer_Array_V_1_1_1_q0;
reg    line_buffer_Array_V_1_1_2_ce0;
reg    line_buffer_Array_V_1_1_2_we0;
wire   [15:0] line_buffer_Array_V_1_1_2_q0;
reg    line_buffer_Array_V_1_1_3_ce0;
reg    line_buffer_Array_V_1_1_3_we0;
wire   [15:0] line_buffer_Array_V_1_1_3_q0;
reg    data_V_data_0_V_blk_n;
wire    ap_CS_fsm_state2;
reg    data_V_data_1_V_blk_n;
reg    data_V_data_2_V_blk_n;
reg    data_V_data_3_V_blk_n;
reg    res_V_data_0_V_blk_n;
wire    ap_CS_fsm_state15;
reg   [0:0] and_ln289_2_reg_2377;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg   [6:0] w_index144_reg_679;
reg   [31:0] in_index_0_i_i_i_i145_reg_690;
reg   [15:0] tmp_data_0_V_6143_reg_778;
reg   [15:0] tmp_data_1_V_6141_reg_789;
reg   [15:0] tmp_data_2_V_6139_reg_800;
reg   [15:0] tmp_data_3_V_6137_reg_811;
reg   [15:0] tmp_data_4_V_4135_reg_822;
reg   [15:0] tmp_data_5_V_4133_reg_833;
reg   [15:0] tmp_data_6_V_4131_reg_844;
reg   [15:0] tmp_data_7_V_4129_reg_855;
reg   [15:0] tmp_data_0_V_reg_2155;
wire    io_acc_block_signal_op42;
reg   [15:0] tmp_data_1_V_reg_2161;
reg   [15:0] tmp_data_2_V_reg_2167;
reg   [15:0] tmp_data_3_V_reg_2173;
wire   [5:0] add_ln79_fu_988_p2;
reg   [5:0] add_ln79_reg_2179;
wire   [0:0] icmp_ln241_fu_994_p2;
wire    ap_CS_fsm_state3;
wire   [2:0] i_ic_fu_1000_p2;
reg   [2:0] i_ic_reg_2188;
wire   [1:0] trunc_ln246_fu_1006_p1;
reg   [1:0] trunc_ln246_reg_2193;
reg   [15:0] kernel_data_V_1_8_load_reg_2217;
reg   [15:0] kernel_data_V_1_9_load_reg_2222;
reg   [15:0] kernel_data_V_1_10_load_reg_2227;
reg   [15:0] kernel_data_V_1_11_load_reg_2232;
reg   [15:0] kernel_data_V_1_20_load_reg_2237;
reg   [15:0] kernel_data_V_1_21_load_reg_2242;
reg   [15:0] kernel_data_V_1_22_load_reg_2247;
reg   [15:0] kernel_data_V_1_23_load_reg_2252;
reg   [15:0] kernel_data_V_1_32_load_reg_2257;
reg   [15:0] kernel_data_V_1_33_load_reg_2262;
reg   [15:0] kernel_data_V_1_34_load_reg_2267;
reg   [15:0] kernel_data_V_1_35_load_reg_2272;
wire    ap_CS_fsm_state4;
wire   [1:0] i_iw_fu_1146_p2;
wire    ap_CS_fsm_state6;
wire   [2:0] add_ln213_fu_1440_p2;
wire    ap_CS_fsm_state8;
wire   [2:0] add_ln213_1_fu_1506_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln213_2_fu_1566_p2;
wire    ap_CS_fsm_state10;
wire   [2:0] add_ln213_2_fu_1572_p2;
reg   [31:0] sX_2_load_reg_2345;
wire   [0:0] icmp_ln289_fu_1628_p2;
reg   [0:0] icmp_ln289_reg_2350;
reg   [31:0] sY_2_load_reg_2355;
wire   [0:0] icmp_ln289_1_fu_1638_p2;
reg   [0:0] icmp_ln289_1_reg_2360;
reg   [31:0] pY_2_load_reg_2365;
reg   [31:0] pX_2_load_reg_2371;
wire   [0:0] and_ln289_2_fu_1696_p2;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state11_pp1_stage0_iter0;
wire    ap_block_state12_pp1_stage0_iter1;
wire    ap_block_state13_pp1_stage0_iter2;
wire    ap_block_state14_pp1_stage0_iter3;
wire    ap_block_pp1_stage0_11001;
wire   [6:0] w_index_fu_1708_p2;
reg   [6:0] w_index_reg_2386;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln129_fu_1714_p2;
reg   [0:0] icmp_ln129_reg_2396;
reg   [0:0] icmp_ln129_reg_2396_pp1_iter1_reg;
reg   [0:0] icmp_ln129_reg_2396_pp1_iter2_reg;
reg   [0:0] out_index_reg_2400;
reg   [0:0] out_index_reg_2400_pp1_iter2_reg;
wire   [5:0] trunc_ln139_fu_1720_p1;
reg    ap_enable_reg_pp1_iter1;
wire   [15:0] trunc_ln139_2_fu_1772_p1;
reg  signed [15:0] trunc_ln139_2_reg_2600;
reg  signed [15:0] tmp_11_reg_2605;
reg  signed [15:0] tmp_12_reg_2610;
reg  signed [11:0] tmp_13_reg_2615;
wire   [31:0] select_ln148_fu_1818_p3;
reg   [31:0] select_ln148_reg_2620;
wire  signed [31:0] mul_ln1118_fu_2083_p2;
reg  signed [31:0] mul_ln1118_reg_2625;
wire  signed [31:0] mul_ln1118_5_fu_2089_p2;
reg  signed [31:0] mul_ln1118_5_reg_2630;
wire  signed [31:0] mul_ln1118_6_fu_2095_p2;
reg  signed [31:0] mul_ln1118_6_reg_2635;
wire  signed [27:0] mul_ln1118_7_fu_2101_p2;
reg  signed [27:0] mul_ln1118_7_reg_2640;
wire   [15:0] acc_1_V_fu_1868_p3;
reg   [15:0] acc_1_V_reg_2645;
reg    ap_enable_reg_pp1_iter3;
wire   [15:0] acc_1_V_5_fu_1875_p3;
reg   [15:0] acc_1_V_5_reg_2651;
wire   [15:0] acc_3_V_fu_1904_p3;
reg   [15:0] acc_3_V_reg_2657;
wire   [15:0] acc_3_V_5_fu_1911_p3;
reg   [15:0] acc_3_V_5_reg_2663;
wire   [15:0] acc_5_V_fu_1940_p3;
reg   [15:0] acc_5_V_reg_2669;
wire   [15:0] acc_5_V_5_fu_1947_p3;
reg   [15:0] acc_5_V_5_reg_2675;
wire   [15:0] acc_7_V_fu_1976_p3;
reg   [15:0] acc_7_V_reg_2681;
wire   [15:0] acc_7_V_5_fu_1983_p3;
reg   [15:0] acc_7_V_5_reg_2687;
wire    ap_block_pp1_stage0_subdone;
reg    ap_enable_reg_pp1_iter2;
reg   [5:0] indvar_flatten146_reg_586;
reg    ap_block_state1;
wire    io_acc_block_signal_op437;
reg    ap_block_state15;
wire   [0:0] icmp_ln79_fu_2077_p2;
reg   [2:0] i_ic4_0_i_i_i_reg_598;
wire    ap_CS_fsm_state5;
reg   [15:0] shift_buffer_1_0_V_reg_609;
reg   [15:0] shift_buffer_0_0_V_reg_622;
reg   [1:0] i_iw_0_i_i_i_i_reg_635;
wire   [0:0] icmp_ln194_fu_1140_p2;
wire   [2:0] ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_650_p4;
reg   [2:0] i_ic2_0_i_i_i_i_0_reg_646;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln213_fu_1434_p2;
wire   [2:0] ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_661_p4;
reg   [2:0] i_ic2_0_i_i_i_i_1_reg_657;
wire   [0:0] icmp_ln213_1_fu_1500_p2;
reg   [2:0] i_ic2_0_i_i_i_i_2_reg_668;
reg   [6:0] ap_phi_mux_w_index144_phi_fu_683_p4;
wire    ap_block_pp1_stage0;
reg   [31:0] ap_phi_mux_in_index_0_i_i_i_i145_phi_fu_694_p4;
wire  signed [15:0] ap_phi_reg_pp1_iter0_UnifiedRetVal_i_i_reg_701;
reg  signed [15:0] ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_701;
reg  signed [15:0] ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701;
wire   [31:0] select_ln323_fu_2057_p3;
reg   [31:0] ap_phi_mux_storemerge_i_i_phi_fu_869_p4;
wire   [0:0] icmp_ln313_fu_1990_p2;
wire   [0:0] icmp_ln317_fu_2036_p2;
wire   [63:0] zext_ln133_fu_1702_p1;
wire   [15:0] tmp_1_fu_1462_p6;
wire   [15:0] tmp_2_fu_1528_p6;
wire   [15:0] tmp_3_fu_1582_p6;
wire   [5:0] or_ln203_2_fu_1592_p3;
wire   [15:0] select_ln203_fu_1170_p3;
wire   [0:0] icmp_ln203_fu_1164_p2;
wire   [15:0] select_ln203_1_fu_1189_p3;
wire   [0:0] icmp_ln203_1_fu_1202_p2;
wire   [15:0] select_ln203_2_fu_1220_p3;
wire   [0:0] icmp_ln203_2_fu_1233_p2;
wire   [15:0] select_ln203_3_fu_1251_p3;
wire   [0:0] icmp_ln203_3_fu_1264_p2;
wire   [15:0] select_ln203_4_fu_1282_p3;
wire   [15:0] select_ln203_5_fu_1301_p3;
wire   [15:0] select_ln203_6_fu_1320_p3;
wire   [15:0] select_ln203_7_fu_1339_p3;
wire   [15:0] select_ln203_8_fu_1358_p3;
wire   [15:0] select_ln203_9_fu_1377_p3;
wire   [15:0] select_ln203_10_fu_1396_p3;
wire   [15:0] select_ln203_11_fu_1415_p3;
wire   [31:0] select_ln328_fu_2011_p3;
wire   [31:0] add_ln321_fu_2041_p2;
wire   [31:0] add_ln326_fu_1995_p2;
reg   [15:0] shift_buffer_1_3_V_fu_488;
reg   [15:0] shift_buffer_1_3_V_1_fu_492;
reg   [15:0] shift_buffer_1_3_V_2_fu_496;
reg   [15:0] shift_buffer_1_3_V_3_fu_500;
reg   [15:0] shift_buffer_0_3_V_fu_504;
reg   [15:0] shift_buffer_0_3_V_1_fu_508;
reg   [15:0] shift_buffer_0_3_V_2_fu_512;
reg   [15:0] shift_buffer_0_3_V_3_fu_516;
wire   [15:0] DataIn_V_assign_fu_1010_p6;
wire   [1:0] DataIn_V_assign_fu_1010_p5;
wire   [0:0] trunc_ln201_fu_1152_p1;
wire   [2:0] shl_ln_fu_1156_p3;
wire   [2:0] or_ln203_fu_1196_p2;
wire   [2:0] or_ln203_1_fu_1227_p2;
wire   [2:0] or_ln203_3_fu_1258_p2;
wire   [1:0] tmp_1_fu_1462_p5;
wire   [1:0] tmp_2_fu_1528_p5;
wire   [1:0] tmp_3_fu_1582_p5;
wire   [30:0] tmp_fu_1648_p4;
wire   [30:0] tmp_10_fu_1668_p4;
wire   [0:0] icmp_ln289_2_fu_1658_p2;
wire   [0:0] icmp_ln289_3_fu_1678_p2;
wire   [0:0] and_ln289_1_fu_1690_p2;
wire   [0:0] and_ln289_fu_1684_p2;
wire   [31:0] in_index_fu_1806_p2;
wire   [0:0] icmp_ln148_fu_1812_p2;
wire   [15:0] select_ln1265_fu_1855_p3;
wire   [15:0] trunc_ln4_fu_1846_p4;
wire   [15:0] acc_0_V_fu_1862_p2;
wire   [15:0] select_ln1265_5_fu_1891_p3;
wire   [15:0] trunc_ln708_5_fu_1882_p4;
wire   [15:0] acc_2_V_fu_1898_p2;
wire   [15:0] select_ln1265_6_fu_1927_p3;
wire   [15:0] trunc_ln708_6_fu_1918_p4;
wire   [15:0] acc_4_V_fu_1934_p2;
wire   [15:0] select_ln1265_7_fu_1963_p3;
wire   [15:0] trunc_ln708_7_fu_1954_p4;
wire   [15:0] acc_6_V_fu_1970_p2;
wire   [31:0] add_ln328_fu_2006_p2;
wire   [31:0] add_ln323_fu_2052_p2;
wire  signed [15:0] mul_ln1118_fu_2083_p1;
wire  signed [31:0] sext_ln1116_fu_1826_p1;
wire  signed [15:0] mul_ln1118_5_fu_2089_p1;
wire  signed [15:0] mul_ln1118_6_fu_2095_p1;
reg   [11:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_699;
reg    ap_condition_449;
reg    ap_condition_761;
reg    ap_condition_1052;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 12'd1;
#0 kernel_data_V_1_8 = 16'd0;
#0 kernel_data_V_1_9 = 16'd0;
#0 kernel_data_V_1_10 = 16'd0;
#0 kernel_data_V_1_11 = 16'd0;
#0 kernel_data_V_1_20 = 16'd0;
#0 kernel_data_V_1_21 = 16'd0;
#0 kernel_data_V_1_22 = 16'd0;
#0 kernel_data_V_1_23 = 16'd0;
#0 kernel_data_V_1_32 = 16'd0;
#0 kernel_data_V_1_33 = 16'd0;
#0 kernel_data_V_1_34 = 16'd0;
#0 kernel_data_V_1_35 = 16'd0;
#0 kernel_data_V_1_4 = 16'd0;
#0 kernel_data_V_1_5 = 16'd0;
#0 kernel_data_V_1_6 = 16'd0;
#0 kernel_data_V_1_7 = 16'd0;
#0 kernel_data_V_1_16 = 16'd0;
#0 kernel_data_V_1_17 = 16'd0;
#0 kernel_data_V_1_18 = 16'd0;
#0 kernel_data_V_1_19 = 16'd0;
#0 kernel_data_V_1_28 = 16'd0;
#0 kernel_data_V_1_29 = 16'd0;
#0 kernel_data_V_1_30 = 16'd0;
#0 kernel_data_V_1_31 = 16'd0;
#0 sX_2 = 32'd0;
#0 sY_2 = 32'd0;
#0 pY_2 = 32'd0;
#0 pX_2 = 32'd0;
#0 kernel_data_V_1_0 = 16'd0;
#0 kernel_data_V_1_1 = 16'd0;
#0 kernel_data_V_1_2 = 16'd0;
#0 kernel_data_V_1_3 = 16'd0;
#0 kernel_data_V_1_12 = 16'd0;
#0 kernel_data_V_1_13 = 16'd0;
#0 kernel_data_V_1_14 = 16'd0;
#0 kernel_data_V_1_15 = 16'd0;
#0 kernel_data_V_1_24 = 16'd0;
#0 kernel_data_V_1_25 = 16'd0;
#0 kernel_data_V_1_26 = 16'd0;
#0 kernel_data_V_1_27 = 16'd0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
end

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_outidx1 #(
    .DataWidth( 1 ),
    .AddressRange( 72 ),
    .AddressWidth( 7 ))
outidx1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx1_address0),
    .ce0(outidx1_ce0),
    .q0(outidx1_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V #(
    .DataWidth( 60 ),
    .AddressRange( 72 ),
    .AddressWidth( 7 ))
w5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w5_V_address0),
    .ce0(w5_V_ce0),
    .q0(w5_V_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_0_ce0),
    .we0(line_buffer_Array_V_1_0_0_we0),
    .d0(DataIn_V_assign_fu_1010_p6),
    .q0(line_buffer_Array_V_1_0_0_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_1_ce0),
    .we0(line_buffer_Array_V_1_0_1_we0),
    .d0(DataIn_V_assign_fu_1010_p6),
    .q0(line_buffer_Array_V_1_0_1_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_2_ce0),
    .we0(line_buffer_Array_V_1_0_2_we0),
    .d0(DataIn_V_assign_fu_1010_p6),
    .q0(line_buffer_Array_V_1_0_2_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_3_ce0),
    .we0(line_buffer_Array_V_1_0_3_we0),
    .d0(DataIn_V_assign_fu_1010_p6),
    .q0(line_buffer_Array_V_1_0_3_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_0_ce0),
    .we0(line_buffer_Array_V_1_1_0_we0),
    .d0(shift_buffer_1_0_V_reg_609),
    .q0(line_buffer_Array_V_1_1_0_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_1_ce0),
    .we0(line_buffer_Array_V_1_1_1_we0),
    .d0(shift_buffer_1_0_V_reg_609),
    .q0(line_buffer_Array_V_1_1_1_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_2_ce0),
    .we0(line_buffer_Array_V_1_1_2_we0),
    .d0(shift_buffer_1_0_V_reg_609),
    .q0(line_buffer_Array_V_1_1_2_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_3_ce0),
    .we0(line_buffer_Array_V_1_1_3_we0),
    .d0(shift_buffer_1_0_V_reg_609),
    .q0(line_buffer_Array_V_1_1_3_q0)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U61(
    .din0(tmp_data_0_V_reg_2155),
    .din1(tmp_data_1_V_reg_2161),
    .din2(tmp_data_2_V_reg_2167),
    .din3(tmp_data_3_V_reg_2173),
    .din4(DataIn_V_assign_fu_1010_p5),
    .dout(DataIn_V_assign_fu_1010_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U62(
    .din0(shift_buffer_0_3_V_3_fu_516),
    .din1(shift_buffer_0_3_V_2_fu_512),
    .din2(shift_buffer_0_3_V_1_fu_508),
    .din3(shift_buffer_0_3_V_fu_504),
    .din4(tmp_1_fu_1462_p5),
    .dout(tmp_1_fu_1462_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U63(
    .din0(shift_buffer_1_3_V_3_fu_500),
    .din1(shift_buffer_1_3_V_2_fu_496),
    .din2(shift_buffer_1_3_V_1_fu_492),
    .din3(shift_buffer_1_3_V_fu_488),
    .din4(tmp_2_fu_1528_p5),
    .dout(tmp_2_fu_1528_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U64(
    .din0(tmp_data_0_V_reg_2155),
    .din1(tmp_data_1_V_reg_2161),
    .din2(tmp_data_2_V_reg_2167),
    .din3(tmp_data_3_V_reg_2173),
    .din4(tmp_3_fu_1582_p5),
    .dout(tmp_3_fu_1582_p6)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U65(
    .din0(trunc_ln139_2_reg_2600),
    .din1(mul_ln1118_fu_2083_p1),
    .dout(mul_ln1118_fu_2083_p2)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U66(
    .din0(tmp_11_reg_2605),
    .din1(mul_ln1118_5_fu_2089_p1),
    .dout(mul_ln1118_5_fu_2089_p2)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U67(
    .din0(tmp_12_reg_2610),
    .din1(mul_ln1118_6_fu_2095_p1),
    .dout(mul_ln1118_6_fu_2095_p2)
);

myproject_mul_mul_12s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_12s_16s_28_1_1_U68(
    .din0(tmp_13_reg_2615),
    .din1(ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701),
    .dout(mul_ln1118_7_fu_2101_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377)) & (icmp_ln79_fu_2077_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln129_fu_1714_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln289_2_fu_1696_p2) & (icmp_ln213_2_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if (((1'd1 == and_ln289_2_fu_1696_p2) & (icmp_ln213_2_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_449)) begin
        if ((1'b1 == ap_condition_699)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_35;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd34)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_34;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd33)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_33;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd32)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_32;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd31)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_31;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd30)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_30;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd29)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_29;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd28)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_28;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd27)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_27;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd26)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_26;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd25)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_25;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd24)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_24;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd23)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_23;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd22)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_22;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd21)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_21;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd20)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_20;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd19)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_19;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd18)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_18;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd17)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_17;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd16)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_16;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd15)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_15;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd14)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_14;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd13)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_13;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd12)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_12;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd11)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_11;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd10)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_10;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd9)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_9;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd8)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_8;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd7)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_7;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd6)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_6;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd5)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_5;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd4)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_4;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd3)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_3;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd2)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_2;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd1)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_1;
        end else if ((trunc_ln139_fu_1720_p1 == 6'd0)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701 <= ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_701;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_fu_1434_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        i_ic2_0_i_i_i_i_0_reg_646 <= add_ln213_fu_1440_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        i_ic2_0_i_i_i_i_0_reg_646 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_1_fu_1500_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        i_ic2_0_i_i_i_i_1_reg_657 <= add_ln213_1_fu_1506_p2;
    end else if (((icmp_ln213_fu_1434_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_ic2_0_i_i_i_i_1_reg_657 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_2_fu_1566_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        i_ic2_0_i_i_i_i_2_reg_668 <= add_ln213_2_fu_1572_p2;
    end else if (((icmp_ln213_1_fu_1500_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        i_ic2_0_i_i_i_i_2_reg_668 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_ic4_0_i_i_i_reg_598 <= i_ic_reg_2188;
    end else if (((io_acc_block_signal_op42 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_ic4_0_i_i_i_reg_598 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_iw_0_i_i_i_i_reg_635 <= 2'd0;
    end else if (((icmp_ln194_fu_1140_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_iw_0_i_i_i_i_reg_635 <= i_iw_fu_1146_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln129_reg_2396_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        in_index_0_i_i_i_i145_reg_690 <= select_ln148_reg_2620;
    end else if (((1'd1 == and_ln289_2_fu_1696_p2) & (icmp_ln213_2_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        in_index_0_i_i_i_i145_reg_690 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377)) & (icmp_ln79_fu_2077_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        indvar_flatten146_reg_586 <= add_ln79_reg_2179;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten146_reg_586 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_761)) begin
        if ((icmp_ln313_fu_1990_p2 == 1'd1)) begin
            pX_2 <= 32'd0;
        end else if ((icmp_ln313_fu_1990_p2 == 1'd0)) begin
            pX_2 <= add_ln326_fu_1995_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1052)) begin
        if ((icmp_ln317_fu_2036_p2 == 1'd1)) begin
            pY_2 <= 32'd0;
        end else if ((icmp_ln317_fu_2036_p2 == 1'd0)) begin
            pY_2 <= add_ln321_fu_2041_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_761)) begin
        if ((icmp_ln313_fu_1990_p2 == 1'd1)) begin
            sX_2 <= 32'd0;
        end else if ((icmp_ln313_fu_1990_p2 == 1'd0)) begin
            sX_2 <= select_ln328_fu_2011_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((trunc_ln246_reg_2193 == 2'd0)) begin
            shift_buffer_0_0_V_reg_622 <= line_buffer_Array_V_1_1_0_q0;
        end else if ((trunc_ln246_reg_2193 == 2'd1)) begin
            shift_buffer_0_0_V_reg_622 <= line_buffer_Array_V_1_1_1_q0;
        end else if ((trunc_ln246_reg_2193 == 2'd2)) begin
            shift_buffer_0_0_V_reg_622 <= line_buffer_Array_V_1_1_2_q0;
        end else if ((trunc_ln246_reg_2193 == 2'd3)) begin
            shift_buffer_0_0_V_reg_622 <= line_buffer_Array_V_1_1_3_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_994_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        if ((trunc_ln246_fu_1006_p1 == 2'd0)) begin
            shift_buffer_1_0_V_reg_609 <= line_buffer_Array_V_1_0_0_q0;
        end else if ((trunc_ln246_fu_1006_p1 == 2'd1)) begin
            shift_buffer_1_0_V_reg_609 <= line_buffer_Array_V_1_0_1_q0;
        end else if ((trunc_ln246_fu_1006_p1 == 2'd2)) begin
            shift_buffer_1_0_V_reg_609 <= line_buffer_Array_V_1_0_2_q0;
        end else if ((trunc_ln246_fu_1006_p1 == 2'd3)) begin
            shift_buffer_1_0_V_reg_609 <= line_buffer_Array_V_1_0_3_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln129_reg_2396_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_data_0_V_6143_reg_778 <= acc_1_V_5_fu_1875_p3;
    end else if (((1'd1 == and_ln289_2_fu_1696_p2) & (icmp_ln213_2_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_0_V_6143_reg_778 <= 16'd65321;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln129_reg_2396_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_data_1_V_6141_reg_789 <= acc_1_V_fu_1868_p3;
    end else if (((1'd1 == and_ln289_2_fu_1696_p2) & (icmp_ln213_2_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_1_V_6141_reg_789 <= 16'd65036;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln129_reg_2396_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_data_2_V_6139_reg_800 <= acc_3_V_5_fu_1911_p3;
    end else if (((1'd1 == and_ln289_2_fu_1696_p2) & (icmp_ln213_2_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_2_V_6139_reg_800 <= 16'd65081;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln129_reg_2396_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_data_3_V_6137_reg_811 <= acc_3_V_fu_1904_p3;
    end else if (((1'd1 == and_ln289_2_fu_1696_p2) & (icmp_ln213_2_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_3_V_6137_reg_811 <= 16'd312;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln129_reg_2396_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_data_4_V_4135_reg_822 <= acc_5_V_5_fu_1947_p3;
    end else if (((1'd1 == and_ln289_2_fu_1696_p2) & (icmp_ln213_2_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_4_V_4135_reg_822 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln129_reg_2396_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_data_5_V_4133_reg_833 <= acc_5_V_fu_1940_p3;
    end else if (((1'd1 == and_ln289_2_fu_1696_p2) & (icmp_ln213_2_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_5_V_4133_reg_833 <= 16'd65405;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln129_reg_2396_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_data_6_V_4131_reg_844 <= acc_7_V_5_fu_1983_p3;
    end else if (((1'd1 == and_ln289_2_fu_1696_p2) & (icmp_ln213_2_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_6_V_4131_reg_844 <= 16'd457;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln129_reg_2396_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_data_7_V_4129_reg_855 <= acc_7_V_fu_1976_p3;
    end else if (((1'd1 == and_ln289_2_fu_1696_p2) & (icmp_ln213_2_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_7_V_4129_reg_855 <= 16'd296;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln129_reg_2396 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        w_index144_reg_679 <= w_index_reg_2386;
    end else if (((1'd1 == and_ln289_2_fu_1696_p2) & (icmp_ln213_2_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        w_index144_reg_679 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        acc_1_V_5_reg_2651 <= acc_1_V_5_fu_1875_p3;
        acc_1_V_reg_2645 <= acc_1_V_fu_1868_p3;
        acc_3_V_5_reg_2663 <= acc_3_V_5_fu_1911_p3;
        acc_3_V_reg_2657 <= acc_3_V_fu_1904_p3;
        acc_5_V_5_reg_2675 <= acc_5_V_5_fu_1947_p3;
        acc_5_V_reg_2669 <= acc_5_V_fu_1940_p3;
        acc_7_V_5_reg_2687 <= acc_7_V_5_fu_1983_p3;
        acc_7_V_reg_2681 <= acc_7_V_fu_1976_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((io_acc_block_signal_op42 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln79_reg_2179 <= add_ln79_fu_988_p2;
        tmp_data_0_V_reg_2155 <= data_V_data_0_V_dout;
        tmp_data_1_V_reg_2161 <= data_V_data_1_V_dout;
        tmp_data_2_V_reg_2167 <= data_V_data_2_V_dout;
        tmp_data_3_V_reg_2173 <= data_V_data_3_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_2_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        and_ln289_2_reg_2377 <= and_ln289_2_fu_1696_p2;
        icmp_ln289_1_reg_2360 <= icmp_ln289_1_fu_1638_p2;
        icmp_ln289_reg_2350 <= icmp_ln289_fu_1628_p2;
        pX_2_load_reg_2371 <= pX_2;
        pY_2_load_reg_2365 <= pY_2;
        sX_2_load_reg_2345 <= sX_2;
        sY_2_load_reg_2355 <= sY_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_701 <= ap_phi_reg_pp1_iter0_UnifiedRetVal_i_i_reg_701;
        w_index_reg_2386 <= w_index_fu_1708_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_ic_reg_2188 <= i_ic_fu_1000_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln129_reg_2396 <= icmp_ln129_fu_1714_p2;
        icmp_ln129_reg_2396_pp1_iter1_reg <= icmp_ln129_reg_2396;
        out_index_reg_2400 <= outidx1_q0;
        tmp_11_reg_2605 <= {{w5_V_q0[31:16]}};
        tmp_12_reg_2610 <= {{w5_V_q0[47:32]}};
        tmp_13_reg_2615 <= {{w5_V_q0[59:48]}};
        trunc_ln139_2_reg_2600 <= trunc_ln139_2_fu_1772_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        icmp_ln129_reg_2396_pp1_iter2_reg <= icmp_ln129_reg_2396_pp1_iter1_reg;
        mul_ln1118_5_reg_2630 <= mul_ln1118_5_fu_2089_p2;
        mul_ln1118_6_reg_2635 <= mul_ln1118_6_fu_2095_p2;
        mul_ln1118_7_reg_2640 <= mul_ln1118_7_fu_2101_p2;
        mul_ln1118_reg_2625 <= mul_ln1118_fu_2083_p2;
        out_index_reg_2400_pp1_iter2_reg <= out_index_reg_2400;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_1140_p2 == 1'd0) & (icmp_ln203_fu_1164_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_0 <= select_ln203_fu_1170_p3;
        kernel_data_V_1_12 <= select_ln203_4_fu_1282_p3;
        kernel_data_V_1_13 <= select_ln203_5_fu_1301_p3;
        kernel_data_V_1_14 <= select_ln203_6_fu_1320_p3;
        kernel_data_V_1_15 <= select_ln203_7_fu_1339_p3;
        kernel_data_V_1_24 <= select_ln203_8_fu_1358_p3;
        kernel_data_V_1_25 <= select_ln203_9_fu_1377_p3;
        kernel_data_V_1_26 <= select_ln203_10_fu_1396_p3;
        kernel_data_V_1_27 <= select_ln203_11_fu_1415_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_1140_p2 == 1'd0) & (icmp_ln203_1_fu_1202_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_1 <= select_ln203_1_fu_1189_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_650_p4 == 3'd2) & (icmp_ln213_fu_1434_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        kernel_data_V_1_10 <= tmp_1_fu_1462_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        kernel_data_V_1_10_load_reg_2227 <= kernel_data_V_1_10;
        kernel_data_V_1_11_load_reg_2232 <= kernel_data_V_1_11;
        kernel_data_V_1_20_load_reg_2237 <= kernel_data_V_1_20;
        kernel_data_V_1_21_load_reg_2242 <= kernel_data_V_1_21;
        kernel_data_V_1_22_load_reg_2247 <= kernel_data_V_1_22;
        kernel_data_V_1_23_load_reg_2252 <= kernel_data_V_1_23;
        kernel_data_V_1_32_load_reg_2257 <= kernel_data_V_1_32;
        kernel_data_V_1_33_load_reg_2262 <= kernel_data_V_1_33;
        kernel_data_V_1_34_load_reg_2267 <= kernel_data_V_1_34;
        kernel_data_V_1_35_load_reg_2272 <= kernel_data_V_1_35;
        kernel_data_V_1_8_load_reg_2217 <= kernel_data_V_1_8;
        kernel_data_V_1_9_load_reg_2222 <= kernel_data_V_1_9;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_650_p4 == 3'd2) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_650_p4 == 3'd1) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_650_p4 == 3'd0) & (icmp_ln213_fu_1434_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        kernel_data_V_1_11 <= tmp_1_fu_1462_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_fu_1164_p2 == 1'd0) & (icmp_ln194_fu_1140_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_16 <= select_ln203_4_fu_1282_p3;
        kernel_data_V_1_17 <= select_ln203_5_fu_1301_p3;
        kernel_data_V_1_18 <= select_ln203_6_fu_1320_p3;
        kernel_data_V_1_19 <= select_ln203_7_fu_1339_p3;
        kernel_data_V_1_28 <= select_ln203_8_fu_1358_p3;
        kernel_data_V_1_29 <= select_ln203_9_fu_1377_p3;
        kernel_data_V_1_30 <= select_ln203_10_fu_1396_p3;
        kernel_data_V_1_31 <= select_ln203_11_fu_1415_p3;
        kernel_data_V_1_4 <= select_ln203_fu_1170_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_1140_p2 == 1'd0) & (icmp_ln203_2_fu_1233_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_2 <= select_ln203_2_fu_1220_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_661_p4 == 3'd0) & (icmp_ln213_1_fu_1500_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        kernel_data_V_1_20 <= tmp_2_fu_1528_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_661_p4 == 3'd1) & (icmp_ln213_1_fu_1500_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        kernel_data_V_1_21 <= tmp_2_fu_1528_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_661_p4 == 3'd2) & (icmp_ln213_1_fu_1500_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        kernel_data_V_1_22 <= tmp_2_fu_1528_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_661_p4 == 3'd2) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_661_p4 == 3'd1) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_661_p4 == 3'd0) & (icmp_ln213_1_fu_1500_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        kernel_data_V_1_23 <= tmp_2_fu_1528_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_1140_p2 == 1'd0) & (icmp_ln203_3_fu_1264_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_3 <= select_ln203_3_fu_1251_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln203_2_fu_1592_p3 == 6'd32) & (icmp_ln213_2_fu_1566_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        kernel_data_V_1_32 <= tmp_3_fu_1582_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln203_2_fu_1592_p3 == 6'd33) & (icmp_ln213_2_fu_1566_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        kernel_data_V_1_33 <= tmp_3_fu_1582_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln203_2_fu_1592_p3 == 6'd34) & (icmp_ln213_2_fu_1566_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        kernel_data_V_1_34 <= tmp_3_fu_1582_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~(or_ln203_2_fu_1592_p3 == 6'd34) & ~(or_ln203_2_fu_1592_p3 == 6'd33) & ~(or_ln203_2_fu_1592_p3 == 6'd32) & (icmp_ln213_2_fu_1566_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        kernel_data_V_1_35 <= tmp_3_fu_1582_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_1_fu_1202_p2 == 1'd0) & (icmp_ln194_fu_1140_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_5 <= select_ln203_1_fu_1189_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_2_fu_1233_p2 == 1'd0) & (icmp_ln194_fu_1140_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_6 <= select_ln203_2_fu_1220_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_1140_p2 == 1'd0) & (icmp_ln203_3_fu_1264_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_7 <= select_ln203_3_fu_1251_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_650_p4 == 3'd0) & (icmp_ln213_fu_1434_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        kernel_data_V_1_8 <= tmp_1_fu_1462_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_650_p4 == 3'd1) & (icmp_ln213_fu_1434_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        kernel_data_V_1_9 <= tmp_1_fu_1462_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377)) & (icmp_ln313_fu_1990_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        sY_2 <= ap_phi_mux_storemerge_i_i_phi_fu_869_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln148_reg_2620 <= select_ln148_fu_1818_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_2193 == 2'd2) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_1_fu_508 <= shift_buffer_0_0_V_reg_622;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_2193 == 2'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_2_fu_512 <= shift_buffer_0_0_V_reg_622;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_2193 == 2'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_3_fu_516 <= shift_buffer_0_0_V_reg_622;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_2193 == 2'd3) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_fu_504 <= shift_buffer_0_0_V_reg_622;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_2193 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_1_fu_492 <= shift_buffer_1_0_V_reg_609;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_2193 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_2_fu_496 <= shift_buffer_1_0_V_reg_609;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_2193 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_3_fu_500 <= shift_buffer_1_0_V_reg_609;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_2193 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_fu_488 <= shift_buffer_1_0_V_reg_609;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_994_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        trunc_ln246_reg_2193 <= trunc_ln246_fu_1006_p1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377)) & (icmp_ln79_fu_2077_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln129_reg_2396_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_in_index_0_i_i_i_i145_phi_fu_694_p4 = select_ln148_reg_2620;
    end else begin
        ap_phi_mux_in_index_0_i_i_i_i145_phi_fu_694_p4 = in_index_0_i_i_i_i145_reg_690;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_1990_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        if ((icmp_ln317_fu_2036_p2 == 1'd1)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_869_p4 = 32'd0;
        end else if ((icmp_ln317_fu_2036_p2 == 1'd0)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_869_p4 = select_ln323_fu_2057_p3;
        end else begin
            ap_phi_mux_storemerge_i_i_phi_fu_869_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_storemerge_i_i_phi_fu_869_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln129_reg_2396 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_w_index144_phi_fu_683_p4 = w_index_reg_2386;
    end else begin
        ap_phi_mux_w_index144_phi_fu_683_p4 = w_index144_reg_679;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_0_V_blk_n = data_V_data_0_V_empty_n;
    end else begin
        data_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op42 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_0_V_read = 1'b1;
    end else begin
        data_V_data_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_1_V_blk_n = data_V_data_1_V_empty_n;
    end else begin
        data_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op42 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_1_V_read = 1'b1;
    end else begin
        data_V_data_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_2_V_blk_n = data_V_data_2_V_empty_n;
    end else begin
        data_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op42 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_2_V_read = 1'b1;
    end else begin
        data_V_data_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_3_V_blk_n = data_V_data_3_V_empty_n;
    end else begin
        data_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op42 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_3_V_read = 1'b1;
    end else begin
        data_V_data_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377)) & (icmp_ln79_fu_2077_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1006_p1 == 2'd0) & (icmp_ln241_fu_994_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1006_p1 == 2'd0) & (icmp_ln241_fu_994_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1006_p1 == 2'd1) & (icmp_ln241_fu_994_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_1_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1006_p1 == 2'd1) & (icmp_ln241_fu_994_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_1_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1006_p1 == 2'd2) & (icmp_ln241_fu_994_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_2_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1006_p1 == 2'd2) & (icmp_ln241_fu_994_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_2_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1006_p1 == 2'd3) & (icmp_ln241_fu_994_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_3_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1006_p1 == 2'd3) & (icmp_ln241_fu_994_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_3_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_2193 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_2193 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_2193 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_1_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_2193 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_1_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_2193 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_2_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_2193 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_2_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_2193 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_3_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_2193 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_3_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        outidx1_ce0 = 1'b1;
    end else begin
        outidx1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_2377) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377)) & (1'd1 == and_ln289_2_reg_2377) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_2377) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377)) & (1'd1 == and_ln289_2_reg_2377) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_2377) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377)) & (1'd1 == and_ln289_2_reg_2377) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_2377) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377)) & (1'd1 == and_ln289_2_reg_2377) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_2377) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377)) & (1'd1 == and_ln289_2_reg_2377) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_2377) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377)) & (1'd1 == and_ln289_2_reg_2377) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_2377) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377)) & (1'd1 == and_ln289_2_reg_2377) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_2377) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377)) & (1'd1 == and_ln289_2_reg_2377) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        w5_V_ce0 = 1'b1;
    end else begin
        w5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((io_acc_block_signal_op42 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln241_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln194_fu_1140_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln213_fu_1434_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln213_1_fu_1500_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'd1 == and_ln289_2_fu_1696_p2) & (icmp_ln213_2_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'd0 == and_ln289_2_fu_1696_p2) & (icmp_ln213_2_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((ap_enable_reg_pp1_iter2 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((ap_enable_reg_pp1_iter2 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state15 : begin
            if ((~((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377)) & (icmp_ln79_fu_2077_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377)) & (icmp_ln79_fu_2077_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DataIn_V_assign_fu_1010_p5 = i_ic4_0_i_i_i_reg_598[1:0];

assign acc_0_V_fu_1862_p2 = (select_ln1265_fu_1855_p3 + trunc_ln4_fu_1846_p4);

assign acc_1_V_5_fu_1875_p3 = ((out_index_reg_2400_pp1_iter2_reg[0:0] === 1'b1) ? tmp_data_0_V_6143_reg_778 : acc_0_V_fu_1862_p2);

assign acc_1_V_fu_1868_p3 = ((out_index_reg_2400_pp1_iter2_reg[0:0] === 1'b1) ? acc_0_V_fu_1862_p2 : tmp_data_1_V_6141_reg_789);

assign acc_2_V_fu_1898_p2 = (select_ln1265_5_fu_1891_p3 + trunc_ln708_5_fu_1882_p4);

assign acc_3_V_5_fu_1911_p3 = ((out_index_reg_2400_pp1_iter2_reg[0:0] === 1'b1) ? tmp_data_2_V_6139_reg_800 : acc_2_V_fu_1898_p2);

assign acc_3_V_fu_1904_p3 = ((out_index_reg_2400_pp1_iter2_reg[0:0] === 1'b1) ? acc_2_V_fu_1898_p2 : tmp_data_3_V_6137_reg_811);

assign acc_4_V_fu_1934_p2 = (select_ln1265_6_fu_1927_p3 + trunc_ln708_6_fu_1918_p4);

assign acc_5_V_5_fu_1947_p3 = ((out_index_reg_2400_pp1_iter2_reg[0:0] === 1'b1) ? tmp_data_4_V_4135_reg_822 : acc_4_V_fu_1934_p2);

assign acc_5_V_fu_1940_p3 = ((out_index_reg_2400_pp1_iter2_reg[0:0] === 1'b1) ? acc_4_V_fu_1934_p2 : tmp_data_5_V_4133_reg_833);

assign acc_6_V_fu_1970_p2 = (select_ln1265_7_fu_1963_p3 + trunc_ln708_7_fu_1954_p4);

assign acc_7_V_5_fu_1983_p3 = ((out_index_reg_2400_pp1_iter2_reg[0:0] === 1'b1) ? tmp_data_6_V_4131_reg_844 : acc_6_V_fu_1970_p2);

assign acc_7_V_fu_1976_p3 = ((out_index_reg_2400_pp1_iter2_reg[0:0] === 1'b1) ? acc_6_V_fu_1970_p2 : tmp_data_7_V_4129_reg_855);

assign add_ln213_1_fu_1506_p2 = (i_ic2_0_i_i_i_i_1_reg_657 + 3'd1);

assign add_ln213_2_fu_1572_p2 = (i_ic2_0_i_i_i_i_2_reg_668 + 3'd1);

assign add_ln213_fu_1440_p2 = (i_ic2_0_i_i_i_i_0_reg_646 + 3'd1);

assign add_ln321_fu_2041_p2 = (pY_2_load_reg_2365 + 32'd1);

assign add_ln323_fu_2052_p2 = (sY_2_load_reg_2355 + 32'd1);

assign add_ln326_fu_1995_p2 = (pX_2_load_reg_2371 + 32'd1);

assign add_ln328_fu_2006_p2 = (sX_2_load_reg_2345 + 32'd1);

assign add_ln79_fu_988_p2 = (indvar_flatten146_reg_586 + 6'd1);

assign and_ln289_1_fu_1690_p2 = (icmp_ln289_3_fu_1678_p2 & icmp_ln289_2_fu_1658_p2);

assign and_ln289_2_fu_1696_p2 = (and_ln289_fu_1684_p2 & and_ln289_1_fu_1690_p2);

assign and_ln289_fu_1684_p2 = (icmp_ln289_fu_1628_p2 & icmp_ln289_1_fu_1638_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_block_state11_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15 = ((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377));
end

always @ (*) begin
    ap_condition_1052 = (~((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377)) & (icmp_ln313_fu_1990_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15));
end

always @ (*) begin
    ap_condition_449 = ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_699 = ((trunc_ln139_fu_1720_p1 == 6'd35) | ((trunc_ln139_fu_1720_p1 == 6'd36) | ((trunc_ln139_fu_1720_p1 == 6'd37) | ((trunc_ln139_fu_1720_p1 == 6'd38) | ((trunc_ln139_fu_1720_p1 == 6'd39) | ((trunc_ln139_fu_1720_p1 == 6'd40) | ((trunc_ln139_fu_1720_p1 == 6'd41) | ((trunc_ln139_fu_1720_p1 == 6'd42) | ((trunc_ln139_fu_1720_p1 == 6'd43) | ((trunc_ln139_fu_1720_p1 == 6'd44) | ((trunc_ln139_fu_1720_p1 == 6'd45) | ((trunc_ln139_fu_1720_p1 == 6'd46) | ((trunc_ln139_fu_1720_p1 == 6'd47) | ((trunc_ln139_fu_1720_p1 == 6'd48) | ((trunc_ln139_fu_1720_p1 == 6'd49) | ((trunc_ln139_fu_1720_p1 == 6'd50) | ((trunc_ln139_fu_1720_p1 == 6'd51) | ((trunc_ln139_fu_1720_p1 == 6'd52) | ((trunc_ln139_fu_1720_p1 == 6'd53) | ((trunc_ln139_fu_1720_p1 == 6'd54) | ((trunc_ln139_fu_1720_p1 == 6'd55) | ((trunc_ln139_fu_1720_p1 == 6'd56) | ((trunc_ln139_fu_1720_p1 == 6'd57) | ((trunc_ln139_fu_1720_p1 == 6'd58) | ((trunc_ln139_fu_1720_p1 == 6'd59) | ((trunc_ln139_fu_1720_p1 == 6'd60) | ((trunc_ln139_fu_1720_p1 == 6'd61) | ((trunc_ln139_fu_1720_p1 == 6'd62) | (trunc_ln139_fu_1720_p1 == 6'd63)))))))))))))))))))))))))))));
end

always @ (*) begin
    ap_condition_761 = (~((io_acc_block_signal_op437 == 1'b0) & (1'd1 == and_ln289_2_reg_2377)) & (1'b1 == ap_CS_fsm_state15));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_650_p4 = i_ic2_0_i_i_i_i_0_reg_646;

assign ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_661_p4 = i_ic2_0_i_i_i_i_1_reg_657;

assign ap_phi_reg_pp1_iter0_UnifiedRetVal_i_i_reg_701 = 'bx;

assign ap_ready = internal_ap_ready;

assign i_ic_fu_1000_p2 = (i_ic4_0_i_i_i_reg_598 + 3'd1);

assign i_iw_fu_1146_p2 = (i_iw_0_i_i_i_i_reg_635 + 2'd1);

assign icmp_ln129_fu_1714_p2 = ((ap_phi_mux_w_index144_phi_fu_683_p4 == 7'd71) ? 1'b1 : 1'b0);

assign icmp_ln148_fu_1812_p2 = (($signed(in_index_fu_1806_p2) > $signed(32'd35)) ? 1'b1 : 1'b0);

assign icmp_ln194_fu_1140_p2 = ((i_iw_0_i_i_i_i_reg_635 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln203_1_fu_1202_p2 = ((or_ln203_fu_1196_p2 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln203_2_fu_1233_p2 = ((or_ln203_1_fu_1227_p2 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln203_3_fu_1264_p2 = ((or_ln203_3_fu_1258_p2 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln203_fu_1164_p2 = ((shl_ln_fu_1156_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln213_1_fu_1500_p2 = ((i_ic2_0_i_i_i_i_1_reg_657 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln213_2_fu_1566_p2 = ((i_ic2_0_i_i_i_i_2_reg_668 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln213_fu_1434_p2 = ((i_ic2_0_i_i_i_i_0_reg_646 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_994_p2 = ((i_ic4_0_i_i_i_reg_598 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln289_1_fu_1638_p2 = ((sY_2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln289_2_fu_1658_p2 = (($signed(tmp_fu_1648_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_3_fu_1678_p2 = (($signed(tmp_10_fu_1668_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1628_p2 = ((sX_2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln313_fu_1990_p2 = ((pX_2_load_reg_2371 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln317_fu_2036_p2 = ((pY_2_load_reg_2365 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_2077_p2 = ((indvar_flatten146_reg_586 == 6'd35) ? 1'b1 : 1'b0);

assign in_index_fu_1806_p2 = (32'd1 + ap_phi_mux_in_index_0_i_i_i_i145_phi_fu_694_p4);

assign io_acc_block_signal_op42 = (data_V_data_3_V_empty_n & data_V_data_2_V_empty_n & data_V_data_1_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op437 = (res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_0_V_full_n);

assign mul_ln1118_5_fu_2089_p1 = sext_ln1116_fu_1826_p1;

assign mul_ln1118_6_fu_2095_p1 = sext_ln1116_fu_1826_p1;

assign mul_ln1118_fu_2083_p1 = sext_ln1116_fu_1826_p1;

assign or_ln203_1_fu_1227_p2 = (shl_ln_fu_1156_p3 | 3'd2);

assign or_ln203_2_fu_1592_p3 = {{3'd4}, {i_ic2_0_i_i_i_i_2_reg_668}};

assign or_ln203_3_fu_1258_p2 = (shl_ln_fu_1156_p3 | 3'd3);

assign or_ln203_fu_1196_p2 = (shl_ln_fu_1156_p3 | 3'd1);

assign outidx1_address0 = zext_ln133_fu_1702_p1;

assign res_V_data_0_V_din = acc_1_V_5_reg_2651;

assign res_V_data_1_V_din = acc_1_V_reg_2645;

assign res_V_data_2_V_din = acc_3_V_5_reg_2663;

assign res_V_data_3_V_din = acc_3_V_reg_2657;

assign res_V_data_4_V_din = acc_5_V_5_reg_2675;

assign res_V_data_5_V_din = acc_5_V_reg_2669;

assign res_V_data_6_V_din = acc_7_V_5_reg_2687;

assign res_V_data_7_V_din = acc_7_V_reg_2681;

assign select_ln1265_5_fu_1891_p3 = ((out_index_reg_2400_pp1_iter2_reg[0:0] === 1'b1) ? tmp_data_3_V_6137_reg_811 : tmp_data_2_V_6139_reg_800);

assign select_ln1265_6_fu_1927_p3 = ((out_index_reg_2400_pp1_iter2_reg[0:0] === 1'b1) ? tmp_data_5_V_4133_reg_833 : tmp_data_4_V_4135_reg_822);

assign select_ln1265_7_fu_1963_p3 = ((out_index_reg_2400_pp1_iter2_reg[0:0] === 1'b1) ? tmp_data_7_V_4129_reg_855 : tmp_data_6_V_4131_reg_844);

assign select_ln1265_fu_1855_p3 = ((out_index_reg_2400_pp1_iter2_reg[0:0] === 1'b1) ? tmp_data_1_V_6141_reg_789 : tmp_data_0_V_6143_reg_778);

assign select_ln148_fu_1818_p3 = ((icmp_ln148_fu_1812_p2[0:0] === 1'b1) ? 32'd0 : in_index_fu_1806_p2);

assign select_ln203_10_fu_1396_p3 = ((icmp_ln203_fu_1164_p2[0:0] === 1'b1) ? kernel_data_V_1_30 : kernel_data_V_1_34_load_reg_2267);

assign select_ln203_11_fu_1415_p3 = ((icmp_ln203_fu_1164_p2[0:0] === 1'b1) ? kernel_data_V_1_31 : kernel_data_V_1_35_load_reg_2272);

assign select_ln203_1_fu_1189_p3 = ((icmp_ln203_fu_1164_p2[0:0] === 1'b1) ? kernel_data_V_1_5 : kernel_data_V_1_9_load_reg_2222);

assign select_ln203_2_fu_1220_p3 = ((icmp_ln203_fu_1164_p2[0:0] === 1'b1) ? kernel_data_V_1_6 : kernel_data_V_1_10_load_reg_2227);

assign select_ln203_3_fu_1251_p3 = ((icmp_ln203_fu_1164_p2[0:0] === 1'b1) ? kernel_data_V_1_7 : kernel_data_V_1_11_load_reg_2232);

assign select_ln203_4_fu_1282_p3 = ((icmp_ln203_fu_1164_p2[0:0] === 1'b1) ? kernel_data_V_1_16 : kernel_data_V_1_20_load_reg_2237);

assign select_ln203_5_fu_1301_p3 = ((icmp_ln203_fu_1164_p2[0:0] === 1'b1) ? kernel_data_V_1_17 : kernel_data_V_1_21_load_reg_2242);

assign select_ln203_6_fu_1320_p3 = ((icmp_ln203_fu_1164_p2[0:0] === 1'b1) ? kernel_data_V_1_18 : kernel_data_V_1_22_load_reg_2247);

assign select_ln203_7_fu_1339_p3 = ((icmp_ln203_fu_1164_p2[0:0] === 1'b1) ? kernel_data_V_1_19 : kernel_data_V_1_23_load_reg_2252);

assign select_ln203_8_fu_1358_p3 = ((icmp_ln203_fu_1164_p2[0:0] === 1'b1) ? kernel_data_V_1_28 : kernel_data_V_1_32_load_reg_2257);

assign select_ln203_9_fu_1377_p3 = ((icmp_ln203_fu_1164_p2[0:0] === 1'b1) ? kernel_data_V_1_29 : kernel_data_V_1_33_load_reg_2262);

assign select_ln203_fu_1170_p3 = ((icmp_ln203_fu_1164_p2[0:0] === 1'b1) ? kernel_data_V_1_4 : kernel_data_V_1_8_load_reg_2217);

assign select_ln323_fu_2057_p3 = ((icmp_ln289_1_reg_2360[0:0] === 1'b1) ? 32'd2 : add_ln323_fu_2052_p2);

assign select_ln328_fu_2011_p3 = ((icmp_ln289_reg_2350[0:0] === 1'b1) ? 32'd2 : add_ln328_fu_2006_p2);

assign sext_ln1116_fu_1826_p1 = ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701;

assign shl_ln_fu_1156_p3 = {{trunc_ln201_fu_1152_p1}, {2'd0}};

assign start_out = real_start;

assign tmp_10_fu_1668_p4 = {{pX_2[31:1]}};

assign tmp_1_fu_1462_p5 = i_ic2_0_i_i_i_i_0_reg_646[1:0];

assign tmp_2_fu_1528_p5 = i_ic2_0_i_i_i_i_1_reg_657[1:0];

assign tmp_3_fu_1582_p5 = i_ic2_0_i_i_i_i_2_reg_668[1:0];

assign tmp_fu_1648_p4 = {{pY_2[31:1]}};

assign trunc_ln139_2_fu_1772_p1 = w5_V_q0[15:0];

assign trunc_ln139_fu_1720_p1 = ap_phi_mux_in_index_0_i_i_i_i145_phi_fu_694_p4[5:0];

assign trunc_ln201_fu_1152_p1 = i_iw_0_i_i_i_i_reg_635[0:0];

assign trunc_ln246_fu_1006_p1 = i_ic4_0_i_i_i_reg_598[1:0];

assign trunc_ln4_fu_1846_p4 = {{mul_ln1118_reg_2625[25:10]}};

assign trunc_ln708_5_fu_1882_p4 = {{mul_ln1118_5_reg_2630[25:10]}};

assign trunc_ln708_6_fu_1918_p4 = {{mul_ln1118_6_reg_2635[25:10]}};

assign trunc_ln708_7_fu_1954_p4 = {{mul_ln1118_7_reg_2640[25:10]}};

assign w5_V_address0 = zext_ln133_fu_1702_p1;

assign w_index_fu_1708_p2 = (7'd1 + ap_phi_mux_w_index144_phi_fu_683_p4);

assign zext_ln133_fu_1702_p1 = ap_phi_mux_w_index144_phi_fu_683_p4;

endmodule //conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
