[paths]
log_directory=/home/casper/logs
dump_spectra_output_directory=/home/casper/data_auto_cross
dump_baseband_output_directory=/media/BASEBAND/baseband
# Path to temporarily store digital gain pre-quantization coefficients for dump_baseband C-code
# <u64 coefficients of channels, one coefficient per freq channel
coeffs_pol0_binary_path=/home/casper/.coeffs_pol0.bin
coeffs_pol1_binary_path=/home/casper/.coeffs_pol1.bin
# below fpg file has 1bit logic
#fpgfile=/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/outputs/sparrow_albatros_spec_2025-03-08_0023-xc7z035.fpg
#fpgfile=/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/outputs/sparrow_albatros_spec_2025-03-13_2149-xc7z035.fpg
# belwo, corrected clock, simulated
#fpgfile=/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/outputs/sparrow_albatros_spec_2025-03-14_0241-xc7z035.fpg
# Tested latest compile, same logic as above .fpg file
fpgfile=/home/casper/sparrow-albatros/firmware/sparrow_albatros_spec/outputs/sparrow_albatros_spec_2025-03-27_1641-xc7z035.fpg


[networking]
# Host is the arm core's IP, this should be the same as the dest_ip
host=10.10.11.99
# src_host is the src ip address from which our FPGA sends packets
src_host=192.168.41.10
# for max bytes per packet, bear in mind that MTU=1500
max_bytes_per_packet=1400

[fpga_register_vals]
dest_ip=10.10.11.99
dest_prt=7417
# correlator acc-length is set to 2^18=262144 (~4.3 seconds)
#accumulation_length=262144
accumulation_length=131072
# full shift shedule: TODO integrate this
fftshift=0xffff
# Technically pols are names that map to addresses, not values themselves, but this seemd the most sensible place to put them
pols=pol00 pol11 pol01i pol01r
metadata_registers=fft_of_count acc_cnt

[baseband]
# DAQ/data Version number, serialized in baseband header, tells analysis script how to parse header and data
version_major=1
version_minor=1
# Size of baseband files in GibiBytes, default is 0.5
file_size=0.5
# The adc clock, in MHz, (=2x the Fabric)
adc_clk=250
# In 1-bit mode, channels must be even-numbered and each starting index must be even
# This is because they are paired to form byte-wide bus in firmware (01 23 45 67 89 etc.)
#channels=1564:1578 1834:1854
#channels=40:120
#channels=20:340
#coeffs=20:340:2147483647
channels=0:1 32:33 64:65 97:98 129:130 162:163 194:195 227:228 259:260 292:293 324:325 357:358 389:390 422:423 454:455 487:488 519:520 552:553 584:585 617:618 649:650 682:683 714:715 747:748 779:780 812:813 844:845 877:878 909:910 942:943 974:975 1007:1008 1039:1040 1072:1073 1104:1105 1137:1138 1169:1170 1202:1203 1234:1235 1267:1268 1299:1300 1332:1333 1364:1365 1397:1398 1429:1430 1462:1463 1494:1495 1527:1528 1559:1560 1592:1593 1624:1625 1657:1658 1689:1690 1722:1723 1754:1755 1787:1788 1819:1820 1852:1853 1884:1885 1917:1918 1949:1950 1982:1983 2014:2015 2047:2048
coeffs=0:1:2147483647 32:33:2147483647 64:65:2147483647 97:98:2147483647 129:130:2147483647 162:163:2147483647 194:195:2147483647 227:228:2147483647 259:260:2147483647 292:293:2147483647 324:325:2147483647 357:358:2147483647 389:390:2147483647 422:423:2147483647 454:455:2147483647 487:488:2147483647 519:520:2147483647 552:553:2147483647 584:585:2147483647 617:618:2147483647 649:650:2147483647 682:683:2147483647 714:715:2147483647 747:748:2147483647 779:780:2147483647 812:813:2147483647 844:845:2147483647 877:878:2147483647 909:910:2147483647 942:943:2147483647 974:975:2147483647 1007:1008:2147483647 1039:1040:2147483647 1072:1073:2147483647 1104:1105:2147483647 1137:1138:2147483647 1169:1170:2147483647 1202:1203:2147483647 1234:1235:2147483647 1267:1268:2147483647 1299:1300:2147483647 1332:1333:2147483647 1364:1365:2147483647 1397:1398:2147483647 1429:1430:2147483647 1462:1463:2147483647 1494:1495:2147483647 1527:1528:2147483647 1559:1560:2147483647 1592:1593:2147483647 1624:1625:2147483647 1657:1658:2147483647 1689:1690:2147483647 1722:1723:2147483647 1754:1755:2147483647 1787:1788:2147483647 1819:1820:2147483647 1852:1853:2147483647 1884:1885:2147483647 1917:1918:2147483647 1949:1950:2147483647 1982:1983:2147483647 2014:2015:2147483647 2047:2048:2147483647
# bits can take 1 or 4
bits=4

[spectra]
# CORRELATION SPECTRA OPTIONS
# compress_scio_files can be set to bzip2 or None
compress_scio_files=bzip2
diff_scio_files=True


