INTSTYLE=ise
INFILE=C:\FPGA\Github\OV7670-VHDL\OV7670\mod_VGA.ncd
OUTFILE=C:\FPGA\Github\OV7670-VHDL\OV7670\mod_VGA.bit
FAMILY=Artix7
PART=xc7a100t-1csg324
WORKINGDIR=C:\FPGA\Github\OV7670-VHDL\OV7670
LICENSE=WebPack
USER_INFO=__0_0_0
