strict digraph "" {
	node [label="\N"];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa4fb4cbd90>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa4fb4cbe10>",
		fillcolor=turquoise,
		label="24:BL
q[0] <= ~q[0];
q[1] <= q[0];
q[2] <= q[1];
q[3] <= q[2];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa4fb4cbe50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fa4fb4ef110>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa4fb4ef350>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fa4fb4ef590>]",
		style=filled,
		typ=Block];
	"23:IF" -> "24:BL"	[cond="['q']",
		label="(q != 9)",
		lineno=23];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa4fb4cbcd0>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa4fb4cbd50>",
		fillcolor=turquoise,
		label="22:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:IF" -> "22:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=17];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa4fb4cbc90>",
		fillcolor=turquoise,
		label="18:BL
q <= q[0:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa4fb4cb990>]",
		style=filled,
		typ=Block];
	"17:IF" -> "18:BL"	[cond="['reset']",
		label=reset,
		lineno=17];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa4fb4ef8d0>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa4fb4ef910>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"22:BL" -> "23:IF"	[cond="[]",
		lineno=None];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"24:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa4fb4ef950>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:IF" -> "16:BL"	[cond="['slowena']",
		label=slowena,
		lineno=15];
	"18:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fa4fb4efa50>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
