/usr/bin/env time -v /home/moises-leiva/vtr-verilog-to-routing/abc/abc -c echo ""; echo "Load Netlist"; echo "============"; read 0_SOBEL.parmys.blif; time; echo ""; echo "Circuit Info"; echo "=========="; print_stats; print_latch; time; echo ""; echo "LUT Costs"; echo "========="; print_lut; time; echo ""; echo "Logic Opt + Techmap"; echo "==================="; strash; ifraig -v; scorr -v; dc2 -v; dch -f; if -K 6 -v; mfs2 -v; print_stats; time; echo ""; echo "Output Netlist"; echo "=============="; write_hie 0_SOBEL.parmys.blif 0_SOBEL.raw.abc.blif; time;
ABC command line: "echo ""; echo "Load Netlist"; echo "============"; read 0_SOBEL.parmys.blif; time; echo ""; echo "Circuit Info"; echo "=========="; print_stats; print_latch; time; echo ""; echo "LUT Costs"; echo "========="; print_lut; time; echo ""; echo "Logic Opt + Techmap"; echo "==================="; strash; ifraig -v; scorr -v; dc2 -v; dch -f; if -K 6 -v; mfs2 -v; print_stats; time; echo ""; echo "Output Netlist"; echo "=============="; write_hie 0_SOBEL.parmys.blif 0_SOBEL.raw.abc.blif; time;".

 
Load Netlist 
============ 
Warning: The design has 2 root-level modules. The first one (sobel) will be used.
elapse: 0.01 seconds, total: 0.01 seconds
 
Circuit Info 
========== 
[1;37msobel                         :[0m i/o =   83/    8  lat =    0  nd =   825  edge =   1376  cube =  1199  lev = 77
The network is combinational.
elapse: 0.00 seconds, total: 0.01 seconds
 
LUT Costs 
========= 
# The area/delay of k-variable LUTs:
# k    area     delay
1      1.00      1.00
2      1.00      1.00
3      1.00      1.00
4      1.00      1.00
elapse: 0.00 seconds, total: 0.01 seconds
 
Logic Opt + Techmap 
=================== 
SimWords = 32. Rounds = 4. Mem = 0.13 MB.  Classes: Beg = 7. End = 7.
Proof = 5. Counter-example = 0. Fail = 0. FailReal = 0. Zero = 4.
Final = 929. Miter = 938. Total = 943. Mux = 0. (Exor = 0.) SatVars = 579.
starts        :                5
conflicts     :               24
decisions     :             1012
propagations  :             1319
AIG simulation   =     0.00 sec
AIG traversal    =     0.00 sec
SAT solving      =     0.00 sec
    Unsat        =     0.00 sec
    Sat          =     0.00 sec
    Fail         =     0.00 sec
Class refining   =     0.00 sec
TOTAL RUNTIME    =     0.00 sec
Warning: The network is combinational (run "fraig" or "fraig_sweep").
Starting:  sobel           : pi =    83  po =     8  and =     929  lev =  56
Rewrite:   sobel           : pi =    83  po =     8  and =     755  lev =  53
Refactor:  sobel           : pi =    83  po =     8  and =     755  lev =  53
Balance:   sobel           : pi =    83  po =     8  and =     755  lev =  53
Rewrite:   sobel           : pi =    83  po =     8  and =     754  lev =  53
RewriteZ:  sobel           : pi =    83  po =     8  and =     751  lev =  54
RefactorZ: sobel           : pi =    83  po =     8  and =     751  lev =  55
RewriteZ:  sobel           : pi =    83  po =     8  and =     741  lev =  52
K = 6. Memory (bytes): Truth =    0. Cut =   56. Obj =  136. Set =  600. CutMin = no
Node =    1184.  Ch =   167.  Total mem =    0.18 MB. Peak cut mem =    0.04 MB.
P:  Del =   10.00.  Ar =     194.0.  Edge =      807.  Cut =    28118.  T =     0.00 sec
P:  Del =   10.00.  Ar =     205.0.  Edge =     1026.  Cut =    20128.  T =     0.00 sec
P:  Del =   10.00.  Ar =     226.0.  Edge =     1051.  Cut =    23789.  T =     0.00 sec
F:  Del =   10.00.  Ar =     189.0.  Edge =      896.  Cut =    17217.  T =     0.00 sec
A:  Del =   10.00.  Ar =     166.0.  Edge =      769.  Cut =    19199.  T =     0.00 sec
A:  Del =   10.00.  Ar =     160.0.  Edge =      762.  Cut =    19280.  T =     0.00 sec
Total time =     0.02 sec
Performing MFS with 83 PIs, 8 POs, 160 nodes (160 flexible, 0 fixed, 0 empty).
Nodes = 160. Try = 162. Resub = 2. Div = 10157 (ave = 62). SAT calls = 2550. Timeouts = 0. MaxDivs = 0.
Attempts :   Remove      0 out of    764 (  0.00 %)   Resub       2 out of     16 ( 12.50 %)   
Reduction:   Nodes       2 out of    160 (  1.25 %)   Edges       9 out of    762 (  1.18 %)   
Win =     0.00 sec (  0.89 %)
Div =     0.00 sec (  0.64 %)
Cnf =     0.02 sec ( 17.64 %)
Sat =     0.09 sec ( 80.37 %)
Oth =     0.00 sec (  0.46 %)
ALL =     0.11 sec (100.00 %)
The network has 2 nodes changed by "mfs".
[1;37msobel                         :[0m i/o =   83/    8  lat =    0  nd =   158  edge =    753  cube =  1376  lev = 10
elapse: 0.24 seconds, total: 0.25 seconds
 
Output Netlist 
============== 
Warning: The design has 2 root-level modules. The first one (sobel) will be used.
Warning: The output network does not contain blackboxes.
elapse: 0.00 seconds, total: 0.25 seconds
	Command being timed: "/home/moises-leiva/vtr-verilog-to-routing/abc/abc -c echo ""; echo "Load Netlist"; echo "============"; read 0_SOBEL.parmys.blif; time; echo ""; echo "Circuit Info"; echo "=========="; print_stats; print_latch; time; echo ""; echo "LUT Costs"; echo "========="; print_lut; time; echo ""; echo "Logic Opt + Techmap"; echo "==================="; strash; ifraig -v; scorr -v; dc2 -v; dch -f; if -K 6 -v; mfs2 -v; print_stats; time; echo ""; echo "Output Netlist"; echo "=============="; write_hie 0_SOBEL.parmys.blif 0_SOBEL.raw.abc.blif; time;"
	User time (seconds): 0.27
	System time (seconds): 0.01
	Percent of CPU this job got: 97%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.30
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 39612
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 3334
	Voluntary context switches: 0
	Involuntary context switches: 0
	Swaps: 0
	File system inputs: 0
	File system outputs: 40
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
