
ToteNummer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ae0  08000184  08000184  00001184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  08009c64  08009c64  0000ac64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0bc  0800a0bc  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a0bc  0800a0bc  0000b0bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a0c4  0800a0c4  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a0c4  0800a0c4  0000b0c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a0c8  0800a0c8  0000b0c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a0cc  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000151c  200001d4  0800a2a0  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200016f0  0800a2a0  0000c6f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001906e  00000000  00000000  0000c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004591  00000000  00000000  0002526b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001610  00000000  00000000  00029800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010b9  00000000  00000000  0002ae10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002268e  00000000  00000000  0002bec9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d37a  00000000  00000000  0004e557  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c35e8  00000000  00000000  0006b8d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012eeb9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e0c  00000000  00000000  0012eefc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00134d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	@ (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	@ (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	200001d4 	.word	0x200001d4
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08009c4c 	.word	0x08009c4c

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	@ (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	@ (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	@ (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	200001d8 	.word	0x200001d8
 80001c0:	08009c4c 	.word	0x08009c4c

080001c4 <__aeabi_uldivmod>:
 80001c4:	b953      	cbnz	r3, 80001dc <__aeabi_uldivmod+0x18>
 80001c6:	b94a      	cbnz	r2, 80001dc <__aeabi_uldivmod+0x18>
 80001c8:	2900      	cmp	r1, #0
 80001ca:	bf08      	it	eq
 80001cc:	2800      	cmpeq	r0, #0
 80001ce:	bf1c      	itt	ne
 80001d0:	f04f 31ff 	movne.w	r1, #4294967295
 80001d4:	f04f 30ff 	movne.w	r0, #4294967295
 80001d8:	f000 b968 	b.w	80004ac <__aeabi_idiv0>
 80001dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e4:	f000 f806 	bl	80001f4 <__udivmoddi4>
 80001e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f0:	b004      	add	sp, #16
 80001f2:	4770      	bx	lr

080001f4 <__udivmoddi4>:
 80001f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001f8:	9d08      	ldr	r5, [sp, #32]
 80001fa:	460c      	mov	r4, r1
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d14e      	bne.n	800029e <__udivmoddi4+0xaa>
 8000200:	4694      	mov	ip, r2
 8000202:	458c      	cmp	ip, r1
 8000204:	4686      	mov	lr, r0
 8000206:	fab2 f282 	clz	r2, r2
 800020a:	d962      	bls.n	80002d2 <__udivmoddi4+0xde>
 800020c:	b14a      	cbz	r2, 8000222 <__udivmoddi4+0x2e>
 800020e:	f1c2 0320 	rsb	r3, r2, #32
 8000212:	4091      	lsls	r1, r2
 8000214:	fa20 f303 	lsr.w	r3, r0, r3
 8000218:	fa0c fc02 	lsl.w	ip, ip, r2
 800021c:	4319      	orrs	r1, r3
 800021e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000222:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000226:	fbb1 f4f7 	udiv	r4, r1, r7
 800022a:	fb07 1114 	mls	r1, r7, r4, r1
 800022e:	fa1f f68c 	uxth.w	r6, ip
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023a:	fb04 f106 	mul.w	r1, r4, r6
 800023e:	4299      	cmp	r1, r3
 8000240:	d90a      	bls.n	8000258 <__udivmoddi4+0x64>
 8000242:	eb1c 0303 	adds.w	r3, ip, r3
 8000246:	f104 30ff 	add.w	r0, r4, #4294967295
 800024a:	f080 8110 	bcs.w	800046e <__udivmoddi4+0x27a>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 810d 	bls.w	800046e <__udivmoddi4+0x27a>
 8000254:	3c02      	subs	r4, #2
 8000256:	4463      	add	r3, ip
 8000258:	1a59      	subs	r1, r3, r1
 800025a:	fbb1 f0f7 	udiv	r0, r1, r7
 800025e:	fb07 1110 	mls	r1, r7, r0, r1
 8000262:	fb00 f606 	mul.w	r6, r0, r6
 8000266:	fa1f f38e 	uxth.w	r3, lr
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	429e      	cmp	r6, r3
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x94>
 8000272:	eb1c 0303 	adds.w	r3, ip, r3
 8000276:	f100 31ff 	add.w	r1, r0, #4294967295
 800027a:	f080 80fa 	bcs.w	8000472 <__udivmoddi4+0x27e>
 800027e:	429e      	cmp	r6, r3
 8000280:	f240 80f7 	bls.w	8000472 <__udivmoddi4+0x27e>
 8000284:	4463      	add	r3, ip
 8000286:	3802      	subs	r0, #2
 8000288:	2100      	movs	r1, #0
 800028a:	1b9b      	subs	r3, r3, r6
 800028c:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa6>
 8000292:	40d3      	lsrs	r3, r2
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xba>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb4>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa6>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x150>
 80002b6:	42a3      	cmp	r3, r4
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xcc>
 80002ba:	4290      	cmp	r0, r2
 80002bc:	f0c0 80ee 	bcc.w	800049c <__udivmoddi4+0x2a8>
 80002c0:	1a86      	subs	r6, r0, r2
 80002c2:	eb64 0303 	sbc.w	r3, r4, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	d0e6      	beq.n	800029a <__udivmoddi4+0xa6>
 80002cc:	e9c5 6300 	strd	r6, r3, [r5]
 80002d0:	e7e3      	b.n	800029a <__udivmoddi4+0xa6>
 80002d2:	2a00      	cmp	r2, #0
 80002d4:	f040 808f 	bne.w	80003f6 <__udivmoddi4+0x202>
 80002d8:	eba1 040c 	sub.w	r4, r1, ip
 80002dc:	2101      	movs	r1, #1
 80002de:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e2:	fa1f f78c 	uxth.w	r7, ip
 80002e6:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ea:	fb08 4416 	mls	r4, r8, r6, r4
 80002ee:	fb07 f006 	mul.w	r0, r7, r6
 80002f2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	4298      	cmp	r0, r3
 80002fc:	d908      	bls.n	8000310 <__udivmoddi4+0x11c>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 34ff 	add.w	r4, r6, #4294967295
 8000306:	d202      	bcs.n	800030e <__udivmoddi4+0x11a>
 8000308:	4298      	cmp	r0, r3
 800030a:	f200 80cb 	bhi.w	80004a4 <__udivmoddi4+0x2b0>
 800030e:	4626      	mov	r6, r4
 8000310:	1a1c      	subs	r4, r3, r0
 8000312:	fbb4 f0f8 	udiv	r0, r4, r8
 8000316:	fb08 4410 	mls	r4, r8, r0, r4
 800031a:	fb00 f707 	mul.w	r7, r0, r7
 800031e:	fa1f f38e 	uxth.w	r3, lr
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	429f      	cmp	r7, r3
 8000328:	d908      	bls.n	800033c <__udivmoddi4+0x148>
 800032a:	eb1c 0303 	adds.w	r3, ip, r3
 800032e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x146>
 8000334:	429f      	cmp	r7, r3
 8000336:	f200 80ae 	bhi.w	8000496 <__udivmoddi4+0x2a2>
 800033a:	4620      	mov	r0, r4
 800033c:	1bdb      	subs	r3, r3, r7
 800033e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x9c>
 8000344:	f1c1 0720 	rsb	r7, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 fc07 	lsr.w	ip, r2, r7
 800034e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000352:	fa24 f607 	lsr.w	r6, r4, r7
 8000356:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800035a:	fbb6 f8f9 	udiv	r8, r6, r9
 800035e:	fa1f fe8c 	uxth.w	lr, ip
 8000362:	fb09 6618 	mls	r6, r9, r8, r6
 8000366:	fa20 f307 	lsr.w	r3, r0, r7
 800036a:	408c      	lsls	r4, r1
 800036c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000370:	fb08 f00e 	mul.w	r0, r8, lr
 8000374:	431c      	orrs	r4, r3
 8000376:	0c23      	lsrs	r3, r4, #16
 8000378:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800037c:	4298      	cmp	r0, r3
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d90a      	bls.n	800039a <__udivmoddi4+0x1a6>
 8000384:	eb1c 0303 	adds.w	r3, ip, r3
 8000388:	f108 36ff 	add.w	r6, r8, #4294967295
 800038c:	f080 8081 	bcs.w	8000492 <__udivmoddi4+0x29e>
 8000390:	4298      	cmp	r0, r3
 8000392:	d97e      	bls.n	8000492 <__udivmoddi4+0x29e>
 8000394:	f1a8 0802 	sub.w	r8, r8, #2
 8000398:	4463      	add	r3, ip
 800039a:	1a1e      	subs	r6, r3, r0
 800039c:	fbb6 f3f9 	udiv	r3, r6, r9
 80003a0:	fb09 6613 	mls	r6, r9, r3, r6
 80003a4:	fb03 fe0e 	mul.w	lr, r3, lr
 80003a8:	b2a4      	uxth	r4, r4
 80003aa:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 80003ae:	45a6      	cmp	lr, r4
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x1d0>
 80003b2:	eb1c 0404 	adds.w	r4, ip, r4
 80003b6:	f103 30ff 	add.w	r0, r3, #4294967295
 80003ba:	d266      	bcs.n	800048a <__udivmoddi4+0x296>
 80003bc:	45a6      	cmp	lr, r4
 80003be:	d964      	bls.n	800048a <__udivmoddi4+0x296>
 80003c0:	3b02      	subs	r3, #2
 80003c2:	4464      	add	r4, ip
 80003c4:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003c8:	fba0 8302 	umull	r8, r3, r0, r2
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	429c      	cmp	r4, r3
 80003d2:	46c6      	mov	lr, r8
 80003d4:	461e      	mov	r6, r3
 80003d6:	d350      	bcc.n	800047a <__udivmoddi4+0x286>
 80003d8:	d04d      	beq.n	8000476 <__udivmoddi4+0x282>
 80003da:	b155      	cbz	r5, 80003f2 <__udivmoddi4+0x1fe>
 80003dc:	ebba 030e 	subs.w	r3, sl, lr
 80003e0:	eb64 0406 	sbc.w	r4, r4, r6
 80003e4:	fa04 f707 	lsl.w	r7, r4, r7
 80003e8:	40cb      	lsrs	r3, r1
 80003ea:	431f      	orrs	r7, r3
 80003ec:	40cc      	lsrs	r4, r1
 80003ee:	e9c5 7400 	strd	r7, r4, [r5]
 80003f2:	2100      	movs	r1, #0
 80003f4:	e751      	b.n	800029a <__udivmoddi4+0xa6>
 80003f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003fa:	f1c2 0320 	rsb	r3, r2, #32
 80003fe:	40d9      	lsrs	r1, r3
 8000400:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	fa00 fe02 	lsl.w	lr, r0, r2
 800040c:	fbb1 f0f8 	udiv	r0, r1, r8
 8000410:	fb08 1110 	mls	r1, r8, r0, r1
 8000414:	4094      	lsls	r4, r2
 8000416:	431c      	orrs	r4, r3
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000422:	fb00 f107 	mul.w	r1, r0, r7
 8000426:	4299      	cmp	r1, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x248>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000432:	d22c      	bcs.n	800048e <__udivmoddi4+0x29a>
 8000434:	4299      	cmp	r1, r3
 8000436:	d92a      	bls.n	800048e <__udivmoddi4+0x29a>
 8000438:	3802      	subs	r0, #2
 800043a:	4463      	add	r3, ip
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	fbb3 f1f8 	udiv	r1, r3, r8
 8000442:	fb08 3311 	mls	r3, r8, r1, r3
 8000446:	b2a4      	uxth	r4, r4
 8000448:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800044c:	fb01 f307 	mul.w	r3, r1, r7
 8000450:	42a3      	cmp	r3, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x272>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f101 36ff 	add.w	r6, r1, #4294967295
 800045c:	d213      	bcs.n	8000486 <__udivmoddi4+0x292>
 800045e:	42a3      	cmp	r3, r4
 8000460:	d911      	bls.n	8000486 <__udivmoddi4+0x292>
 8000462:	3902      	subs	r1, #2
 8000464:	4464      	add	r4, ip
 8000466:	1ae4      	subs	r4, r4, r3
 8000468:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800046c:	e73b      	b.n	80002e6 <__udivmoddi4+0xf2>
 800046e:	4604      	mov	r4, r0
 8000470:	e6f2      	b.n	8000258 <__udivmoddi4+0x64>
 8000472:	4608      	mov	r0, r1
 8000474:	e708      	b.n	8000288 <__udivmoddi4+0x94>
 8000476:	45c2      	cmp	sl, r8
 8000478:	d2af      	bcs.n	80003da <__udivmoddi4+0x1e6>
 800047a:	ebb8 0e02 	subs.w	lr, r8, r2
 800047e:	eb63 060c 	sbc.w	r6, r3, ip
 8000482:	3801      	subs	r0, #1
 8000484:	e7a9      	b.n	80003da <__udivmoddi4+0x1e6>
 8000486:	4631      	mov	r1, r6
 8000488:	e7ed      	b.n	8000466 <__udivmoddi4+0x272>
 800048a:	4603      	mov	r3, r0
 800048c:	e79a      	b.n	80003c4 <__udivmoddi4+0x1d0>
 800048e:	4630      	mov	r0, r6
 8000490:	e7d4      	b.n	800043c <__udivmoddi4+0x248>
 8000492:	46b0      	mov	r8, r6
 8000494:	e781      	b.n	800039a <__udivmoddi4+0x1a6>
 8000496:	4463      	add	r3, ip
 8000498:	3802      	subs	r0, #2
 800049a:	e74f      	b.n	800033c <__udivmoddi4+0x148>
 800049c:	4606      	mov	r6, r0
 800049e:	4623      	mov	r3, r4
 80004a0:	4608      	mov	r0, r1
 80004a2:	e711      	b.n	80002c8 <__udivmoddi4+0xd4>
 80004a4:	3e02      	subs	r6, #2
 80004a6:	4463      	add	r3, ip
 80004a8:	e732      	b.n	8000310 <__udivmoddi4+0x11c>
 80004aa:	bf00      	nop

080004ac <__aeabi_idiv0>:
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop

080004b0 <spi_write_array>:
 * @param len length of the data array
 * @param data pointer to the data array
 */

static inline void spi_write_array(uint8_t len, uint8_t data[])
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	4603      	mov	r3, r0
 80004b8:	6039      	str	r1, [r7, #0]
 80004ba:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(&hspi3, data, len, HAL_MAX_DELAY);
 80004bc:	79fb      	ldrb	r3, [r7, #7]
 80004be:	b29a      	uxth	r2, r3
 80004c0:	f04f 33ff 	mov.w	r3, #4294967295
 80004c4:	6839      	ldr	r1, [r7, #0]
 80004c6:	4803      	ldr	r0, [pc, #12]	@ (80004d4 <spi_write_array+0x24>)
 80004c8:	f004 fad1 	bl	8004a6e <HAL_SPI_Transmit>
}
 80004cc:	bf00      	nop
 80004ce:	3708      	adds	r7, #8
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	20000314 	.word	0x20000314

080004d8 <spi_write_read>:
 * @param tx_len length of the data array to be transmitted
 * @param rx_data pointer to the data array to be received
 * @param rx_len length of the data array to be received
 */
static inline void spi_write_read(uint8_t tx_Data[], uint8_t tx_len, uint8_t *rx_data, uint8_t rx_len)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b084      	sub	sp, #16
 80004dc:	af00      	add	r7, sp, #0
 80004de:	60f8      	str	r0, [r7, #12]
 80004e0:	607a      	str	r2, [r7, #4]
 80004e2:	461a      	mov	r2, r3
 80004e4:	460b      	mov	r3, r1
 80004e6:	72fb      	strb	r3, [r7, #11]
 80004e8:	4613      	mov	r3, r2
 80004ea:	72bb      	strb	r3, [r7, #10]
  HAL_SPI_Transmit(&hspi3, tx_Data, tx_len, HAL_MAX_DELAY);
 80004ec:	7afb      	ldrb	r3, [r7, #11]
 80004ee:	b29a      	uxth	r2, r3
 80004f0:	f04f 33ff 	mov.w	r3, #4294967295
 80004f4:	68f9      	ldr	r1, [r7, #12]
 80004f6:	4807      	ldr	r0, [pc, #28]	@ (8000514 <spi_write_read+0x3c>)
 80004f8:	f004 fab9 	bl	8004a6e <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi3, rx_data, rx_len, HAL_MAX_DELAY);
 80004fc:	7abb      	ldrb	r3, [r7, #10]
 80004fe:	b29a      	uxth	r2, r3
 8000500:	f04f 33ff 	mov.w	r3, #4294967295
 8000504:	6879      	ldr	r1, [r7, #4]
 8000506:	4803      	ldr	r0, [pc, #12]	@ (8000514 <spi_write_read+0x3c>)
 8000508:	f004 fbf5 	bl	8004cf6 <HAL_SPI_Receive>

}
 800050c:	bf00      	nop
 800050e:	3710      	adds	r7, #16
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}
 8000514:	20000314 	.word	0x20000314

08000518 <Slave_control>:
uint8_t data [1];

/*@brief Initializes all command variables
 */

void Slave_control(uint8_t config_watch){
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af00      	add	r7, sp, #0
 800051e:	4603      	mov	r3, r0
 8000520:	71fb      	strb	r3, [r7, #7]

	if(config_watch != 0){
 8000522:	79fb      	ldrb	r3, [r7, #7]
 8000524:	2b00      	cmp	r3, #0
 8000526:	d003      	beq.n	8000530 <Slave_control+0x18>
		Config_setup(config_watch);
 8000528:	79fb      	ldrb	r3, [r7, #7]
 800052a:	4618      	mov	r0, r3
 800052c:	f000 f832 	bl	8000594 <Config_setup>

	}

	LTC_cmd();						// measure order/command
 8000530:	f000 f8c0 	bl	80006b4 <LTC_cmd>

	pec = LTC_readout(LTC_temp, data);	// Read measuring|sp√§ter dann zum testen via USB auslesen
 8000534:	4b06      	ldr	r3, [pc, #24]	@ (8000550 <Slave_control+0x38>)
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	4906      	ldr	r1, [pc, #24]	@ (8000554 <Slave_control+0x3c>)
 800053a:	4618      	mov	r0, r3
 800053c:	f000 f8fc 	bl	8000738 <LTC_readout>
 8000540:	4603      	mov	r3, r0
 8000542:	b2da      	uxtb	r2, r3
 8000544:	4b04      	ldr	r3, [pc, #16]	@ (8000558 <Slave_control+0x40>)
 8000546:	701a      	strb	r2, [r3, #0]

}
 8000548:	bf00      	nop
 800054a:	3708      	adds	r7, #8
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}
 8000550:	20000000 	.word	0x20000000
 8000554:	20000200 	.word	0x20000200
 8000558:	200001ff 	.word	0x200001ff

0800055c <wakeup_idle>:
/*________________________________________________________________________________________________________*/
void wakeup_idle()
{
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8000560:	2200      	movs	r2, #0
 8000562:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000566:	4808      	ldr	r0, [pc, #32]	@ (8000588 <wakeup_idle+0x2c>)
 8000568:	f002 fb96 	bl	8002c98 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 800056c:	2301      	movs	r3, #1
 800056e:	2201      	movs	r2, #1
 8000570:	4906      	ldr	r1, [pc, #24]	@ (800058c <wakeup_idle+0x30>)
 8000572:	4807      	ldr	r0, [pc, #28]	@ (8000590 <wakeup_idle+0x34>)
 8000574:	f004 fa7b 	bl	8004a6e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8000578:	2201      	movs	r2, #1
 800057a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800057e:	4802      	ldr	r0, [pc, #8]	@ (8000588 <wakeup_idle+0x2c>)
 8000580:	f002 fb8a 	bl	8002c98 <HAL_GPIO_WritePin>
}
 8000584:	bf00      	nop
 8000586:	bd80      	pop	{r7, pc}
 8000588:	40020000 	.word	0x40020000
 800058c:	200001fe 	.word	0x200001fe
 8000590:	20000314 	.word	0x20000314

08000594 <Config_setup>:
/*________________________________________________________________________________________________________*/
void Config_setup(uint8_t *config){
 8000594:	b580      	push	{r7, lr}
 8000596:	b084      	sub	sp, #16
 8000598:	af02      	add	r7, sp, #8
 800059a:	6078      	str	r0, [r7, #4]
	//standard configuration for meassure Cell temperature and Cell voltage
	if(config == 1){
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	2b01      	cmp	r3, #1
 80005a0:	d107      	bne.n	80005b2 <Config_setup+0x1e>
		set_setup(MD_NORMAL, DCP_DISABLED, CELL_CH_ALL, AUX_CH_ALL, CHST_SC);
 80005a2:	2301      	movs	r3, #1
 80005a4:	9300      	str	r3, [sp, #0]
 80005a6:	2300      	movs	r3, #0
 80005a8:	2200      	movs	r2, #0
 80005aa:	2100      	movs	r1, #0
 80005ac:	2002      	movs	r0, #2
 80005ae:	f000 f811 	bl	80005d4 <set_setup>
	}
	//configuration for read LTC temperature -> Internal Die Temperature (ITMP) via ADC1 [datasheet p. 17/29]
	if(config == 2){
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	2b02      	cmp	r3, #2
 80005b6:	d107      	bne.n	80005c8 <Config_setup+0x34>
		set_setup(MD_NORMAL, DCP_DISABLED, CELL_CH_ALL, AUX_CH_ALL, CHST_ITMP);
 80005b8:	2302      	movs	r3, #2
 80005ba:	9300      	str	r3, [sp, #0]
 80005bc:	2300      	movs	r3, #0
 80005be:	2200      	movs	r2, #0
 80005c0:	2100      	movs	r1, #0
 80005c2:	2002      	movs	r0, #2
 80005c4:	f000 f806 	bl	80005d4 <set_setup>
	}

	return (config = 0);
 80005c8:	2300      	movs	r3, #0
 80005ca:	607b      	str	r3, [r7, #4]
}
 80005cc:	3708      	adds	r7, #8
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
	...

080005d4 <set_setup>:

void set_setup(uint8_t MD, uint8_t DCP, uint8_t CH, uint8_t CHG, uint8_t CHST)
{
 80005d4:	b490      	push	{r4, r7}
 80005d6:	b084      	sub	sp, #16
 80005d8:	af00      	add	r7, sp, #0
 80005da:	4604      	mov	r4, r0
 80005dc:	4608      	mov	r0, r1
 80005de:	4611      	mov	r1, r2
 80005e0:	461a      	mov	r2, r3
 80005e2:	4623      	mov	r3, r4
 80005e4:	71fb      	strb	r3, [r7, #7]
 80005e6:	4603      	mov	r3, r0
 80005e8:	71bb      	strb	r3, [r7, #6]
 80005ea:	460b      	mov	r3, r1
 80005ec:	717b      	strb	r3, [r7, #5]
 80005ee:	4613      	mov	r3, r2
 80005f0:	713b      	strb	r3, [r7, #4]
  uint8_t md_bits;

  md_bits = (MD & 0x02) >> 1;
 80005f2:	79fb      	ldrb	r3, [r7, #7]
 80005f4:	105b      	asrs	r3, r3, #1
 80005f6:	b2db      	uxtb	r3, r3
 80005f8:	f003 0301 	and.w	r3, r3, #1
 80005fc:	73fb      	strb	r3, [r7, #15]
  ADCV[0] = md_bits | 0x02;
 80005fe:	7bfb      	ldrb	r3, [r7, #15]
 8000600:	f043 0302 	orr.w	r3, r3, #2
 8000604:	b2da      	uxtb	r2, r3
 8000606:	4b27      	ldr	r3, [pc, #156]	@ (80006a4 <set_setup+0xd0>)
 8000608:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 800060a:	79fb      	ldrb	r3, [r7, #7]
 800060c:	01db      	lsls	r3, r3, #7
 800060e:	73fb      	strb	r3, [r7, #15]
  ADCV[1] = md_bits | 0x60 | (DCP << 4) | CH;
 8000610:	79bb      	ldrb	r3, [r7, #6]
 8000612:	011b      	lsls	r3, r3, #4
 8000614:	b2da      	uxtb	r2, r3
 8000616:	7bfb      	ldrb	r3, [r7, #15]
 8000618:	4313      	orrs	r3, r2
 800061a:	b2da      	uxtb	r2, r3
 800061c:	797b      	ldrb	r3, [r7, #5]
 800061e:	4313      	orrs	r3, r2
 8000620:	b2db      	uxtb	r3, r3
 8000622:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000626:	b2da      	uxtb	r2, r3
 8000628:	4b1e      	ldr	r3, [pc, #120]	@ (80006a4 <set_setup+0xd0>)
 800062a:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 800062c:	79fb      	ldrb	r3, [r7, #7]
 800062e:	105b      	asrs	r3, r3, #1
 8000630:	b2db      	uxtb	r3, r3
 8000632:	f003 0301 	and.w	r3, r3, #1
 8000636:	73fb      	strb	r3, [r7, #15]
  ADAX[0] = md_bits | 0x04;
 8000638:	7bfb      	ldrb	r3, [r7, #15]
 800063a:	f043 0304 	orr.w	r3, r3, #4
 800063e:	b2da      	uxtb	r2, r3
 8000640:	4b19      	ldr	r3, [pc, #100]	@ (80006a8 <set_setup+0xd4>)
 8000642:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	01db      	lsls	r3, r3, #7
 8000648:	73fb      	strb	r3, [r7, #15]
  ADAX[1] = md_bits | 0x60 | CHG;
 800064a:	7bfa      	ldrb	r2, [r7, #15]
 800064c:	793b      	ldrb	r3, [r7, #4]
 800064e:	4313      	orrs	r3, r2
 8000650:	b2db      	uxtb	r3, r3
 8000652:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000656:	b2da      	uxtb	r2, r3
 8000658:	4b13      	ldr	r3, [pc, #76]	@ (80006a8 <set_setup+0xd4>)
 800065a:	705a      	strb	r2, [r3, #1]

  CLRAUX[0] = 0x0E;
 800065c:	4b13      	ldr	r3, [pc, #76]	@ (80006ac <set_setup+0xd8>)
 800065e:	220e      	movs	r2, #14
 8000660:	701a      	strb	r2, [r3, #0]
  CLRAUX[1] = 0x12;
 8000662:	4b12      	ldr	r3, [pc, #72]	@ (80006ac <set_setup+0xd8>)
 8000664:	2212      	movs	r2, #18
 8000666:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 8000668:	79fb      	ldrb	r3, [r7, #7]
 800066a:	105b      	asrs	r3, r3, #1
 800066c:	b2db      	uxtb	r3, r3
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	73fb      	strb	r3, [r7, #15]
  ADSTAT[0] = md_bits | 0x04;
 8000674:	7bfb      	ldrb	r3, [r7, #15]
 8000676:	f043 0304 	orr.w	r3, r3, #4
 800067a:	b2da      	uxtb	r2, r3
 800067c:	4b0c      	ldr	r3, [pc, #48]	@ (80006b0 <set_setup+0xdc>)
 800067e:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000680:	79fb      	ldrb	r3, [r7, #7]
 8000682:	01db      	lsls	r3, r3, #7
 8000684:	73fb      	strb	r3, [r7, #15]
  ADSTAT[1] = md_bits | 0x68 | CHST;
 8000686:	7bfa      	ldrb	r2, [r7, #15]
 8000688:	7e3b      	ldrb	r3, [r7, #24]
 800068a:	4313      	orrs	r3, r2
 800068c:	b2db      	uxtb	r3, r3
 800068e:	f043 0368 	orr.w	r3, r3, #104	@ 0x68
 8000692:	b2da      	uxtb	r2, r3
 8000694:	4b06      	ldr	r3, [pc, #24]	@ (80006b0 <set_setup+0xdc>)
 8000696:	705a      	strb	r2, [r3, #1]
}
 8000698:	bf00      	nop
 800069a:	3710      	adds	r7, #16
 800069c:	46bd      	mov	sp, r7
 800069e:	bc90      	pop	{r4, r7}
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	200001f4 	.word	0x200001f4
 80006a8:	200001f8 	.word	0x200001f8
 80006ac:	200001fc 	.word	0x200001fc
 80006b0:	200001f0 	.word	0x200001f0

080006b4 <LTC_cmd>:
/*________________________________________________________________________________________________________*/
void LTC_cmd()
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
	uint8_t cmd[4];
	uint16_t temp_pec;
	//1
	cmd[0] = ADSTAT[0];
 80006ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000728 <LTC_cmd+0x74>)
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	703b      	strb	r3, [r7, #0]
	cmd[1] = ADSTAT[1];
 80006c0:	4b19      	ldr	r3, [pc, #100]	@ (8000728 <LTC_cmd+0x74>)
 80006c2:	785b      	ldrb	r3, [r3, #1]
 80006c4:	707b      	strb	r3, [r7, #1]
	//2
	temp_pec = pec15_calc(2, ADSTAT);
 80006c6:	4918      	ldr	r1, [pc, #96]	@ (8000728 <LTC_cmd+0x74>)
 80006c8:	2002      	movs	r0, #2
 80006ca:	f000 f869 	bl	80007a0 <pec15_calc>
 80006ce:	4603      	mov	r3, r0
 80006d0:	80fb      	strh	r3, [r7, #6]
	cmd[2] = (uint8_t)(temp_pec >> 8);
 80006d2:	88fb      	ldrh	r3, [r7, #6]
 80006d4:	0a1b      	lsrs	r3, r3, #8
 80006d6:	b29b      	uxth	r3, r3
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	70bb      	strb	r3, [r7, #2]
	cmd[3] = (uint8_t)(temp_pec);
 80006dc:	88fb      	ldrh	r3, [r7, #6]
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	70fb      	strb	r3, [r7, #3]
	//3
	wakeup_idle();
 80006e2:	f7ff ff3b 	bl	800055c <wakeup_idle>
	//4
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80006e6:	2200      	movs	r2, #0
 80006e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80006ec:	480f      	ldr	r0, [pc, #60]	@ (800072c <LTC_cmd+0x78>)
 80006ee:	f002 fad3 	bl	8002c98 <HAL_GPIO_WritePin>
	spi_write_array(4, cmd);
 80006f2:	463b      	mov	r3, r7
 80006f4:	4619      	mov	r1, r3
 80006f6:	2004      	movs	r0, #4
 80006f8:	f7ff feda 	bl	80004b0 <spi_write_array>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80006fc:	2201      	movs	r2, #1
 80006fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000702:	480a      	ldr	r0, [pc, #40]	@ (800072c <LTC_cmd+0x78>)
 8000704:	f002 fac8 	bl	8002c98 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8000708:	2301      	movs	r3, #1
 800070a:	2201      	movs	r2, #1
 800070c:	4908      	ldr	r1, [pc, #32]	@ (8000730 <LTC_cmd+0x7c>)
 800070e:	4809      	ldr	r0, [pc, #36]	@ (8000734 <LTC_cmd+0x80>)
 8000710:	f004 f9ad 	bl	8004a6e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8000714:	2301      	movs	r3, #1
 8000716:	2201      	movs	r2, #1
 8000718:	4905      	ldr	r1, [pc, #20]	@ (8000730 <LTC_cmd+0x7c>)
 800071a:	4806      	ldr	r0, [pc, #24]	@ (8000734 <LTC_cmd+0x80>)
 800071c:	f004 f9a7 	bl	8004a6e <HAL_SPI_Transmit>

}
 8000720:	bf00      	nop
 8000722:	3708      	adds	r7, #8
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	200001f0 	.word	0x200001f0
 800072c:	40020000 	.word	0x40020000
 8000730:	200001fe 	.word	0x200001fe
 8000734:	20000314 	.word	0x20000314

08000738 <LTC_readout>:

void LTC_readout(uint8_t reg, uint8_t *data)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
 800073e:	4603      	mov	r3, r0
 8000740:	6039      	str	r1, [r7, #0]
 8000742:	71fb      	strb	r3, [r7, #7]
	//if(reg == LTC_temp){
		uint8_t RDICT[4];
		uint16_t temp_pec;

		wakeup_idle();
 8000744:	f7ff ff0a 	bl	800055c <wakeup_idle>


		RDICT[0] = 0x80;
 8000748:	2380      	movs	r3, #128	@ 0x80
 800074a:	723b      	strb	r3, [r7, #8]
		temp_pec = pec15_calc(2, RDICT);
 800074c:	f107 0308 	add.w	r3, r7, #8
 8000750:	4619      	mov	r1, r3
 8000752:	2002      	movs	r0, #2
 8000754:	f000 f824 	bl	80007a0 <pec15_calc>
 8000758:	4603      	mov	r3, r0
 800075a:	81fb      	strh	r3, [r7, #14]
		RDICT[2] = (uint8_t)(temp_pec >> 8);
 800075c:	89fb      	ldrh	r3, [r7, #14]
 800075e:	0a1b      	lsrs	r3, r3, #8
 8000760:	b29b      	uxth	r3, r3
 8000762:	b2db      	uxtb	r3, r3
 8000764:	72bb      	strb	r3, [r7, #10]
		RDICT[3] = (uint8_t)(temp_pec);
 8000766:	89fb      	ldrh	r3, [r7, #14]
 8000768:	b2db      	uxtb	r3, r3
 800076a:	72fb      	strb	r3, [r7, #11]
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800076c:	2200      	movs	r2, #0
 800076e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000772:	480a      	ldr	r0, [pc, #40]	@ (800079c <LTC_readout+0x64>)
 8000774:	f002 fa90 	bl	8002c98 <HAL_GPIO_WritePin>
		spi_write_read(RDICT, 4, &data[0], 8);
 8000778:	f107 0008 	add.w	r0, r7, #8
 800077c:	2308      	movs	r3, #8
 800077e:	683a      	ldr	r2, [r7, #0]
 8000780:	2104      	movs	r1, #4
 8000782:	f7ff fea9 	bl	80004d8 <spi_write_read>
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8000786:	2201      	movs	r2, #1
 8000788:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800078c:	4803      	ldr	r0, [pc, #12]	@ (800079c <LTC_readout+0x64>)
 800078e:	f002 fa83 	bl	8002c98 <HAL_GPIO_WritePin>
	//}
}
 8000792:	bf00      	nop
 8000794:	3710      	adds	r7, #16
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	40020000 	.word	0x40020000

080007a0 <pec15_calc>:

/*________________________________________________________________________________________________________*/
//char *data uint8_t *data , uint8_t len
uint16_t pec15_calc(uint8_t len, uint8_t *data)
 {
 80007a0:	b480      	push	{r7}
 80007a2:	b087      	sub	sp, #28
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	6039      	str	r1, [r7, #0]
 80007aa:	71fb      	strb	r3, [r7, #7]
 uint16_t remainder, address;

 remainder = 16;//PEC seed
 80007ac:	2310      	movs	r3, #16
 80007ae:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 80007b0:	2300      	movs	r3, #0
 80007b2:	613b      	str	r3, [r7, #16]
 80007b4:	e017      	b.n	80007e6 <pec15_calc+0x46>
 {
 address = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 80007b6:	8afb      	ldrh	r3, [r7, #22]
 80007b8:	09db      	lsrs	r3, r3, #7
 80007ba:	b29b      	uxth	r3, r3
 80007bc:	693a      	ldr	r2, [r7, #16]
 80007be:	6839      	ldr	r1, [r7, #0]
 80007c0:	440a      	add	r2, r1
 80007c2:	7812      	ldrb	r2, [r2, #0]
 80007c4:	4053      	eors	r3, r2
 80007c6:	b29b      	uxth	r3, r3
 80007c8:	b2db      	uxtb	r3, r3
 80007ca:	81fb      	strh	r3, [r7, #14]
 remainder = (remainder << 8 ) ^ pec15Table[address];
 80007cc:	8afb      	ldrh	r3, [r7, #22]
 80007ce:	021b      	lsls	r3, r3, #8
 80007d0:	b29a      	uxth	r2, r3
 80007d2:	89fb      	ldrh	r3, [r7, #14]
 80007d4:	490a      	ldr	r1, [pc, #40]	@ (8000800 <pec15_calc+0x60>)
 80007d6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80007da:	b29b      	uxth	r3, r3
 80007dc:	4053      	eors	r3, r2
 80007de:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 80007e0:	693b      	ldr	r3, [r7, #16]
 80007e2:	3301      	adds	r3, #1
 80007e4:	613b      	str	r3, [r7, #16]
 80007e6:	79fb      	ldrb	r3, [r7, #7]
 80007e8:	693a      	ldr	r2, [r7, #16]
 80007ea:	429a      	cmp	r2, r3
 80007ec:	dbe3      	blt.n	80007b6 <pec15_calc+0x16>
 }
 return (remainder*2);//The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
 80007ee:	8afb      	ldrh	r3, [r7, #22]
 80007f0:	005b      	lsls	r3, r3, #1
 80007f2:	b29b      	uxth	r3, r3
 }
 80007f4:	4618      	mov	r0, r3
 80007f6:	371c      	adds	r7, #28
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bc80      	pop	{r7}
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	08009cac 	.word	0x08009cac

08000804 <TSAC_control>:
uint8_t LED_RD_state = 0;

config_watch = 1;
/*Functions*/

void TSAC_control(){
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0

	CAN_transceive(&hcan1, &CAN1_exe, TxData);
 8000808:	4a05      	ldr	r2, [pc, #20]	@ (8000820 <TSAC_control+0x1c>)
 800080a:	4906      	ldr	r1, [pc, #24]	@ (8000824 <TSAC_control+0x20>)
 800080c:	4806      	ldr	r0, [pc, #24]	@ (8000828 <TSAC_control+0x24>)
 800080e:	f000 f927 	bl	8000a60 <CAN_transceive>

	Slave_control(config_watch);
 8000812:	4b06      	ldr	r3, [pc, #24]	@ (800082c <TSAC_control+0x28>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4618      	mov	r0, r3
 8000818:	f7ff fe7e 	bl	8000518 <Slave_control>
}
 800081c:	bf00      	nop
 800081e:	bd80      	pop	{r7, pc}
 8000820:	200002ac 	.word	0x200002ac
 8000824:	200002b8 	.word	0x200002b8
 8000828:	200002bc 	.word	0x200002bc
 800082c:	20000004 	.word	0x20000004

08000830 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b084      	sub	sp, #16
 8000834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000836:	463b      	mov	r3, r7
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
 800083c:	605a      	str	r2, [r3, #4]
 800083e:	609a      	str	r2, [r3, #8]
 8000840:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000842:	4b21      	ldr	r3, [pc, #132]	@ (80008c8 <MX_ADC1_Init+0x98>)
 8000844:	4a21      	ldr	r2, [pc, #132]	@ (80008cc <MX_ADC1_Init+0x9c>)
 8000846:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000848:	4b1f      	ldr	r3, [pc, #124]	@ (80008c8 <MX_ADC1_Init+0x98>)
 800084a:	2200      	movs	r2, #0
 800084c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800084e:	4b1e      	ldr	r3, [pc, #120]	@ (80008c8 <MX_ADC1_Init+0x98>)
 8000850:	2200      	movs	r2, #0
 8000852:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000854:	4b1c      	ldr	r3, [pc, #112]	@ (80008c8 <MX_ADC1_Init+0x98>)
 8000856:	2200      	movs	r2, #0
 8000858:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800085a:	4b1b      	ldr	r3, [pc, #108]	@ (80008c8 <MX_ADC1_Init+0x98>)
 800085c:	2200      	movs	r2, #0
 800085e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000860:	4b19      	ldr	r3, [pc, #100]	@ (80008c8 <MX_ADC1_Init+0x98>)
 8000862:	2200      	movs	r2, #0
 8000864:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000868:	4b17      	ldr	r3, [pc, #92]	@ (80008c8 <MX_ADC1_Init+0x98>)
 800086a:	2200      	movs	r2, #0
 800086c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800086e:	4b16      	ldr	r3, [pc, #88]	@ (80008c8 <MX_ADC1_Init+0x98>)
 8000870:	4a17      	ldr	r2, [pc, #92]	@ (80008d0 <MX_ADC1_Init+0xa0>)
 8000872:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000874:	4b14      	ldr	r3, [pc, #80]	@ (80008c8 <MX_ADC1_Init+0x98>)
 8000876:	2200      	movs	r2, #0
 8000878:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800087a:	4b13      	ldr	r3, [pc, #76]	@ (80008c8 <MX_ADC1_Init+0x98>)
 800087c:	2201      	movs	r2, #1
 800087e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000880:	4b11      	ldr	r3, [pc, #68]	@ (80008c8 <MX_ADC1_Init+0x98>)
 8000882:	2200      	movs	r2, #0
 8000884:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000888:	4b0f      	ldr	r3, [pc, #60]	@ (80008c8 <MX_ADC1_Init+0x98>)
 800088a:	2201      	movs	r2, #1
 800088c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800088e:	480e      	ldr	r0, [pc, #56]	@ (80008c8 <MX_ADC1_Init+0x98>)
 8000890:	f000 ff78 	bl	8001784 <HAL_ADC_Init>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800089a:	f000 fc0f 	bl	80010bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800089e:	230a      	movs	r3, #10
 80008a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80008a2:	2301      	movs	r3, #1
 80008a4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80008a6:	2300      	movs	r3, #0
 80008a8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008aa:	463b      	mov	r3, r7
 80008ac:	4619      	mov	r1, r3
 80008ae:	4806      	ldr	r0, [pc, #24]	@ (80008c8 <MX_ADC1_Init+0x98>)
 80008b0:	f000 ffac 	bl	800180c <HAL_ADC_ConfigChannel>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80008ba:	f000 fbff 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008be:	bf00      	nop
 80008c0:	3710      	adds	r7, #16
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	20000204 	.word	0x20000204
 80008cc:	40012000 	.word	0x40012000
 80008d0:	0f000001 	.word	0x0f000001

080008d4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b084      	sub	sp, #16
 80008d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008da:	463b      	mov	r3, r7
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]
 80008e2:	609a      	str	r2, [r3, #8]
 80008e4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80008e6:	4b21      	ldr	r3, [pc, #132]	@ (800096c <MX_ADC2_Init+0x98>)
 80008e8:	4a21      	ldr	r2, [pc, #132]	@ (8000970 <MX_ADC2_Init+0x9c>)
 80008ea:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80008ec:	4b1f      	ldr	r3, [pc, #124]	@ (800096c <MX_ADC2_Init+0x98>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80008f2:	4b1e      	ldr	r3, [pc, #120]	@ (800096c <MX_ADC2_Init+0x98>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80008f8:	4b1c      	ldr	r3, [pc, #112]	@ (800096c <MX_ADC2_Init+0x98>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80008fe:	4b1b      	ldr	r3, [pc, #108]	@ (800096c <MX_ADC2_Init+0x98>)
 8000900:	2200      	movs	r2, #0
 8000902:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000904:	4b19      	ldr	r3, [pc, #100]	@ (800096c <MX_ADC2_Init+0x98>)
 8000906:	2200      	movs	r2, #0
 8000908:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800090c:	4b17      	ldr	r3, [pc, #92]	@ (800096c <MX_ADC2_Init+0x98>)
 800090e:	2200      	movs	r2, #0
 8000910:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000912:	4b16      	ldr	r3, [pc, #88]	@ (800096c <MX_ADC2_Init+0x98>)
 8000914:	4a17      	ldr	r2, [pc, #92]	@ (8000974 <MX_ADC2_Init+0xa0>)
 8000916:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000918:	4b14      	ldr	r3, [pc, #80]	@ (800096c <MX_ADC2_Init+0x98>)
 800091a:	2200      	movs	r2, #0
 800091c:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800091e:	4b13      	ldr	r3, [pc, #76]	@ (800096c <MX_ADC2_Init+0x98>)
 8000920:	2201      	movs	r2, #1
 8000922:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000924:	4b11      	ldr	r3, [pc, #68]	@ (800096c <MX_ADC2_Init+0x98>)
 8000926:	2200      	movs	r2, #0
 8000928:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800092c:	4b0f      	ldr	r3, [pc, #60]	@ (800096c <MX_ADC2_Init+0x98>)
 800092e:	2201      	movs	r2, #1
 8000930:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000932:	480e      	ldr	r0, [pc, #56]	@ (800096c <MX_ADC2_Init+0x98>)
 8000934:	f000 ff26 	bl	8001784 <HAL_ADC_Init>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 800093e:	f000 fbbd 	bl	80010bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000942:	230b      	movs	r3, #11
 8000944:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000946:	2301      	movs	r3, #1
 8000948:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800094a:	2300      	movs	r3, #0
 800094c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800094e:	463b      	mov	r3, r7
 8000950:	4619      	mov	r1, r3
 8000952:	4806      	ldr	r0, [pc, #24]	@ (800096c <MX_ADC2_Init+0x98>)
 8000954:	f000 ff5a 	bl	800180c <HAL_ADC_ConfigChannel>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 800095e:	f000 fbad 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000962:	bf00      	nop
 8000964:	3710      	adds	r7, #16
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	2000024c 	.word	0x2000024c
 8000970:	40012100 	.word	0x40012100
 8000974:	0f000001 	.word	0x0f000001

08000978 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b08c      	sub	sp, #48	@ 0x30
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000980:	f107 031c 	add.w	r3, r7, #28
 8000984:	2200      	movs	r2, #0
 8000986:	601a      	str	r2, [r3, #0]
 8000988:	605a      	str	r2, [r3, #4]
 800098a:	609a      	str	r2, [r3, #8]
 800098c:	60da      	str	r2, [r3, #12]
 800098e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a2e      	ldr	r2, [pc, #184]	@ (8000a50 <HAL_ADC_MspInit+0xd8>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d128      	bne.n	80009ec <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	61bb      	str	r3, [r7, #24]
 800099e:	4b2d      	ldr	r3, [pc, #180]	@ (8000a54 <HAL_ADC_MspInit+0xdc>)
 80009a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009a2:	4a2c      	ldr	r2, [pc, #176]	@ (8000a54 <HAL_ADC_MspInit+0xdc>)
 80009a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80009aa:	4b2a      	ldr	r3, [pc, #168]	@ (8000a54 <HAL_ADC_MspInit+0xdc>)
 80009ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80009b2:	61bb      	str	r3, [r7, #24]
 80009b4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	617b      	str	r3, [r7, #20]
 80009ba:	4b26      	ldr	r3, [pc, #152]	@ (8000a54 <HAL_ADC_MspInit+0xdc>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009be:	4a25      	ldr	r2, [pc, #148]	@ (8000a54 <HAL_ADC_MspInit+0xdc>)
 80009c0:	f043 0304 	orr.w	r3, r3, #4
 80009c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c6:	4b23      	ldr	r3, [pc, #140]	@ (8000a54 <HAL_ADC_MspInit+0xdc>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ca:	f003 0304 	and.w	r3, r3, #4
 80009ce:	617b      	str	r3, [r7, #20]
 80009d0:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80009d2:	2301      	movs	r3, #1
 80009d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009d6:	2303      	movs	r3, #3
 80009d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009da:	2300      	movs	r3, #0
 80009dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009de:	f107 031c 	add.w	r3, r7, #28
 80009e2:	4619      	mov	r1, r3
 80009e4:	481c      	ldr	r0, [pc, #112]	@ (8000a58 <HAL_ADC_MspInit+0xe0>)
 80009e6:	f001 ffb9 	bl	800295c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80009ea:	e02c      	b.n	8000a46 <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a1a      	ldr	r2, [pc, #104]	@ (8000a5c <HAL_ADC_MspInit+0xe4>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d127      	bne.n	8000a46 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	613b      	str	r3, [r7, #16]
 80009fa:	4b16      	ldr	r3, [pc, #88]	@ (8000a54 <HAL_ADC_MspInit+0xdc>)
 80009fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009fe:	4a15      	ldr	r2, [pc, #84]	@ (8000a54 <HAL_ADC_MspInit+0xdc>)
 8000a00:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a04:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a06:	4b13      	ldr	r3, [pc, #76]	@ (8000a54 <HAL_ADC_MspInit+0xdc>)
 8000a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000a0e:	613b      	str	r3, [r7, #16]
 8000a10:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a12:	2300      	movs	r3, #0
 8000a14:	60fb      	str	r3, [r7, #12]
 8000a16:	4b0f      	ldr	r3, [pc, #60]	@ (8000a54 <HAL_ADC_MspInit+0xdc>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	4a0e      	ldr	r2, [pc, #56]	@ (8000a54 <HAL_ADC_MspInit+0xdc>)
 8000a1c:	f043 0304 	orr.w	r3, r3, #4
 8000a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a22:	4b0c      	ldr	r3, [pc, #48]	@ (8000a54 <HAL_ADC_MspInit+0xdc>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a26:	f003 0304 	and.w	r3, r3, #4
 8000a2a:	60fb      	str	r3, [r7, #12]
 8000a2c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000a2e:	2302      	movs	r3, #2
 8000a30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a32:	2303      	movs	r3, #3
 8000a34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a36:	2300      	movs	r3, #0
 8000a38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a3a:	f107 031c 	add.w	r3, r7, #28
 8000a3e:	4619      	mov	r1, r3
 8000a40:	4805      	ldr	r0, [pc, #20]	@ (8000a58 <HAL_ADC_MspInit+0xe0>)
 8000a42:	f001 ff8b 	bl	800295c <HAL_GPIO_Init>
}
 8000a46:	bf00      	nop
 8000a48:	3730      	adds	r7, #48	@ 0x30
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	40012000 	.word	0x40012000
 8000a54:	40023800 	.word	0x40023800
 8000a58:	40020800 	.word	0x40020800
 8000a5c:	40012100 	.word	0x40012100

08000a60 <CAN_transceive>:
extern uint8_t tim2_100ms = 0;
extern uint8_t tim2_1ms = 0;


/* Functions*/
void CAN_transceive(CAN_HandleTypeDef *hcan, uint8_t *can_exe_flag, uint8_t *TxData){
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b084      	sub	sp, #16
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	60f8      	str	r0, [r7, #12]
 8000a68:	60b9      	str	r1, [r7, #8]
 8000a6a:	607a      	str	r2, [r7, #4]
	if(*can_exe_flag == 0){
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d10c      	bne.n	8000a8e <CAN_transceive+0x2e>
		HAL_CAN_Start(hcan);
 8000a74:	68f8      	ldr	r0, [r7, #12]
 8000a76:	f001 facb 	bl	8002010 <HAL_CAN_Start>
		HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000a7a:	2102      	movs	r1, #2
 8000a7c:	68f8      	ldr	r0, [r7, #12]
 8000a7e:	f001 fc0e 	bl	800229e <HAL_CAN_ActivateNotification>

		(*can_exe_flag)++;
 8000a82:	68bb      	ldr	r3, [r7, #8]
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	3301      	adds	r3, #1
 8000a88:	b2da      	uxtb	r2, r3
 8000a8a:	68bb      	ldr	r3, [r7, #8]
 8000a8c:	701a      	strb	r2, [r3, #0]
	}

	/*________________________________________________________________________________________________________*/

	TxData[0] = LED_GN_state;
 8000a8e:	4b2a      	ldr	r3, [pc, #168]	@ (8000b38 <CAN_transceive+0xd8>)
 8000a90:	781a      	ldrb	r2, [r3, #0]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	701a      	strb	r2, [r3, #0]
	TxData[1] = LED_YW_state;
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	3301      	adds	r3, #1
 8000a9a:	4a28      	ldr	r2, [pc, #160]	@ (8000b3c <CAN_transceive+0xdc>)
 8000a9c:	7812      	ldrb	r2, [r2, #0]
 8000a9e:	701a      	strb	r2, [r3, #0]
	TxData[2] = LED_RD_state;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	3302      	adds	r3, #2
 8000aa4:	4a26      	ldr	r2, [pc, #152]	@ (8000b40 <CAN_transceive+0xe0>)
 8000aa6:	7812      	ldrb	r2, [r2, #0]
 8000aa8:	701a      	strb	r2, [r3, #0]
	TxData[3] = 0xCD;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	3303      	adds	r3, #3
 8000aae:	22cd      	movs	r2, #205	@ 0xcd
 8000ab0:	701a      	strb	r2, [r3, #0]
	TxData[4] = 0xAB;
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	3304      	adds	r3, #4
 8000ab6:	22ab      	movs	r2, #171	@ 0xab
 8000ab8:	701a      	strb	r2, [r3, #0]
	TxData[5] = 0xCD;
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	3305      	adds	r3, #5
 8000abe:	22cd      	movs	r2, #205	@ 0xcd
 8000ac0:	701a      	strb	r2, [r3, #0]
	TxData[6] = 0xAB;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	3306      	adds	r3, #6
 8000ac6:	22ab      	movs	r2, #171	@ 0xab
 8000ac8:	701a      	strb	r2, [r3, #0]
	TxData[7] = 0xCD;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	3307      	adds	r3, #7
 8000ace:	22cd      	movs	r2, #205	@ 0xcd
 8000ad0:	701a      	strb	r2, [r3, #0]

	if(hcan == &hcan1){
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	4a1b      	ldr	r2, [pc, #108]	@ (8000b44 <CAN_transceive+0xe4>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d10c      	bne.n	8000af4 <CAN_transceive+0x94>
			TxHeader.DLC = 8; // Data length
 8000ada:	4b1b      	ldr	r3, [pc, #108]	@ (8000b48 <CAN_transceive+0xe8>)
 8000adc:	2208      	movs	r2, #8
 8000ade:	611a      	str	r2, [r3, #16]
			TxHeader.IDE = CAN_ID_STD; // Standard-ID (11-bit)
 8000ae0:	4b19      	ldr	r3, [pc, #100]	@ (8000b48 <CAN_transceive+0xe8>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	609a      	str	r2, [r3, #8]
			TxHeader.RTR = CAN_RTR_DATA;
 8000ae6:	4b18      	ldr	r3, [pc, #96]	@ (8000b48 <CAN_transceive+0xe8>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	60da      	str	r2, [r3, #12]
			TxHeader.StdId = 0x200; // ID
 8000aec:	4b16      	ldr	r3, [pc, #88]	@ (8000b48 <CAN_transceive+0xe8>)
 8000aee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000af2:	601a      	str	r2, [r3, #0]
		}
	if(hcan == &hcan2){
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	4a15      	ldr	r2, [pc, #84]	@ (8000b4c <CAN_transceive+0xec>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d10c      	bne.n	8000b16 <CAN_transceive+0xb6>
			TxHeader.DLC = 2; // Data length
 8000afc:	4b12      	ldr	r3, [pc, #72]	@ (8000b48 <CAN_transceive+0xe8>)
 8000afe:	2202      	movs	r2, #2
 8000b00:	611a      	str	r2, [r3, #16]
			TxHeader.IDE = CAN_ID_STD; // Standard-ID (11-bit)
 8000b02:	4b11      	ldr	r3, [pc, #68]	@ (8000b48 <CAN_transceive+0xe8>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	609a      	str	r2, [r3, #8]
			TxHeader.RTR = CAN_RTR_DATA;
 8000b08:	4b0f      	ldr	r3, [pc, #60]	@ (8000b48 <CAN_transceive+0xe8>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	60da      	str	r2, [r3, #12]
			TxHeader.StdId = 0x200; // ID
 8000b0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b48 <CAN_transceive+0xe8>)
 8000b10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b14:	601a      	str	r2, [r3, #0]
		}

	/*________________________________________________________________________________________________________*/
	if(HAL_CAN_AddTxMessage(hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000b16:	4b0e      	ldr	r3, [pc, #56]	@ (8000b50 <CAN_transceive+0xf0>)
 8000b18:	687a      	ldr	r2, [r7, #4]
 8000b1a:	490b      	ldr	r1, [pc, #44]	@ (8000b48 <CAN_transceive+0xe8>)
 8000b1c:	68f8      	ldr	r0, [r7, #12]
 8000b1e:	f001 fabb 	bl	8002098 <HAL_CAN_AddTxMessage>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d002      	beq.n	8000b2e <CAN_transceive+0xce>
	    BMS_state = 1; //Enter Error_state
 8000b28:	4b0a      	ldr	r3, [pc, #40]	@ (8000b54 <CAN_transceive+0xf4>)
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	701a      	strb	r2, [r3, #0]
		//Error_Handler();
	}
}
 8000b2e:	bf00      	nop
 8000b30:	3710      	adds	r7, #16
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	20000201 	.word	0x20000201
 8000b3c:	20000202 	.word	0x20000202
 8000b40:	20000203 	.word	0x20000203
 8000b44:	200002bc 	.word	0x200002bc
 8000b48:	20000294 	.word	0x20000294
 8000b4c:	200002e4 	.word	0x200002e4
 8000b50:	200002b4 	.word	0x200002b4
 8000b54:	20000310 	.word	0x20000310

08000b58 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b68:	d131      	bne.n	8000bce <HAL_TIM_PeriodElapsedCallback+0x76>
        // 200 ms-Zyklus
        if (tim2_100ms >= 100) {
 8000b6a:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	2b63      	cmp	r3, #99	@ 0x63
 8000b70:	d921      	bls.n	8000bb6 <HAL_TIM_PeriodElapsedCallback+0x5e>
            if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) > 0) {
 8000b72:	481a      	ldr	r0, [pc, #104]	@ (8000bdc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000b74:	f001 fb5f 	bl	8002236 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d018      	beq.n	8000bb0 <HAL_TIM_PeriodElapsedCallback+0x58>
                if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 8000b7e:	4b18      	ldr	r3, [pc, #96]	@ (8000be0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000b80:	4a18      	ldr	r2, [pc, #96]	@ (8000be4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000b82:	4919      	ldr	r1, [pc, #100]	@ (8000be8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000b84:	4815      	ldr	r0, [pc, #84]	@ (8000bdc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000b86:	f001 fa87 	bl	8002098 <HAL_CAN_AddTxMessage>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d004      	beq.n	8000b9a <HAL_TIM_PeriodElapsedCallback+0x42>
                    BMS_state = 1;
 8000b90:	4b16      	ldr	r3, [pc, #88]	@ (8000bec <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000b92:	2201      	movs	r2, #1
 8000b94:	701a      	strb	r2, [r3, #0]
                    Error_Handler();
 8000b96:	f000 fa91 	bl	80010bc <Error_Handler>

                }
                HAL_GPIO_TogglePin(GPIOC, LED_GN_Pin);
 8000b9a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b9e:	4814      	ldr	r0, [pc, #80]	@ (8000bf0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000ba0:	f002 f892 	bl	8002cc8 <HAL_GPIO_TogglePin>
                LED_GN_state++;
 8000ba4:	4b13      	ldr	r3, [pc, #76]	@ (8000bf4 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	3301      	adds	r3, #1
 8000baa:	b2da      	uxtb	r2, r3
 8000bac:	4b11      	ldr	r3, [pc, #68]	@ (8000bf4 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000bae:	701a      	strb	r2, [r3, #0]
            }
            tim2_100ms = 0;
 8000bb0:	4b09      	ldr	r3, [pc, #36]	@ (8000bd8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	701a      	strb	r2, [r3, #0]
        }

        tim2_100ms++;
 8000bb6:	4b08      	ldr	r3, [pc, #32]	@ (8000bd8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	3301      	adds	r3, #1
 8000bbc:	b2da      	uxtb	r2, r3
 8000bbe:	4b06      	ldr	r3, [pc, #24]	@ (8000bd8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000bc0:	701a      	strb	r2, [r3, #0]
        tim2_1ms++;
 8000bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8000bf8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	3301      	adds	r3, #1
 8000bc8:	b2da      	uxtb	r2, r3
 8000bca:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000bcc:	701a      	strb	r2, [r3, #0]
    }
}
 8000bce:	bf00      	nop
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	200002b9 	.word	0x200002b9
 8000bdc:	200002bc 	.word	0x200002bc
 8000be0:	200002b4 	.word	0x200002b4
 8000be4:	200002ac 	.word	0x200002ac
 8000be8:	20000294 	.word	0x20000294
 8000bec:	20000310 	.word	0x20000310
 8000bf0:	40020800 	.word	0x40020800
 8000bf4:	20000201 	.word	0x20000201
 8000bf8:	200002ba 	.word	0x200002ba

08000bfc <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b08a      	sub	sp, #40	@ 0x28
 8000c00:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000c02:	4b26      	ldr	r3, [pc, #152]	@ (8000c9c <MX_CAN1_Init+0xa0>)
 8000c04:	4a26      	ldr	r2, [pc, #152]	@ (8000ca0 <MX_CAN1_Init+0xa4>)
 8000c06:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8000c08:	4b24      	ldr	r3, [pc, #144]	@ (8000c9c <MX_CAN1_Init+0xa0>)
 8000c0a:	2203      	movs	r2, #3
 8000c0c:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000c0e:	4b23      	ldr	r3, [pc, #140]	@ (8000c9c <MX_CAN1_Init+0xa0>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000c14:	4b21      	ldr	r3, [pc, #132]	@ (8000c9c <MX_CAN1_Init+0xa0>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000c1a:	4b20      	ldr	r3, [pc, #128]	@ (8000c9c <MX_CAN1_Init+0xa0>)
 8000c1c:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8000c20:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000c22:	4b1e      	ldr	r3, [pc, #120]	@ (8000c9c <MX_CAN1_Init+0xa0>)
 8000c24:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000c28:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000c2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000c9c <MX_CAN1_Init+0xa0>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000c30:	4b1a      	ldr	r3, [pc, #104]	@ (8000c9c <MX_CAN1_Init+0xa0>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000c36:	4b19      	ldr	r3, [pc, #100]	@ (8000c9c <MX_CAN1_Init+0xa0>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000c3c:	4b17      	ldr	r3, [pc, #92]	@ (8000c9c <MX_CAN1_Init+0xa0>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000c42:	4b16      	ldr	r3, [pc, #88]	@ (8000c9c <MX_CAN1_Init+0xa0>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000c48:	4b14      	ldr	r3, [pc, #80]	@ (8000c9c <MX_CAN1_Init+0xa0>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000c4e:	4813      	ldr	r0, [pc, #76]	@ (8000c9c <MX_CAN1_Init+0xa0>)
 8000c50:	f001 f802 	bl	8001c58 <HAL_CAN_Init>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8000c5a:	f000 fa2f 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  CAN_FilterTypeDef canfilterconfig1;

  canfilterconfig1.FilterActivation = CAN_FILTER_ENABLE;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	623b      	str	r3, [r7, #32]
  canfilterconfig1.FilterBank = 0;  // which filter bank to use from the assigned ones
 8000c62:	2300      	movs	r3, #0
 8000c64:	617b      	str	r3, [r7, #20]
  canfilterconfig1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000c66:	2300      	movs	r3, #0
 8000c68:	613b      	str	r3, [r7, #16]
  canfilterconfig1.FilterIdHigh = 0x500<<5;
 8000c6a:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000c6e:	603b      	str	r3, [r7, #0]
  canfilterconfig1.FilterIdLow = 0;
 8000c70:	2300      	movs	r3, #0
 8000c72:	607b      	str	r3, [r7, #4]
  canfilterconfig1.FilterMaskIdHigh = 0x7FF<<5;
 8000c74:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000c78:	60bb      	str	r3, [r7, #8]
  canfilterconfig1.FilterMaskIdLow = 0x0000;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	60fb      	str	r3, [r7, #12]
  canfilterconfig1.FilterMode = CAN_FILTERMODE_IDMASK;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	61bb      	str	r3, [r7, #24]
  canfilterconfig1.FilterScale = CAN_FILTERSCALE_32BIT;
 8000c82:	2301      	movs	r3, #1
 8000c84:	61fb      	str	r3, [r7, #28]
  canfilterconfig1.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8000c86:	230e      	movs	r3, #14
 8000c88:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig1);
 8000c8a:	463b      	mov	r3, r7
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4803      	ldr	r0, [pc, #12]	@ (8000c9c <MX_CAN1_Init+0xa0>)
 8000c90:	f001 f8de 	bl	8001e50 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 8000c94:	bf00      	nop
 8000c96:	3728      	adds	r7, #40	@ 0x28
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	200002bc 	.word	0x200002bc
 8000ca0:	40006400 	.word	0x40006400

08000ca4 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000ca8:	4b16      	ldr	r3, [pc, #88]	@ (8000d04 <MX_CAN2_Init+0x60>)
 8000caa:	4a17      	ldr	r2, [pc, #92]	@ (8000d08 <MX_CAN2_Init+0x64>)
 8000cac:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8000cae:	4b15      	ldr	r3, [pc, #84]	@ (8000d04 <MX_CAN2_Init+0x60>)
 8000cb0:	2210      	movs	r2, #16
 8000cb2:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000cb4:	4b13      	ldr	r3, [pc, #76]	@ (8000d04 <MX_CAN2_Init+0x60>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000cba:	4b12      	ldr	r3, [pc, #72]	@ (8000d04 <MX_CAN2_Init+0x60>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000cc0:	4b10      	ldr	r3, [pc, #64]	@ (8000d04 <MX_CAN2_Init+0x60>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8000d04 <MX_CAN2_Init+0x60>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000ccc:	4b0d      	ldr	r3, [pc, #52]	@ (8000d04 <MX_CAN2_Init+0x60>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8000d04 <MX_CAN2_Init+0x60>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8000d04 <MX_CAN2_Init+0x60>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000cde:	4b09      	ldr	r3, [pc, #36]	@ (8000d04 <MX_CAN2_Init+0x60>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000ce4:	4b07      	ldr	r3, [pc, #28]	@ (8000d04 <MX_CAN2_Init+0x60>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000cea:	4b06      	ldr	r3, [pc, #24]	@ (8000d04 <MX_CAN2_Init+0x60>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000cf0:	4804      	ldr	r0, [pc, #16]	@ (8000d04 <MX_CAN2_Init+0x60>)
 8000cf2:	f000 ffb1 	bl	8001c58 <HAL_CAN_Init>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8000cfc:	f000 f9de 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000d00:	bf00      	nop
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	200002e4 	.word	0x200002e4
 8000d08:	40006800 	.word	0x40006800

08000d0c <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b08c      	sub	sp, #48	@ 0x30
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d14:	f107 031c 	add.w	r3, r7, #28
 8000d18:	2200      	movs	r2, #0
 8000d1a:	601a      	str	r2, [r3, #0]
 8000d1c:	605a      	str	r2, [r3, #4]
 8000d1e:	609a      	str	r2, [r3, #8]
 8000d20:	60da      	str	r2, [r3, #12]
 8000d22:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a53      	ldr	r2, [pc, #332]	@ (8000e78 <HAL_CAN_MspInit+0x16c>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d146      	bne.n	8000dbc <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000d2e:	4b53      	ldr	r3, [pc, #332]	@ (8000e7c <HAL_CAN_MspInit+0x170>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	3301      	adds	r3, #1
 8000d34:	4a51      	ldr	r2, [pc, #324]	@ (8000e7c <HAL_CAN_MspInit+0x170>)
 8000d36:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000d38:	4b50      	ldr	r3, [pc, #320]	@ (8000e7c <HAL_CAN_MspInit+0x170>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	2b01      	cmp	r3, #1
 8000d3e:	d10d      	bne.n	8000d5c <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000d40:	2300      	movs	r3, #0
 8000d42:	61bb      	str	r3, [r7, #24]
 8000d44:	4b4e      	ldr	r3, [pc, #312]	@ (8000e80 <HAL_CAN_MspInit+0x174>)
 8000d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d48:	4a4d      	ldr	r2, [pc, #308]	@ (8000e80 <HAL_CAN_MspInit+0x174>)
 8000d4a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d50:	4b4b      	ldr	r3, [pc, #300]	@ (8000e80 <HAL_CAN_MspInit+0x174>)
 8000d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d58:	61bb      	str	r3, [r7, #24]
 8000d5a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	617b      	str	r3, [r7, #20]
 8000d60:	4b47      	ldr	r3, [pc, #284]	@ (8000e80 <HAL_CAN_MspInit+0x174>)
 8000d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d64:	4a46      	ldr	r2, [pc, #280]	@ (8000e80 <HAL_CAN_MspInit+0x174>)
 8000d66:	f043 0302 	orr.w	r3, r3, #2
 8000d6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d6c:	4b44      	ldr	r3, [pc, #272]	@ (8000e80 <HAL_CAN_MspInit+0x174>)
 8000d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d70:	f003 0302 	and.w	r3, r3, #2
 8000d74:	617b      	str	r3, [r7, #20]
 8000d76:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d78:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d86:	2303      	movs	r3, #3
 8000d88:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000d8a:	2309      	movs	r3, #9
 8000d8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d8e:	f107 031c 	add.w	r3, r7, #28
 8000d92:	4619      	mov	r1, r3
 8000d94:	483b      	ldr	r0, [pc, #236]	@ (8000e84 <HAL_CAN_MspInit+0x178>)
 8000d96:	f001 fde1 	bl	800295c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	2013      	movs	r0, #19
 8000da0:	f001 fda5 	bl	80028ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000da4:	2013      	movs	r0, #19
 8000da6:	f001 fdbe 	bl	8002926 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000daa:	2200      	movs	r2, #0
 8000dac:	2100      	movs	r1, #0
 8000dae:	2014      	movs	r0, #20
 8000db0:	f001 fd9d 	bl	80028ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000db4:	2014      	movs	r0, #20
 8000db6:	f001 fdb6 	bl	8002926 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8000dba:	e058      	b.n	8000e6e <HAL_CAN_MspInit+0x162>
  else if(canHandle->Instance==CAN2)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a31      	ldr	r2, [pc, #196]	@ (8000e88 <HAL_CAN_MspInit+0x17c>)
 8000dc2:	4293      	cmp	r3, r2
 8000dc4:	d153      	bne.n	8000e6e <HAL_CAN_MspInit+0x162>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	613b      	str	r3, [r7, #16]
 8000dca:	4b2d      	ldr	r3, [pc, #180]	@ (8000e80 <HAL_CAN_MspInit+0x174>)
 8000dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dce:	4a2c      	ldr	r2, [pc, #176]	@ (8000e80 <HAL_CAN_MspInit+0x174>)
 8000dd0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000dd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dd6:	4b2a      	ldr	r3, [pc, #168]	@ (8000e80 <HAL_CAN_MspInit+0x174>)
 8000dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dda:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000dde:	613b      	str	r3, [r7, #16]
 8000de0:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000de2:	4b26      	ldr	r3, [pc, #152]	@ (8000e7c <HAL_CAN_MspInit+0x170>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	3301      	adds	r3, #1
 8000de8:	4a24      	ldr	r2, [pc, #144]	@ (8000e7c <HAL_CAN_MspInit+0x170>)
 8000dea:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000dec:	4b23      	ldr	r3, [pc, #140]	@ (8000e7c <HAL_CAN_MspInit+0x170>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d10d      	bne.n	8000e10 <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000df4:	2300      	movs	r3, #0
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	4b21      	ldr	r3, [pc, #132]	@ (8000e80 <HAL_CAN_MspInit+0x174>)
 8000dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dfc:	4a20      	ldr	r2, [pc, #128]	@ (8000e80 <HAL_CAN_MspInit+0x174>)
 8000dfe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e02:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e04:	4b1e      	ldr	r3, [pc, #120]	@ (8000e80 <HAL_CAN_MspInit+0x174>)
 8000e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e0c:	60fb      	str	r3, [r7, #12]
 8000e0e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e10:	2300      	movs	r3, #0
 8000e12:	60bb      	str	r3, [r7, #8]
 8000e14:	4b1a      	ldr	r3, [pc, #104]	@ (8000e80 <HAL_CAN_MspInit+0x174>)
 8000e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e18:	4a19      	ldr	r2, [pc, #100]	@ (8000e80 <HAL_CAN_MspInit+0x174>)
 8000e1a:	f043 0302 	orr.w	r3, r3, #2
 8000e1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e20:	4b17      	ldr	r3, [pc, #92]	@ (8000e80 <HAL_CAN_MspInit+0x174>)
 8000e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e24:	f003 0302 	and.w	r3, r3, #2
 8000e28:	60bb      	str	r3, [r7, #8]
 8000e2a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000e2c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000e30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e32:	2302      	movs	r3, #2
 8000e34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8000e3e:	2309      	movs	r3, #9
 8000e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e42:	f107 031c 	add.w	r3, r7, #28
 8000e46:	4619      	mov	r1, r3
 8000e48:	480e      	ldr	r0, [pc, #56]	@ (8000e84 <HAL_CAN_MspInit+0x178>)
 8000e4a:	f001 fd87 	bl	800295c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	2100      	movs	r1, #0
 8000e52:	203f      	movs	r0, #63	@ 0x3f
 8000e54:	f001 fd4b 	bl	80028ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8000e58:	203f      	movs	r0, #63	@ 0x3f
 8000e5a:	f001 fd64 	bl	8002926 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8000e5e:	2200      	movs	r2, #0
 8000e60:	2100      	movs	r1, #0
 8000e62:	2040      	movs	r0, #64	@ 0x40
 8000e64:	f001 fd43 	bl	80028ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8000e68:	2040      	movs	r0, #64	@ 0x40
 8000e6a:	f001 fd5c 	bl	8002926 <HAL_NVIC_EnableIRQ>
}
 8000e6e:	bf00      	nop
 8000e70:	3730      	adds	r7, #48	@ 0x30
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	40006400 	.word	0x40006400
 8000e7c:	2000030c 	.word	0x2000030c
 8000e80:	40023800 	.word	0x40023800
 8000e84:	40020400 	.word	0x40020400
 8000e88:	40006800 	.word	0x40006800

08000e8c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b08a      	sub	sp, #40	@ 0x28
 8000e90:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e92:	f107 0314 	add.w	r3, r7, #20
 8000e96:	2200      	movs	r2, #0
 8000e98:	601a      	str	r2, [r3, #0]
 8000e9a:	605a      	str	r2, [r3, #4]
 8000e9c:	609a      	str	r2, [r3, #8]
 8000e9e:	60da      	str	r2, [r3, #12]
 8000ea0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	613b      	str	r3, [r7, #16]
 8000ea6:	4b32      	ldr	r3, [pc, #200]	@ (8000f70 <MX_GPIO_Init+0xe4>)
 8000ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eaa:	4a31      	ldr	r2, [pc, #196]	@ (8000f70 <MX_GPIO_Init+0xe4>)
 8000eac:	f043 0304 	orr.w	r3, r3, #4
 8000eb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eb2:	4b2f      	ldr	r3, [pc, #188]	@ (8000f70 <MX_GPIO_Init+0xe4>)
 8000eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eb6:	f003 0304 	and.w	r3, r3, #4
 8000eba:	613b      	str	r3, [r7, #16]
 8000ebc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	60fb      	str	r3, [r7, #12]
 8000ec2:	4b2b      	ldr	r3, [pc, #172]	@ (8000f70 <MX_GPIO_Init+0xe4>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec6:	4a2a      	ldr	r2, [pc, #168]	@ (8000f70 <MX_GPIO_Init+0xe4>)
 8000ec8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ecc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ece:	4b28      	ldr	r3, [pc, #160]	@ (8000f70 <MX_GPIO_Init+0xe4>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ed6:	60fb      	str	r3, [r7, #12]
 8000ed8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	60bb      	str	r3, [r7, #8]
 8000ede:	4b24      	ldr	r3, [pc, #144]	@ (8000f70 <MX_GPIO_Init+0xe4>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee2:	4a23      	ldr	r2, [pc, #140]	@ (8000f70 <MX_GPIO_Init+0xe4>)
 8000ee4:	f043 0301 	orr.w	r3, r3, #1
 8000ee8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eea:	4b21      	ldr	r3, [pc, #132]	@ (8000f70 <MX_GPIO_Init+0xe4>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	60bb      	str	r3, [r7, #8]
 8000ef4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	607b      	str	r3, [r7, #4]
 8000efa:	4b1d      	ldr	r3, [pc, #116]	@ (8000f70 <MX_GPIO_Init+0xe4>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	4a1c      	ldr	r2, [pc, #112]	@ (8000f70 <MX_GPIO_Init+0xe4>)
 8000f00:	f043 0302 	orr.w	r3, r3, #2
 8000f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f06:	4b1a      	ldr	r3, [pc, #104]	@ (8000f70 <MX_GPIO_Init+0xe4>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	f003 0302 	and.w	r3, r3, #2
 8000f0e:	607b      	str	r3, [r7, #4]
 8000f10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin|LED_YW_Pin|LED_RD_Pin, GPIO_PIN_RESET);
 8000f12:	2200      	movs	r2, #0
 8000f14:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000f18:	4816      	ldr	r0, [pc, #88]	@ (8000f74 <MX_GPIO_Init+0xe8>)
 8000f1a:	f001 febd 	bl	8002c98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f24:	4814      	ldr	r0, [pc, #80]	@ (8000f78 <MX_GPIO_Init+0xec>)
 8000f26:	f001 feb7 	bl	8002c98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_GN_Pin|LED_YW_Pin|LED_RD_Pin;
 8000f2a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000f2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f30:	2301      	movs	r3, #1
 8000f32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f34:	2300      	movs	r3, #0
 8000f36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f3c:	f107 0314 	add.w	r3, r7, #20
 8000f40:	4619      	mov	r1, r3
 8000f42:	480c      	ldr	r0, [pc, #48]	@ (8000f74 <MX_GPIO_Init+0xe8>)
 8000f44:	f001 fd0a 	bl	800295c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8000f48:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f52:	2300      	movs	r3, #0
 8000f54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f56:	2300      	movs	r3, #0
 8000f58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8000f5a:	f107 0314 	add.w	r3, r7, #20
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4805      	ldr	r0, [pc, #20]	@ (8000f78 <MX_GPIO_Init+0xec>)
 8000f62:	f001 fcfb 	bl	800295c <HAL_GPIO_Init>

}
 8000f66:	bf00      	nop
 8000f68:	3728      	adds	r7, #40	@ 0x28
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40023800 	.word	0x40023800
 8000f74:	40020800 	.word	0x40020800
 8000f78:	40020000 	.word	0x40020000

08000f7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f80:	f000 fb6e 	bl	8001660 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f84:	f000 f854 	bl	8001030 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f88:	f7ff ff80 	bl	8000e8c <MX_GPIO_Init>
  MX_TIM9_Init();
 8000f8c:	f000 fa4a 	bl	8001424 <MX_TIM9_Init>
  MX_ADC1_Init();
 8000f90:	f7ff fc4e 	bl	8000830 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000f94:	f7ff fc9e 	bl	80008d4 <MX_ADC2_Init>
  MX_CAN1_Init();
 8000f98:	f7ff fe30 	bl	8000bfc <MX_CAN1_Init>
  MX_CAN2_Init();
 8000f9c:	f7ff fe82 	bl	8000ca4 <MX_CAN2_Init>
  MX_USB_DEVICE_Init();
 8000fa0:	f008 f842 	bl	8009028 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 8000fa4:	f000 f9f2 	bl	800138c <MX_TIM2_Init>
  MX_SPI3_Init();
 8000fa8:	f000 f89e 	bl	80010e8 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);		//start Timer
 8000fac:	481d      	ldr	r0, [pc, #116]	@ (8001024 <main+0xa8>)
 8000fae:	f004 faa3 	bl	80054f8 <HAL_TIM_Base_Start_IT>
  |		2		| CAN receive failed      |	  102	  |
  |
  |___________________________________________________|
  */

  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin, GPIO_PIN_SET);
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fb8:	481b      	ldr	r0, [pc, #108]	@ (8001028 <main+0xac>)
 8000fba:	f001 fe6d 	bl	8002c98 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, LED_YW_Pin, GPIO_PIN_SET);
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000fc4:	4818      	ldr	r0, [pc, #96]	@ (8001028 <main+0xac>)
 8000fc6:	f001 fe67 	bl	8002c98 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, LED_RD_Pin, GPIO_PIN_SET);
 8000fca:	2201      	movs	r2, #1
 8000fcc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fd0:	4815      	ldr	r0, [pc, #84]	@ (8001028 <main+0xac>)
 8000fd2:	f001 fe61 	bl	8002c98 <HAL_GPIO_WritePin>

  while(BMS_state == 0)
 8000fd6:	e001      	b.n	8000fdc <main+0x60>
  {
	  TSAC_control();
 8000fd8:	f7ff fc14 	bl	8000804 <TSAC_control>
  while(BMS_state == 0)
 8000fdc:	4b13      	ldr	r3, [pc, #76]	@ (800102c <main+0xb0>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d0f8      	beq.n	8000fd8 <main+0x5c>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  if(BMS_state != 0){
 8000fe6:	4b11      	ldr	r3, [pc, #68]	@ (800102c <main+0xb0>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d005      	beq.n	8000ffc <main+0x80>
	  HAL_GPIO_WritePin(GPIOC, LED_RD_Pin, GPIO_PIN_RESET);		// Red-LED on and join the Error_state
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ff6:	480c      	ldr	r0, [pc, #48]	@ (8001028 <main+0xac>)
 8000ff8:	f001 fe4e 	bl	8002c98 <HAL_GPIO_WritePin>
  }

  if(BMS_state == 1){
 8000ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800102c <main+0xb0>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]

  }
  if(BMS_state == 2){
 8001000:	4b0a      	ldr	r3, [pc, #40]	@ (800102c <main+0xb0>)
 8001002:	781b      	ldrb	r3, [r3, #0]

    }

  if((BMS_state >> 2) == 1){
 8001004:	4b09      	ldr	r3, [pc, #36]	@ (800102c <main+0xb0>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	b2db      	uxtb	r3, r3
 800100a:	089b      	lsrs	r3, r3, #2
 800100c:	b2db      	uxtb	r3, r3
 800100e:	2b01      	cmp	r3, #1
 8001010:	d105      	bne.n	800101e <main+0xa2>
  	  HAL_GPIO_WritePin(GPIOC, LED_RD_Pin, GPIO_PIN_SET);		// Red-LED off and left the Error_state
 8001012:	2201      	movs	r2, #1
 8001014:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001018:	4803      	ldr	r0, [pc, #12]	@ (8001028 <main+0xac>)
 800101a:	f001 fe3d 	bl	8002c98 <HAL_GPIO_WritePin>
 800101e:	2300      	movs	r3, #0
    }
  /* USER CODE END 3 */
}
 8001020:	4618      	mov	r0, r3
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20000370 	.word	0x20000370
 8001028:	40020800 	.word	0x40020800
 800102c:	20000310 	.word	0x20000310

08001030 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b092      	sub	sp, #72	@ 0x48
 8001034:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001036:	f107 0318 	add.w	r3, r7, #24
 800103a:	2230      	movs	r2, #48	@ 0x30
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f008 fd78 	bl	8009b34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001044:	1d3b      	adds	r3, r7, #4
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
 800104c:	609a      	str	r2, [r3, #8]
 800104e:	60da      	str	r2, [r3, #12]
 8001050:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001052:	2301      	movs	r3, #1
 8001054:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001056:	2301      	movs	r3, #1
 8001058:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800105a:	2302      	movs	r3, #2
 800105c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800105e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001062:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001064:	2319      	movs	r3, #25
 8001066:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001068:	23c0      	movs	r3, #192	@ 0xc0
 800106a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800106c:	2302      	movs	r3, #2
 800106e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001070:	2304      	movs	r3, #4
 8001072:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001074:	f107 0318 	add.w	r3, r7, #24
 8001078:	4618      	mov	r0, r3
 800107a:	f003 f85f 	bl	800413c <HAL_RCC_OscConfig>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001084:	f000 f81a 	bl	80010bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001088:	230f      	movs	r3, #15
 800108a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800108c:	2302      	movs	r3, #2
 800108e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001090:	2300      	movs	r3, #0
 8001092:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001094:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001098:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800109a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800109e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80010a0:	1d3b      	adds	r3, r7, #4
 80010a2:	2103      	movs	r1, #3
 80010a4:	4618      	mov	r0, r3
 80010a6:	f003 fa9d 	bl	80045e4 <HAL_RCC_ClockConfig>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80010b0:	f000 f804 	bl	80010bc <Error_Handler>
  }
}
 80010b4:	bf00      	nop
 80010b6:	3748      	adds	r7, #72	@ 0x48
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c0:	b672      	cpsid	i
}
 80010c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOC, LED_RD_Pin, GPIO_PIN_RESET);		// Red-LED on and join the Error_state
 80010c4:	2200      	movs	r2, #0
 80010c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010ca:	4805      	ldr	r0, [pc, #20]	@ (80010e0 <Error_Handler+0x24>)
 80010cc:	f001 fde4 	bl	8002c98 <HAL_GPIO_WritePin>
	  Error_Handler_state = true;
 80010d0:	4b04      	ldr	r3, [pc, #16]	@ (80010e4 <Error_Handler+0x28>)
 80010d2:	2201      	movs	r2, #1
 80010d4:	701a      	strb	r2, [r3, #0]

	  TSAC_control();
 80010d6:	f7ff fb95 	bl	8000804 <TSAC_control>
  {
 80010da:	bf00      	nop
 80010dc:	e7f2      	b.n	80010c4 <Error_Handler+0x8>
 80010de:	bf00      	nop
 80010e0:	40020800 	.word	0x40020800
 80010e4:	20000311 	.word	0x20000311

080010e8 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80010ec:	4b17      	ldr	r3, [pc, #92]	@ (800114c <MX_SPI3_Init+0x64>)
 80010ee:	4a18      	ldr	r2, [pc, #96]	@ (8001150 <MX_SPI3_Init+0x68>)
 80010f0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80010f2:	4b16      	ldr	r3, [pc, #88]	@ (800114c <MX_SPI3_Init+0x64>)
 80010f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80010f8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80010fa:	4b14      	ldr	r3, [pc, #80]	@ (800114c <MX_SPI3_Init+0x64>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001100:	4b12      	ldr	r3, [pc, #72]	@ (800114c <MX_SPI3_Init+0x64>)
 8001102:	2200      	movs	r2, #0
 8001104:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001106:	4b11      	ldr	r3, [pc, #68]	@ (800114c <MX_SPI3_Init+0x64>)
 8001108:	2200      	movs	r2, #0
 800110a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800110c:	4b0f      	ldr	r3, [pc, #60]	@ (800114c <MX_SPI3_Init+0x64>)
 800110e:	2200      	movs	r2, #0
 8001110:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001112:	4b0e      	ldr	r3, [pc, #56]	@ (800114c <MX_SPI3_Init+0x64>)
 8001114:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001118:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800111a:	4b0c      	ldr	r3, [pc, #48]	@ (800114c <MX_SPI3_Init+0x64>)
 800111c:	2228      	movs	r2, #40	@ 0x28
 800111e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001120:	4b0a      	ldr	r3, [pc, #40]	@ (800114c <MX_SPI3_Init+0x64>)
 8001122:	2200      	movs	r2, #0
 8001124:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001126:	4b09      	ldr	r3, [pc, #36]	@ (800114c <MX_SPI3_Init+0x64>)
 8001128:	2200      	movs	r2, #0
 800112a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800112c:	4b07      	ldr	r3, [pc, #28]	@ (800114c <MX_SPI3_Init+0x64>)
 800112e:	2200      	movs	r2, #0
 8001130:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001132:	4b06      	ldr	r3, [pc, #24]	@ (800114c <MX_SPI3_Init+0x64>)
 8001134:	220a      	movs	r2, #10
 8001136:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001138:	4804      	ldr	r0, [pc, #16]	@ (800114c <MX_SPI3_Init+0x64>)
 800113a:	f003 fc0f 	bl	800495c <HAL_SPI_Init>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001144:	f7ff ffba 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001148:	bf00      	nop
 800114a:	bd80      	pop	{r7, pc}
 800114c:	20000314 	.word	0x20000314
 8001150:	40003c00 	.word	0x40003c00

08001154 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b08a      	sub	sp, #40	@ 0x28
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
 800116a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a19      	ldr	r2, [pc, #100]	@ (80011d8 <HAL_SPI_MspInit+0x84>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d12c      	bne.n	80011d0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001176:	2300      	movs	r3, #0
 8001178:	613b      	str	r3, [r7, #16]
 800117a:	4b18      	ldr	r3, [pc, #96]	@ (80011dc <HAL_SPI_MspInit+0x88>)
 800117c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800117e:	4a17      	ldr	r2, [pc, #92]	@ (80011dc <HAL_SPI_MspInit+0x88>)
 8001180:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001184:	6413      	str	r3, [r2, #64]	@ 0x40
 8001186:	4b15      	ldr	r3, [pc, #84]	@ (80011dc <HAL_SPI_MspInit+0x88>)
 8001188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800118a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800118e:	613b      	str	r3, [r7, #16]
 8001190:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001192:	2300      	movs	r3, #0
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	4b11      	ldr	r3, [pc, #68]	@ (80011dc <HAL_SPI_MspInit+0x88>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119a:	4a10      	ldr	r2, [pc, #64]	@ (80011dc <HAL_SPI_MspInit+0x88>)
 800119c:	f043 0304 	orr.w	r3, r3, #4
 80011a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011a2:	4b0e      	ldr	r3, [pc, #56]	@ (80011dc <HAL_SPI_MspInit+0x88>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a6:	f003 0304 	and.w	r3, r3, #4
 80011aa:	60fb      	str	r3, [r7, #12]
 80011ac:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80011ae:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80011b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b4:	2302      	movs	r3, #2
 80011b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b8:	2300      	movs	r3, #0
 80011ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011bc:	2303      	movs	r3, #3
 80011be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80011c0:	2306      	movs	r3, #6
 80011c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	4619      	mov	r1, r3
 80011ca:	4805      	ldr	r0, [pc, #20]	@ (80011e0 <HAL_SPI_MspInit+0x8c>)
 80011cc:	f001 fbc6 	bl	800295c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80011d0:	bf00      	nop
 80011d2:	3728      	adds	r7, #40	@ 0x28
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	40003c00 	.word	0x40003c00
 80011dc:	40023800 	.word	0x40023800
 80011e0:	40020800 	.word	0x40020800

080011e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ea:	2300      	movs	r3, #0
 80011ec:	607b      	str	r3, [r7, #4]
 80011ee:	4b0f      	ldr	r3, [pc, #60]	@ (800122c <HAL_MspInit+0x48>)
 80011f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011f2:	4a0e      	ldr	r2, [pc, #56]	@ (800122c <HAL_MspInit+0x48>)
 80011f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80011fa:	4b0c      	ldr	r3, [pc, #48]	@ (800122c <HAL_MspInit+0x48>)
 80011fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001202:	607b      	str	r3, [r7, #4]
 8001204:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001206:	2300      	movs	r3, #0
 8001208:	603b      	str	r3, [r7, #0]
 800120a:	4b08      	ldr	r3, [pc, #32]	@ (800122c <HAL_MspInit+0x48>)
 800120c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800120e:	4a07      	ldr	r2, [pc, #28]	@ (800122c <HAL_MspInit+0x48>)
 8001210:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001214:	6413      	str	r3, [r2, #64]	@ 0x40
 8001216:	4b05      	ldr	r3, [pc, #20]	@ (800122c <HAL_MspInit+0x48>)
 8001218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800121a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800121e:	603b      	str	r3, [r7, #0]
 8001220:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	bc80      	pop	{r7}
 800122a:	4770      	bx	lr
 800122c:	40023800 	.word	0x40023800

08001230 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001234:	bf00      	nop
 8001236:	e7fd      	b.n	8001234 <NMI_Handler+0x4>

08001238 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800123c:	bf00      	nop
 800123e:	e7fd      	b.n	800123c <HardFault_Handler+0x4>

08001240 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001244:	bf00      	nop
 8001246:	e7fd      	b.n	8001244 <MemManage_Handler+0x4>

08001248 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800124c:	bf00      	nop
 800124e:	e7fd      	b.n	800124c <BusFault_Handler+0x4>

08001250 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001254:	bf00      	nop
 8001256:	e7fd      	b.n	8001254 <UsageFault_Handler+0x4>

08001258 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr

08001264 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	bc80      	pop	{r7}
 800126e:	4770      	bx	lr

08001270 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001274:	bf00      	nop
 8001276:	46bd      	mov	sp, r7
 8001278:	bc80      	pop	{r7}
 800127a:	4770      	bx	lr

0800127c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001280:	f000 fa40 	bl	8001704 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001284:	bf00      	nop
 8001286:	bd80      	pop	{r7, pc}

08001288 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800128c:	4802      	ldr	r0, [pc, #8]	@ (8001298 <CAN1_TX_IRQHandler+0x10>)
 800128e:	f001 f82b 	bl	80022e8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001292:	bf00      	nop
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	200002bc 	.word	0x200002bc

0800129c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80012a0:	4802      	ldr	r0, [pc, #8]	@ (80012ac <CAN1_RX0_IRQHandler+0x10>)
 80012a2:	f001 f821 	bl	80022e8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	200002bc 	.word	0x200002bc

080012b0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 80012b4:	4802      	ldr	r0, [pc, #8]	@ (80012c0 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80012b6:	f004 f9e5 	bl	8005684 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	200003b8 	.word	0x200003b8

080012c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80012c8:	4802      	ldr	r0, [pc, #8]	@ (80012d4 <TIM2_IRQHandler+0x10>)
 80012ca:	f004 f9db 	bl	8005684 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000370 	.word	0x20000370

080012d8 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80012dc:	4802      	ldr	r0, [pc, #8]	@ (80012e8 <CAN2_TX_IRQHandler+0x10>)
 80012de:	f001 f803 	bl	80022e8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 80012e2:	bf00      	nop
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	200002e4 	.word	0x200002e4

080012ec <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80012f0:	4802      	ldr	r0, [pc, #8]	@ (80012fc <CAN2_RX0_IRQHandler+0x10>)
 80012f2:	f000 fff9 	bl	80022e8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	200002e4 	.word	0x200002e4

08001300 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001304:	4802      	ldr	r0, [pc, #8]	@ (8001310 <OTG_FS_IRQHandler+0x10>)
 8001306:	f001 fe29 	bl	8002f5c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800130a:	bf00      	nop
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	200010cc 	.word	0x200010cc

08001314 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800131c:	4a14      	ldr	r2, [pc, #80]	@ (8001370 <_sbrk+0x5c>)
 800131e:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <_sbrk+0x60>)
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001328:	4b13      	ldr	r3, [pc, #76]	@ (8001378 <_sbrk+0x64>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d102      	bne.n	8001336 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001330:	4b11      	ldr	r3, [pc, #68]	@ (8001378 <_sbrk+0x64>)
 8001332:	4a12      	ldr	r2, [pc, #72]	@ (800137c <_sbrk+0x68>)
 8001334:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001336:	4b10      	ldr	r3, [pc, #64]	@ (8001378 <_sbrk+0x64>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4413      	add	r3, r2
 800133e:	693a      	ldr	r2, [r7, #16]
 8001340:	429a      	cmp	r2, r3
 8001342:	d207      	bcs.n	8001354 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001344:	f008 fc0e 	bl	8009b64 <__errno>
 8001348:	4603      	mov	r3, r0
 800134a:	220c      	movs	r2, #12
 800134c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800134e:	f04f 33ff 	mov.w	r3, #4294967295
 8001352:	e009      	b.n	8001368 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001354:	4b08      	ldr	r3, [pc, #32]	@ (8001378 <_sbrk+0x64>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800135a:	4b07      	ldr	r3, [pc, #28]	@ (8001378 <_sbrk+0x64>)
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4413      	add	r3, r2
 8001362:	4a05      	ldr	r2, [pc, #20]	@ (8001378 <_sbrk+0x64>)
 8001364:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001366:	68fb      	ldr	r3, [r7, #12]
}
 8001368:	4618      	mov	r0, r3
 800136a:	3718      	adds	r7, #24
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	2000c000 	.word	0x2000c000
 8001374:	00000400 	.word	0x00000400
 8001378:	2000036c 	.word	0x2000036c
 800137c:	200016f0 	.word	0x200016f0

08001380 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001384:	bf00      	nop
 8001386:	46bd      	mov	sp, r7
 8001388:	bc80      	pop	{r7}
 800138a:	4770      	bx	lr

0800138c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim9;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b086      	sub	sp, #24
 8001390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001392:	f107 0308 	add.w	r3, r7, #8
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	609a      	str	r2, [r3, #8]
 800139e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013a0:	463b      	mov	r3, r7
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001420 <MX_TIM2_Init+0x94>)
 80013aa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013ae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 80013b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001420 <MX_TIM2_Init+0x94>)
 80013b2:	222f      	movs	r2, #47	@ 0x2f
 80013b4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001420 <MX_TIM2_Init+0x94>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 80013bc:	4b18      	ldr	r3, [pc, #96]	@ (8001420 <MX_TIM2_Init+0x94>)
 80013be:	f242 7210 	movw	r2, #10000	@ 0x2710
 80013c2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013c4:	4b16      	ldr	r3, [pc, #88]	@ (8001420 <MX_TIM2_Init+0x94>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ca:	4b15      	ldr	r3, [pc, #84]	@ (8001420 <MX_TIM2_Init+0x94>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013d0:	4813      	ldr	r0, [pc, #76]	@ (8001420 <MX_TIM2_Init+0x94>)
 80013d2:	f004 f841 	bl	8005458 <HAL_TIM_Base_Init>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80013dc:	f7ff fe6e 	bl	80010bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013e6:	f107 0308 	add.w	r3, r7, #8
 80013ea:	4619      	mov	r1, r3
 80013ec:	480c      	ldr	r0, [pc, #48]	@ (8001420 <MX_TIM2_Init+0x94>)
 80013ee:	f004 fad5 	bl	800599c <HAL_TIM_ConfigClockSource>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80013f8:	f7ff fe60 	bl	80010bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013fc:	2300      	movs	r3, #0
 80013fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001400:	2300      	movs	r3, #0
 8001402:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001404:	463b      	mov	r3, r7
 8001406:	4619      	mov	r1, r3
 8001408:	4805      	ldr	r0, [pc, #20]	@ (8001420 <MX_TIM2_Init+0x94>)
 800140a:	f004 feed 	bl	80061e8 <HAL_TIMEx_MasterConfigSynchronization>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001414:	f7ff fe52 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001418:	bf00      	nop
 800141a:	3718      	adds	r7, #24
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	20000370 	.word	0x20000370

08001424 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b08e      	sub	sp, #56	@ 0x38
 8001428:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800142a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
 8001432:	605a      	str	r2, [r3, #4]
 8001434:	609a      	str	r2, [r3, #8]
 8001436:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001438:	f107 0314 	add.w	r3, r7, #20
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	605a      	str	r2, [r3, #4]
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	60da      	str	r2, [r3, #12]
 8001446:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001448:	1d3b      	adds	r3, r7, #4
 800144a:	2200      	movs	r2, #0
 800144c:	601a      	str	r2, [r3, #0]
 800144e:	605a      	str	r2, [r3, #4]
 8001450:	609a      	str	r2, [r3, #8]
 8001452:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001454:	4b35      	ldr	r3, [pc, #212]	@ (800152c <MX_TIM9_Init+0x108>)
 8001456:	4a36      	ldr	r2, [pc, #216]	@ (8001530 <MX_TIM9_Init+0x10c>)
 8001458:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 800145a:	4b34      	ldr	r3, [pc, #208]	@ (800152c <MX_TIM9_Init+0x108>)
 800145c:	2200      	movs	r2, #0
 800145e:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001460:	4b32      	ldr	r3, [pc, #200]	@ (800152c <MX_TIM9_Init+0x108>)
 8001462:	2200      	movs	r2, #0
 8001464:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8001466:	4b31      	ldr	r3, [pc, #196]	@ (800152c <MX_TIM9_Init+0x108>)
 8001468:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800146c:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800146e:	4b2f      	ldr	r3, [pc, #188]	@ (800152c <MX_TIM9_Init+0x108>)
 8001470:	2200      	movs	r2, #0
 8001472:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001474:	4b2d      	ldr	r3, [pc, #180]	@ (800152c <MX_TIM9_Init+0x108>)
 8001476:	2200      	movs	r2, #0
 8001478:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800147a:	482c      	ldr	r0, [pc, #176]	@ (800152c <MX_TIM9_Init+0x108>)
 800147c:	f003 ffec 	bl	8005458 <HAL_TIM_Base_Init>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_TIM9_Init+0x66>
  {
    Error_Handler();
 8001486:	f7ff fe19 	bl	80010bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800148a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800148e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001490:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001494:	4619      	mov	r1, r3
 8001496:	4825      	ldr	r0, [pc, #148]	@ (800152c <MX_TIM9_Init+0x108>)
 8001498:	f004 fa80 	bl	800599c <HAL_TIM_ConfigClockSource>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_TIM9_Init+0x82>
  {
    Error_Handler();
 80014a2:	f7ff fe0b 	bl	80010bc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 80014a6:	4821      	ldr	r0, [pc, #132]	@ (800152c <MX_TIM9_Init+0x108>)
 80014a8:	f004 f894 	bl	80055d4 <HAL_TIM_IC_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_TIM9_Init+0x92>
  {
    Error_Handler();
 80014b2:	f7ff fe03 	bl	80010bc <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80014b6:	2304      	movs	r3, #4
 80014b8:	617b      	str	r3, [r7, #20]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 80014ba:	2360      	movs	r3, #96	@ 0x60
 80014bc:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80014be:	2302      	movs	r3, #2
 80014c0:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80014c2:	2300      	movs	r3, #0
 80014c4:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerFilter = 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 80014ca:	f107 0314 	add.w	r3, r7, #20
 80014ce:	4619      	mov	r1, r3
 80014d0:	4816      	ldr	r0, [pc, #88]	@ (800152c <MX_TIM9_Init+0x108>)
 80014d2:	f004 fb2a 	bl	8005b2a <HAL_TIM_SlaveConfigSynchro>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_TIM9_Init+0xbc>
  {
    Error_Handler();
 80014dc:	f7ff fdee 	bl	80010bc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80014e0:	2300      	movs	r3, #0
 80014e2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80014e4:	2302      	movs	r3, #2
 80014e6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80014e8:	2300      	movs	r3, #0
 80014ea:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80014ec:	2300      	movs	r3, #0
 80014ee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80014f0:	1d3b      	adds	r3, r7, #4
 80014f2:	2200      	movs	r2, #0
 80014f4:	4619      	mov	r1, r3
 80014f6:	480d      	ldr	r0, [pc, #52]	@ (800152c <MX_TIM9_Init+0x108>)
 80014f8:	f004 f9b4 	bl	8005864 <HAL_TIM_IC_ConfigChannel>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_TIM9_Init+0xe2>
  {
    Error_Handler();
 8001502:	f7ff fddb 	bl	80010bc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001506:	2302      	movs	r3, #2
 8001508:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800150a:	2301      	movs	r3, #1
 800150c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800150e:	1d3b      	adds	r3, r7, #4
 8001510:	2204      	movs	r2, #4
 8001512:	4619      	mov	r1, r3
 8001514:	4805      	ldr	r0, [pc, #20]	@ (800152c <MX_TIM9_Init+0x108>)
 8001516:	f004 f9a5 	bl	8005864 <HAL_TIM_IC_ConfigChannel>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_TIM9_Init+0x100>
  {
    Error_Handler();
 8001520:	f7ff fdcc 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001524:	bf00      	nop
 8001526:	3738      	adds	r7, #56	@ 0x38
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	200003b8 	.word	0x200003b8
 8001530:	40014000 	.word	0x40014000

08001534 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08a      	sub	sp, #40	@ 0x28
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153c:	f107 0314 	add.w	r3, r7, #20
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	605a      	str	r2, [r3, #4]
 8001546:	609a      	str	r2, [r3, #8]
 8001548:	60da      	str	r2, [r3, #12]
 800154a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001554:	d116      	bne.n	8001584 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
 800155a:	4b29      	ldr	r3, [pc, #164]	@ (8001600 <HAL_TIM_Base_MspInit+0xcc>)
 800155c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155e:	4a28      	ldr	r2, [pc, #160]	@ (8001600 <HAL_TIM_Base_MspInit+0xcc>)
 8001560:	f043 0301 	orr.w	r3, r3, #1
 8001564:	6413      	str	r3, [r2, #64]	@ 0x40
 8001566:	4b26      	ldr	r3, [pc, #152]	@ (8001600 <HAL_TIM_Base_MspInit+0xcc>)
 8001568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	613b      	str	r3, [r7, #16]
 8001570:	693b      	ldr	r3, [r7, #16]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001572:	2200      	movs	r2, #0
 8001574:	2100      	movs	r1, #0
 8001576:	201c      	movs	r0, #28
 8001578:	f001 f9b9 	bl	80028ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800157c:	201c      	movs	r0, #28
 800157e:	f001 f9d2 	bl	8002926 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8001582:	e038      	b.n	80015f6 <HAL_TIM_Base_MspInit+0xc2>
  else if(tim_baseHandle->Instance==TIM9)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a1e      	ldr	r2, [pc, #120]	@ (8001604 <HAL_TIM_Base_MspInit+0xd0>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d133      	bne.n	80015f6 <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	60fb      	str	r3, [r7, #12]
 8001592:	4b1b      	ldr	r3, [pc, #108]	@ (8001600 <HAL_TIM_Base_MspInit+0xcc>)
 8001594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001596:	4a1a      	ldr	r2, [pc, #104]	@ (8001600 <HAL_TIM_Base_MspInit+0xcc>)
 8001598:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800159c:	6453      	str	r3, [r2, #68]	@ 0x44
 800159e:	4b18      	ldr	r3, [pc, #96]	@ (8001600 <HAL_TIM_Base_MspInit+0xcc>)
 80015a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015a6:	60fb      	str	r3, [r7, #12]
 80015a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	60bb      	str	r3, [r7, #8]
 80015ae:	4b14      	ldr	r3, [pc, #80]	@ (8001600 <HAL_TIM_Base_MspInit+0xcc>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b2:	4a13      	ldr	r2, [pc, #76]	@ (8001600 <HAL_TIM_Base_MspInit+0xcc>)
 80015b4:	f043 0301 	orr.w	r3, r3, #1
 80015b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ba:	4b11      	ldr	r3, [pc, #68]	@ (8001600 <HAL_TIM_Base_MspInit+0xcc>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	60bb      	str	r3, [r7, #8]
 80015c4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015c6:	2308      	movs	r3, #8
 80015c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ca:	2302      	movs	r3, #2
 80015cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ce:	2300      	movs	r3, #0
 80015d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d2:	2300      	movs	r3, #0
 80015d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80015d6:	2303      	movs	r3, #3
 80015d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015da:	f107 0314 	add.w	r3, r7, #20
 80015de:	4619      	mov	r1, r3
 80015e0:	4809      	ldr	r0, [pc, #36]	@ (8001608 <HAL_TIM_Base_MspInit+0xd4>)
 80015e2:	f001 f9bb 	bl	800295c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80015e6:	2200      	movs	r2, #0
 80015e8:	2100      	movs	r1, #0
 80015ea:	2018      	movs	r0, #24
 80015ec:	f001 f97f 	bl	80028ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80015f0:	2018      	movs	r0, #24
 80015f2:	f001 f998 	bl	8002926 <HAL_NVIC_EnableIRQ>
}
 80015f6:	bf00      	nop
 80015f8:	3728      	adds	r7, #40	@ 0x28
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40023800 	.word	0x40023800
 8001604:	40014000 	.word	0x40014000
 8001608:	40020000 	.word	0x40020000

0800160c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800160c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001644 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8001610:	f7ff feb6 	bl	8001380 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001614:	480c      	ldr	r0, [pc, #48]	@ (8001648 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001616:	490d      	ldr	r1, [pc, #52]	@ (800164c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001618:	4a0d      	ldr	r2, [pc, #52]	@ (8001650 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800161a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800161c:	e002      	b.n	8001624 <LoopCopyDataInit>

0800161e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800161e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001620:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001622:	3304      	adds	r3, #4

08001624 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001624:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001626:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001628:	d3f9      	bcc.n	800161e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800162a:	4a0a      	ldr	r2, [pc, #40]	@ (8001654 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800162c:	4c0a      	ldr	r4, [pc, #40]	@ (8001658 <LoopFillZerobss+0x22>)
  movs r3, #0
 800162e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001630:	e001      	b.n	8001636 <LoopFillZerobss>

08001632 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001632:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001634:	3204      	adds	r2, #4

08001636 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001636:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001638:	d3fb      	bcc.n	8001632 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800163a:	f008 fa99 	bl	8009b70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800163e:	f7ff fc9d 	bl	8000f7c <main>
  bx  lr    
 8001642:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001644:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8001648:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800164c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001650:	0800a0cc 	.word	0x0800a0cc
  ldr r2, =_sbss
 8001654:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001658:	200016f0 	.word	0x200016f0

0800165c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800165c:	e7fe      	b.n	800165c <ADC_IRQHandler>
	...

08001660 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001664:	4b0e      	ldr	r3, [pc, #56]	@ (80016a0 <HAL_Init+0x40>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a0d      	ldr	r2, [pc, #52]	@ (80016a0 <HAL_Init+0x40>)
 800166a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800166e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8001670:	4b0b      	ldr	r3, [pc, #44]	@ (80016a0 <HAL_Init+0x40>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a0a      	ldr	r2, [pc, #40]	@ (80016a0 <HAL_Init+0x40>)
 8001676:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800167a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800167c:	4b08      	ldr	r3, [pc, #32]	@ (80016a0 <HAL_Init+0x40>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a07      	ldr	r2, [pc, #28]	@ (80016a0 <HAL_Init+0x40>)
 8001682:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001686:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001688:	2003      	movs	r0, #3
 800168a:	f001 f925 	bl	80028d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800168e:	200f      	movs	r0, #15
 8001690:	f000 f808 	bl	80016a4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001694:	f7ff fda6 	bl	80011e4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001698:	2300      	movs	r3, #0
}
 800169a:	4618      	mov	r0, r3
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40023c00 	.word	0x40023c00

080016a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016ac:	4b12      	ldr	r3, [pc, #72]	@ (80016f8 <HAL_InitTick+0x54>)
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	4b12      	ldr	r3, [pc, #72]	@ (80016fc <HAL_InitTick+0x58>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	4619      	mov	r1, r3
 80016b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80016be:	fbb2 f3f3 	udiv	r3, r2, r3
 80016c2:	4618      	mov	r0, r3
 80016c4:	f001 f93d 	bl	8002942 <HAL_SYSTICK_Config>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e00e      	b.n	80016f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2b0f      	cmp	r3, #15
 80016d6:	d80a      	bhi.n	80016ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016d8:	2200      	movs	r2, #0
 80016da:	6879      	ldr	r1, [r7, #4]
 80016dc:	f04f 30ff 	mov.w	r0, #4294967295
 80016e0:	f001 f905 	bl	80028ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016e4:	4a06      	ldr	r2, [pc, #24]	@ (8001700 <HAL_InitTick+0x5c>)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016ea:	2300      	movs	r3, #0
 80016ec:	e000      	b.n	80016f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000008 	.word	0x20000008
 80016fc:	20000010 	.word	0x20000010
 8001700:	2000000c 	.word	0x2000000c

08001704 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001708:	4b05      	ldr	r3, [pc, #20]	@ (8001720 <HAL_IncTick+0x1c>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	461a      	mov	r2, r3
 800170e:	4b05      	ldr	r3, [pc, #20]	@ (8001724 <HAL_IncTick+0x20>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4413      	add	r3, r2
 8001714:	4a03      	ldr	r2, [pc, #12]	@ (8001724 <HAL_IncTick+0x20>)
 8001716:	6013      	str	r3, [r2, #0]
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr
 8001720:	20000010 	.word	0x20000010
 8001724:	20000400 	.word	0x20000400

08001728 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  return uwTick;
 800172c:	4b02      	ldr	r3, [pc, #8]	@ (8001738 <HAL_GetTick+0x10>)
 800172e:	681b      	ldr	r3, [r3, #0]
}
 8001730:	4618      	mov	r0, r3
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr
 8001738:	20000400 	.word	0x20000400

0800173c <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001744:	f7ff fff0 	bl	8001728 <HAL_GetTick>
 8001748:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001754:	d005      	beq.n	8001762 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001756:	4b0a      	ldr	r3, [pc, #40]	@ (8001780 <HAL_Delay+0x44>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	461a      	mov	r2, r3
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	4413      	add	r3, r2
 8001760:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001762:	bf00      	nop
 8001764:	f7ff ffe0 	bl	8001728 <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	68fa      	ldr	r2, [r7, #12]
 8001770:	429a      	cmp	r2, r3
 8001772:	d8f7      	bhi.n	8001764 <HAL_Delay+0x28>
  {
  }
}
 8001774:	bf00      	nop
 8001776:	bf00      	nop
 8001778:	3710      	adds	r7, #16
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000010 	.word	0x20000010

08001784 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800178c:	2300      	movs	r3, #0
 800178e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d101      	bne.n	800179a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e033      	b.n	8001802 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d109      	bne.n	80017b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017a2:	6878      	ldr	r0, [r7, #4]
 80017a4:	f7ff f8e8 	bl	8000978 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2200      	movs	r2, #0
 80017ac:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2200      	movs	r2, #0
 80017b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ba:	f003 0310 	and.w	r3, r3, #16
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d118      	bne.n	80017f4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80017ca:	f023 0302 	bic.w	r3, r3, #2
 80017ce:	f043 0202 	orr.w	r2, r3, #2
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f000 f938 	bl	8001a4c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2200      	movs	r2, #0
 80017e0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e6:	f023 0303 	bic.w	r3, r3, #3
 80017ea:	f043 0201 	orr.w	r2, r3, #1
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	641a      	str	r2, [r3, #64]	@ 0x40
 80017f2:	e001      	b.n	80017f8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2200      	movs	r2, #0
 80017fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001800:	7bfb      	ldrb	r3, [r7, #15]
}
 8001802:	4618      	mov	r0, r3
 8001804:	3710      	adds	r7, #16
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
	...

0800180c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800180c:	b480      	push	{r7}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001816:	2300      	movs	r3, #0
 8001818:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001820:	2b01      	cmp	r3, #1
 8001822:	d101      	bne.n	8001828 <HAL_ADC_ConfigChannel+0x1c>
 8001824:	2302      	movs	r3, #2
 8001826:	e103      	b.n	8001a30 <HAL_ADC_ConfigChannel+0x224>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2201      	movs	r2, #1
 800182c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2b09      	cmp	r3, #9
 8001836:	d925      	bls.n	8001884 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	68d9      	ldr	r1, [r3, #12]
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	b29b      	uxth	r3, r3
 8001844:	461a      	mov	r2, r3
 8001846:	4613      	mov	r3, r2
 8001848:	005b      	lsls	r3, r3, #1
 800184a:	4413      	add	r3, r2
 800184c:	3b1e      	subs	r3, #30
 800184e:	2207      	movs	r2, #7
 8001850:	fa02 f303 	lsl.w	r3, r2, r3
 8001854:	43da      	mvns	r2, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	400a      	ands	r2, r1
 800185c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	68d9      	ldr	r1, [r3, #12]
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	689a      	ldr	r2, [r3, #8]
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	b29b      	uxth	r3, r3
 800186e:	4618      	mov	r0, r3
 8001870:	4603      	mov	r3, r0
 8001872:	005b      	lsls	r3, r3, #1
 8001874:	4403      	add	r3, r0
 8001876:	3b1e      	subs	r3, #30
 8001878:	409a      	lsls	r2, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	430a      	orrs	r2, r1
 8001880:	60da      	str	r2, [r3, #12]
 8001882:	e022      	b.n	80018ca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	6919      	ldr	r1, [r3, #16]
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	b29b      	uxth	r3, r3
 8001890:	461a      	mov	r2, r3
 8001892:	4613      	mov	r3, r2
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	4413      	add	r3, r2
 8001898:	2207      	movs	r2, #7
 800189a:	fa02 f303 	lsl.w	r3, r2, r3
 800189e:	43da      	mvns	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	400a      	ands	r2, r1
 80018a6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	6919      	ldr	r1, [r3, #16]
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	689a      	ldr	r2, [r3, #8]
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	4618      	mov	r0, r3
 80018ba:	4603      	mov	r3, r0
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	4403      	add	r3, r0
 80018c0:	409a      	lsls	r2, r3
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	430a      	orrs	r2, r1
 80018c8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	2b06      	cmp	r3, #6
 80018d0:	d824      	bhi.n	800191c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685a      	ldr	r2, [r3, #4]
 80018dc:	4613      	mov	r3, r2
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	4413      	add	r3, r2
 80018e2:	3b05      	subs	r3, #5
 80018e4:	221f      	movs	r2, #31
 80018e6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ea:	43da      	mvns	r2, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	400a      	ands	r2, r1
 80018f2:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	b29b      	uxth	r3, r3
 8001900:	4618      	mov	r0, r3
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	685a      	ldr	r2, [r3, #4]
 8001906:	4613      	mov	r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	4413      	add	r3, r2
 800190c:	3b05      	subs	r3, #5
 800190e:	fa00 f203 	lsl.w	r2, r0, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	430a      	orrs	r2, r1
 8001918:	635a      	str	r2, [r3, #52]	@ 0x34
 800191a:	e04c      	b.n	80019b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	2b0c      	cmp	r3, #12
 8001922:	d824      	bhi.n	800196e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	685a      	ldr	r2, [r3, #4]
 800192e:	4613      	mov	r3, r2
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	4413      	add	r3, r2
 8001934:	3b23      	subs	r3, #35	@ 0x23
 8001936:	221f      	movs	r2, #31
 8001938:	fa02 f303 	lsl.w	r3, r2, r3
 800193c:	43da      	mvns	r2, r3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	400a      	ands	r2, r1
 8001944:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	b29b      	uxth	r3, r3
 8001952:	4618      	mov	r0, r3
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685a      	ldr	r2, [r3, #4]
 8001958:	4613      	mov	r3, r2
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	4413      	add	r3, r2
 800195e:	3b23      	subs	r3, #35	@ 0x23
 8001960:	fa00 f203 	lsl.w	r2, r0, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	430a      	orrs	r2, r1
 800196a:	631a      	str	r2, [r3, #48]	@ 0x30
 800196c:	e023      	b.n	80019b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685a      	ldr	r2, [r3, #4]
 8001978:	4613      	mov	r3, r2
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	4413      	add	r3, r2
 800197e:	3b41      	subs	r3, #65	@ 0x41
 8001980:	221f      	movs	r2, #31
 8001982:	fa02 f303 	lsl.w	r3, r2, r3
 8001986:	43da      	mvns	r2, r3
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	400a      	ands	r2, r1
 800198e:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	b29b      	uxth	r3, r3
 800199c:	4618      	mov	r0, r3
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685a      	ldr	r2, [r3, #4]
 80019a2:	4613      	mov	r3, r2
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	4413      	add	r3, r2
 80019a8:	3b41      	subs	r3, #65	@ 0x41
 80019aa:	fa00 f203 	lsl.w	r2, r0, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	430a      	orrs	r2, r1
 80019b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a20      	ldr	r2, [pc, #128]	@ (8001a3c <HAL_ADC_ConfigChannel+0x230>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d109      	bne.n	80019d4 <HAL_ADC_ConfigChannel+0x1c8>
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2b12      	cmp	r3, #18
 80019c6:	d105      	bne.n	80019d4 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80019c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001a40 <HAL_ADC_ConfigChannel+0x234>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	4a1c      	ldr	r2, [pc, #112]	@ (8001a40 <HAL_ADC_ConfigChannel+0x234>)
 80019ce:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80019d2:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a18      	ldr	r2, [pc, #96]	@ (8001a3c <HAL_ADC_ConfigChannel+0x230>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d123      	bne.n	8001a26 <HAL_ADC_ConfigChannel+0x21a>
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2b10      	cmp	r3, #16
 80019e4:	d003      	beq.n	80019ee <HAL_ADC_ConfigChannel+0x1e2>
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2b11      	cmp	r3, #17
 80019ec:	d11b      	bne.n	8001a26 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80019ee:	4b14      	ldr	r3, [pc, #80]	@ (8001a40 <HAL_ADC_ConfigChannel+0x234>)
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	4a13      	ldr	r2, [pc, #76]	@ (8001a40 <HAL_ADC_ConfigChannel+0x234>)
 80019f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80019f8:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	2b10      	cmp	r3, #16
 8001a00:	d111      	bne.n	8001a26 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001a02:	4b10      	ldr	r3, [pc, #64]	@ (8001a44 <HAL_ADC_ConfigChannel+0x238>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a10      	ldr	r2, [pc, #64]	@ (8001a48 <HAL_ADC_ConfigChannel+0x23c>)
 8001a08:	fba2 2303 	umull	r2, r3, r2, r3
 8001a0c:	0c9a      	lsrs	r2, r3, #18
 8001a0e:	4613      	mov	r3, r2
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	4413      	add	r3, r2
 8001a14:	005b      	lsls	r3, r3, #1
 8001a16:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8001a18:	e002      	b.n	8001a20 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	3b01      	subs	r3, #1
 8001a1e:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d1f9      	bne.n	8001a1a <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001a2e:	2300      	movs	r3, #0
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3714      	adds	r7, #20
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bc80      	pop	{r7}
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	40012000 	.word	0x40012000
 8001a40:	40012300 	.word	0x40012300
 8001a44:	20000008 	.word	0x20000008
 8001a48:	431bde83 	.word	0x431bde83

08001a4c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b085      	sub	sp, #20
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001a54:	4b7e      	ldr	r3, [pc, #504]	@ (8001c50 <ADC_Init+0x204>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	4a7d      	ldr	r2, [pc, #500]	@ (8001c50 <ADC_Init+0x204>)
 8001a5a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001a5e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001a60:	4b7b      	ldr	r3, [pc, #492]	@ (8001c50 <ADC_Init+0x204>)
 8001a62:	685a      	ldr	r2, [r3, #4]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	4979      	ldr	r1, [pc, #484]	@ (8001c50 <ADC_Init+0x204>)
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	685a      	ldr	r2, [r3, #4]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001a7c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	6859      	ldr	r1, [r3, #4]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	691b      	ldr	r3, [r3, #16]
 8001a88:	021a      	lsls	r2, r3, #8
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	685a      	ldr	r2, [r3, #4]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001aa0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	6859      	ldr	r1, [r3, #4]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689a      	ldr	r2, [r3, #8]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	689a      	ldr	r2, [r3, #8]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ac2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	6899      	ldr	r1, [r3, #8]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	68da      	ldr	r2, [r3, #12]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	430a      	orrs	r2, r1
 8001ad4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ada:	4a5e      	ldr	r2, [pc, #376]	@ (8001c54 <ADC_Init+0x208>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d022      	beq.n	8001b26 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	689a      	ldr	r2, [r3, #8]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001aee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	6899      	ldr	r1, [r3, #8]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	430a      	orrs	r2, r1
 8001b00:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	689a      	ldr	r2, [r3, #8]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001b10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	6899      	ldr	r1, [r3, #8]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	430a      	orrs	r2, r1
 8001b22:	609a      	str	r2, [r3, #8]
 8001b24:	e00f      	b.n	8001b46 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	689a      	ldr	r2, [r3, #8]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001b34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	689a      	ldr	r2, [r3, #8]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001b44:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	689a      	ldr	r2, [r3, #8]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f022 0202 	bic.w	r2, r2, #2
 8001b54:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	6899      	ldr	r1, [r3, #8]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	7e1b      	ldrb	r3, [r3, #24]
 8001b60:	005a      	lsls	r2, r3, #1
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	430a      	orrs	r2, r1
 8001b68:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d027      	beq.n	8001bc4 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	685a      	ldr	r2, [r3, #4]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001b82:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	685a      	ldr	r2, [r3, #4]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001b92:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8001b9e:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba0:	68fa      	ldr	r2, [r7, #12]
 8001ba2:	fa92 f2a2 	rbit	r2, r2
 8001ba6:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001ba8:	68ba      	ldr	r2, [r7, #8]
 8001baa:	fab2 f282 	clz	r2, r2
 8001bae:	b2d2      	uxtb	r2, r2
 8001bb0:	fa03 f102 	lsl.w	r1, r3, r2
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	685a      	ldr	r2, [r3, #4]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	605a      	str	r2, [r3, #4]
 8001bc2:	e007      	b.n	8001bd4 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	685a      	ldr	r2, [r3, #4]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001bd2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001be2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	69db      	ldr	r3, [r3, #28]
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	051a      	lsls	r2, r3, #20
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	430a      	orrs	r2, r1
 8001bf8:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	689a      	ldr	r2, [r3, #8]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001c08:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	6899      	ldr	r1, [r3, #8]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001c16:	025a      	lsls	r2, r3, #9
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	430a      	orrs	r2, r1
 8001c1e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	689a      	ldr	r2, [r3, #8]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c2e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	6899      	ldr	r1, [r3, #8]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	695b      	ldr	r3, [r3, #20]
 8001c3a:	029a      	lsls	r2, r3, #10
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	430a      	orrs	r2, r1
 8001c42:	609a      	str	r2, [r3, #8]
}
 8001c44:	bf00      	nop
 8001c46:	3714      	adds	r7, #20
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bc80      	pop	{r7}
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	40012300 	.word	0x40012300
 8001c54:	0f000001 	.word	0x0f000001

08001c58 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d101      	bne.n	8001c6a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e0ed      	b.n	8001e46 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d102      	bne.n	8001c7c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	f7ff f848 	bl	8000d0c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f042 0201 	orr.w	r2, r2, #1
 8001c8a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c8c:	f7ff fd4c 	bl	8001728 <HAL_GetTick>
 8001c90:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c92:	e012      	b.n	8001cba <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c94:	f7ff fd48 	bl	8001728 <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b0a      	cmp	r3, #10
 8001ca0:	d90b      	bls.n	8001cba <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ca6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2205      	movs	r2, #5
 8001cb2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e0c5      	b.n	8001e46 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f003 0301 	and.w	r3, r3, #1
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d0e5      	beq.n	8001c94 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f022 0202 	bic.w	r2, r2, #2
 8001cd6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001cd8:	f7ff fd26 	bl	8001728 <HAL_GetTick>
 8001cdc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001cde:	e012      	b.n	8001d06 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ce0:	f7ff fd22 	bl	8001728 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2b0a      	cmp	r3, #10
 8001cec:	d90b      	bls.n	8001d06 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cf2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2205      	movs	r2, #5
 8001cfe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e09f      	b.n	8001e46 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f003 0302 	and.w	r3, r3, #2
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d1e5      	bne.n	8001ce0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	7e1b      	ldrb	r3, [r3, #24]
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d108      	bne.n	8001d2e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	e007      	b.n	8001d3e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001d3c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	7e5b      	ldrb	r3, [r3, #25]
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d108      	bne.n	8001d58 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	e007      	b.n	8001d68 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001d66:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	7e9b      	ldrb	r3, [r3, #26]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d108      	bne.n	8001d82 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f042 0220 	orr.w	r2, r2, #32
 8001d7e:	601a      	str	r2, [r3, #0]
 8001d80:	e007      	b.n	8001d92 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f022 0220 	bic.w	r2, r2, #32
 8001d90:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	7edb      	ldrb	r3, [r3, #27]
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d108      	bne.n	8001dac <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f022 0210 	bic.w	r2, r2, #16
 8001da8:	601a      	str	r2, [r3, #0]
 8001daa:	e007      	b.n	8001dbc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f042 0210 	orr.w	r2, r2, #16
 8001dba:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	7f1b      	ldrb	r3, [r3, #28]
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d108      	bne.n	8001dd6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f042 0208 	orr.w	r2, r2, #8
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	e007      	b.n	8001de6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f022 0208 	bic.w	r2, r2, #8
 8001de4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	7f5b      	ldrb	r3, [r3, #29]
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d108      	bne.n	8001e00 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f042 0204 	orr.w	r2, r2, #4
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	e007      	b.n	8001e10 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f022 0204 	bic.w	r2, r2, #4
 8001e0e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689a      	ldr	r2, [r3, #8]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	431a      	orrs	r2, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	691b      	ldr	r3, [r3, #16]
 8001e1e:	431a      	orrs	r2, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	695b      	ldr	r3, [r3, #20]
 8001e24:	ea42 0103 	orr.w	r1, r2, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	1e5a      	subs	r2, r3, #1
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	430a      	orrs	r2, r1
 8001e34:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2201      	movs	r2, #1
 8001e40:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001e44:	2300      	movs	r3, #0
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
	...

08001e50 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b087      	sub	sp, #28
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e66:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001e68:	7cfb      	ldrb	r3, [r7, #19]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d003      	beq.n	8001e76 <HAL_CAN_ConfigFilter+0x26>
 8001e6e:	7cfb      	ldrb	r3, [r7, #19]
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	f040 80be 	bne.w	8001ff2 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001e76:	4b65      	ldr	r3, [pc, #404]	@ (800200c <HAL_CAN_ConfigFilter+0x1bc>)
 8001e78:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001e80:	f043 0201 	orr.w	r2, r3, #1
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001e90:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea4:	021b      	lsls	r3, r3, #8
 8001ea6:	431a      	orrs	r2, r3
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	695b      	ldr	r3, [r3, #20]
 8001eb2:	f003 031f 	and.w	r3, r3, #31
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebc:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	401a      	ands	r2, r3
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	69db      	ldr	r3, [r3, #28]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d123      	bne.n	8001f20 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	43db      	mvns	r3, r3
 8001ee2:	401a      	ands	r2, r3
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001ef6:	683a      	ldr	r2, [r7, #0]
 8001ef8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001efa:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	3248      	adds	r2, #72	@ 0x48
 8001f00:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f14:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f16:	6979      	ldr	r1, [r7, #20]
 8001f18:	3348      	adds	r3, #72	@ 0x48
 8001f1a:	00db      	lsls	r3, r3, #3
 8001f1c:	440b      	add	r3, r1
 8001f1e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	69db      	ldr	r3, [r3, #28]
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d122      	bne.n	8001f6e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	431a      	orrs	r2, r3
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001f44:	683a      	ldr	r2, [r7, #0]
 8001f46:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001f48:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	3248      	adds	r2, #72	@ 0x48
 8001f4e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f62:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f64:	6979      	ldr	r1, [r7, #20]
 8001f66:	3348      	adds	r3, #72	@ 0x48
 8001f68:	00db      	lsls	r3, r3, #3
 8001f6a:	440b      	add	r3, r1
 8001f6c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	699b      	ldr	r3, [r3, #24]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d109      	bne.n	8001f8a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	43db      	mvns	r3, r3
 8001f80:	401a      	ands	r2, r3
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001f88:	e007      	b.n	8001f9a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	431a      	orrs	r2, r3
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d109      	bne.n	8001fb6 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	43db      	mvns	r3, r3
 8001fac:	401a      	ands	r2, r3
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001fb4:	e007      	b.n	8001fc6 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	431a      	orrs	r2, r3
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	6a1b      	ldr	r3, [r3, #32]
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d107      	bne.n	8001fde <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001fe4:	f023 0201 	bic.w	r2, r3, #1
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	e006      	b.n	8002000 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
  }
}
 8002000:	4618      	mov	r0, r3
 8002002:	371c      	adds	r7, #28
 8002004:	46bd      	mov	sp, r7
 8002006:	bc80      	pop	{r7}
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	40006400 	.word	0x40006400

08002010 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800201e:	b2db      	uxtb	r3, r3
 8002020:	2b01      	cmp	r3, #1
 8002022:	d12e      	bne.n	8002082 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2202      	movs	r2, #2
 8002028:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f022 0201 	bic.w	r2, r2, #1
 800203a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800203c:	f7ff fb74 	bl	8001728 <HAL_GetTick>
 8002040:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002042:	e012      	b.n	800206a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002044:	f7ff fb70 	bl	8001728 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	2b0a      	cmp	r3, #10
 8002050:	d90b      	bls.n	800206a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002056:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2205      	movs	r2, #5
 8002062:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e012      	b.n	8002090 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f003 0301 	and.w	r3, r3, #1
 8002074:	2b00      	cmp	r3, #0
 8002076:	d1e5      	bne.n	8002044 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800207e:	2300      	movs	r3, #0
 8002080:	e006      	b.n	8002090 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002086:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
  }
}
 8002090:	4618      	mov	r0, r3
 8002092:	3710      	adds	r7, #16
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002098:	b480      	push	{r7}
 800209a:	b089      	sub	sp, #36	@ 0x24
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]
 80020a4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020ac:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80020b6:	7ffb      	ldrb	r3, [r7, #31]
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d003      	beq.n	80020c4 <HAL_CAN_AddTxMessage+0x2c>
 80020bc:	7ffb      	ldrb	r3, [r7, #31]
 80020be:	2b02      	cmp	r3, #2
 80020c0:	f040 80ad 	bne.w	800221e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80020c4:	69bb      	ldr	r3, [r7, #24]
 80020c6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d10a      	bne.n	80020e4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d105      	bne.n	80020e4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80020de:	2b00      	cmp	r3, #0
 80020e0:	f000 8095 	beq.w	800220e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	0e1b      	lsrs	r3, r3, #24
 80020e8:	f003 0303 	and.w	r3, r3, #3
 80020ec:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80020ee:	2201      	movs	r2, #1
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	409a      	lsls	r2, r3
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d10d      	bne.n	800211c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800210a:	68f9      	ldr	r1, [r7, #12]
 800210c:	6809      	ldr	r1, [r1, #0]
 800210e:	431a      	orrs	r2, r3
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	3318      	adds	r3, #24
 8002114:	011b      	lsls	r3, r3, #4
 8002116:	440b      	add	r3, r1
 8002118:	601a      	str	r2, [r3, #0]
 800211a:	e00f      	b.n	800213c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002126:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800212c:	68f9      	ldr	r1, [r7, #12]
 800212e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002130:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	3318      	adds	r3, #24
 8002136:	011b      	lsls	r3, r3, #4
 8002138:	440b      	add	r3, r1
 800213a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	6819      	ldr	r1, [r3, #0]
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	691a      	ldr	r2, [r3, #16]
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	3318      	adds	r3, #24
 8002148:	011b      	lsls	r3, r3, #4
 800214a:	440b      	add	r3, r1
 800214c:	3304      	adds	r3, #4
 800214e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	7d1b      	ldrb	r3, [r3, #20]
 8002154:	2b01      	cmp	r3, #1
 8002156:	d111      	bne.n	800217c <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	3318      	adds	r3, #24
 8002160:	011b      	lsls	r3, r3, #4
 8002162:	4413      	add	r3, r2
 8002164:	3304      	adds	r3, #4
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	68fa      	ldr	r2, [r7, #12]
 800216a:	6811      	ldr	r1, [r2, #0]
 800216c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	3318      	adds	r3, #24
 8002174:	011b      	lsls	r3, r3, #4
 8002176:	440b      	add	r3, r1
 8002178:	3304      	adds	r3, #4
 800217a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	3307      	adds	r3, #7
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	061a      	lsls	r2, r3, #24
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	3306      	adds	r3, #6
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	041b      	lsls	r3, r3, #16
 800218c:	431a      	orrs	r2, r3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	3305      	adds	r3, #5
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	021b      	lsls	r3, r3, #8
 8002196:	4313      	orrs	r3, r2
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	3204      	adds	r2, #4
 800219c:	7812      	ldrb	r2, [r2, #0]
 800219e:	4610      	mov	r0, r2
 80021a0:	68fa      	ldr	r2, [r7, #12]
 80021a2:	6811      	ldr	r1, [r2, #0]
 80021a4:	ea43 0200 	orr.w	r2, r3, r0
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	011b      	lsls	r3, r3, #4
 80021ac:	440b      	add	r3, r1
 80021ae:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80021b2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	3303      	adds	r3, #3
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	061a      	lsls	r2, r3, #24
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	3302      	adds	r3, #2
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	041b      	lsls	r3, r3, #16
 80021c4:	431a      	orrs	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	3301      	adds	r3, #1
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	021b      	lsls	r3, r3, #8
 80021ce:	4313      	orrs	r3, r2
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	7812      	ldrb	r2, [r2, #0]
 80021d4:	4610      	mov	r0, r2
 80021d6:	68fa      	ldr	r2, [r7, #12]
 80021d8:	6811      	ldr	r1, [r2, #0]
 80021da:	ea43 0200 	orr.w	r2, r3, r0
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	011b      	lsls	r3, r3, #4
 80021e2:	440b      	add	r3, r1
 80021e4:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80021e8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	3318      	adds	r3, #24
 80021f2:	011b      	lsls	r3, r3, #4
 80021f4:	4413      	add	r3, r2
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68fa      	ldr	r2, [r7, #12]
 80021fa:	6811      	ldr	r1, [r2, #0]
 80021fc:	f043 0201 	orr.w	r2, r3, #1
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	3318      	adds	r3, #24
 8002204:	011b      	lsls	r3, r3, #4
 8002206:	440b      	add	r3, r1
 8002208:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800220a:	2300      	movs	r3, #0
 800220c:	e00e      	b.n	800222c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002212:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e006      	b.n	800222c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002222:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
  }
}
 800222c:	4618      	mov	r0, r3
 800222e:	3724      	adds	r7, #36	@ 0x24
 8002230:	46bd      	mov	sp, r7
 8002232:	bc80      	pop	{r7}
 8002234:	4770      	bx	lr

08002236 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8002236:	b480      	push	{r7}
 8002238:	b085      	sub	sp, #20
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800223e:	2300      	movs	r3, #0
 8002240:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002248:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800224a:	7afb      	ldrb	r3, [r7, #11]
 800224c:	2b01      	cmp	r3, #1
 800224e:	d002      	beq.n	8002256 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002250:	7afb      	ldrb	r3, [r7, #11]
 8002252:	2b02      	cmp	r3, #2
 8002254:	d11d      	bne.n	8002292 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d002      	beq.n	800226a <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	3301      	adds	r3, #1
 8002268:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d002      	beq.n	800227e <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	3301      	adds	r3, #1
 800227c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d002      	beq.n	8002292 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	3301      	adds	r3, #1
 8002290:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002292:	68fb      	ldr	r3, [r7, #12]
}
 8002294:	4618      	mov	r0, r3
 8002296:	3714      	adds	r7, #20
 8002298:	46bd      	mov	sp, r7
 800229a:	bc80      	pop	{r7}
 800229c:	4770      	bx	lr

0800229e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800229e:	b480      	push	{r7}
 80022a0:	b085      	sub	sp, #20
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
 80022a6:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022ae:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80022b0:	7bfb      	ldrb	r3, [r7, #15]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d002      	beq.n	80022bc <HAL_CAN_ActivateNotification+0x1e>
 80022b6:	7bfb      	ldrb	r3, [r7, #15]
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d109      	bne.n	80022d0 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	6959      	ldr	r1, [r3, #20]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	683a      	ldr	r2, [r7, #0]
 80022c8:	430a      	orrs	r2, r1
 80022ca:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80022cc:	2300      	movs	r3, #0
 80022ce:	e006      	b.n	80022de <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022d4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
  }
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3714      	adds	r7, #20
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bc80      	pop	{r7}
 80022e6:	4770      	bx	lr

080022e8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b08a      	sub	sp, #40	@ 0x28
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80022f0:	2300      	movs	r3, #0
 80022f2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	691b      	ldr	r3, [r3, #16]
 800231a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002324:	6a3b      	ldr	r3, [r7, #32]
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	2b00      	cmp	r3, #0
 800232c:	d07c      	beq.n	8002428 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800232e:	69bb      	ldr	r3, [r7, #24]
 8002330:	f003 0301 	and.w	r3, r3, #1
 8002334:	2b00      	cmp	r3, #0
 8002336:	d023      	beq.n	8002380 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2201      	movs	r2, #1
 800233e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	2b00      	cmp	r3, #0
 8002348:	d003      	beq.n	8002352 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f000 f983 	bl	8002656 <HAL_CAN_TxMailbox0CompleteCallback>
 8002350:	e016      	b.n	8002380 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002352:	69bb      	ldr	r3, [r7, #24]
 8002354:	f003 0304 	and.w	r3, r3, #4
 8002358:	2b00      	cmp	r3, #0
 800235a:	d004      	beq.n	8002366 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800235c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800235e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002362:	627b      	str	r3, [r7, #36]	@ 0x24
 8002364:	e00c      	b.n	8002380 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	f003 0308 	and.w	r3, r3, #8
 800236c:	2b00      	cmp	r3, #0
 800236e:	d004      	beq.n	800237a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002372:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002376:	627b      	str	r3, [r7, #36]	@ 0x24
 8002378:	e002      	b.n	8002380 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f000 f986 	bl	800268c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002386:	2b00      	cmp	r3, #0
 8002388:	d024      	beq.n	80023d4 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002392:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800239a:	2b00      	cmp	r3, #0
 800239c:	d003      	beq.n	80023a6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f000 f962 	bl	8002668 <HAL_CAN_TxMailbox1CompleteCallback>
 80023a4:	e016      	b.n	80023d4 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80023a6:	69bb      	ldr	r3, [r7, #24]
 80023a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d004      	beq.n	80023ba <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80023b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80023b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80023b8:	e00c      	b.n	80023d4 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80023ba:	69bb      	ldr	r3, [r7, #24]
 80023bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d004      	beq.n	80023ce <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80023c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80023cc:	e002      	b.n	80023d4 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f000 f965 	bl	800269e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80023d4:	69bb      	ldr	r3, [r7, #24]
 80023d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d024      	beq.n	8002428 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80023e6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d003      	beq.n	80023fa <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f000 f941 	bl	800267a <HAL_CAN_TxMailbox2CompleteCallback>
 80023f8:	e016      	b.n	8002428 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d004      	beq.n	800240e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002406:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800240a:	627b      	str	r3, [r7, #36]	@ 0x24
 800240c:	e00c      	b.n	8002428 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d004      	beq.n	8002422 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800241a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800241e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002420:	e002      	b.n	8002428 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f000 f944 	bl	80026b0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002428:	6a3b      	ldr	r3, [r7, #32]
 800242a:	f003 0308 	and.w	r3, r3, #8
 800242e:	2b00      	cmp	r3, #0
 8002430:	d00c      	beq.n	800244c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	f003 0310 	and.w	r3, r3, #16
 8002438:	2b00      	cmp	r3, #0
 800243a:	d007      	beq.n	800244c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800243c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002442:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	2210      	movs	r2, #16
 800244a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800244c:	6a3b      	ldr	r3, [r7, #32]
 800244e:	f003 0304 	and.w	r3, r3, #4
 8002452:	2b00      	cmp	r3, #0
 8002454:	d00b      	beq.n	800246e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	f003 0308 	and.w	r3, r3, #8
 800245c:	2b00      	cmp	r3, #0
 800245e:	d006      	beq.n	800246e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2208      	movs	r2, #8
 8002466:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f000 f933 	bl	80026d4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800246e:	6a3b      	ldr	r3, [r7, #32]
 8002470:	f003 0302 	and.w	r3, r3, #2
 8002474:	2b00      	cmp	r3, #0
 8002476:	d009      	beq.n	800248c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	68db      	ldr	r3, [r3, #12]
 800247e:	f003 0303 	and.w	r3, r3, #3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d002      	beq.n	800248c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 f91b 	bl	80026c2 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800248c:	6a3b      	ldr	r3, [r7, #32]
 800248e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002492:	2b00      	cmp	r3, #0
 8002494:	d00c      	beq.n	80024b0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	f003 0310 	and.w	r3, r3, #16
 800249c:	2b00      	cmp	r3, #0
 800249e:	d007      	beq.n	80024b0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80024a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024a6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2210      	movs	r2, #16
 80024ae:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80024b0:	6a3b      	ldr	r3, [r7, #32]
 80024b2:	f003 0320 	and.w	r3, r3, #32
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d00b      	beq.n	80024d2 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	f003 0308 	and.w	r3, r3, #8
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d006      	beq.n	80024d2 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2208      	movs	r2, #8
 80024ca:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	f000 f913 	bl	80026f8 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80024d2:	6a3b      	ldr	r3, [r7, #32]
 80024d4:	f003 0310 	and.w	r3, r3, #16
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d009      	beq.n	80024f0 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	691b      	ldr	r3, [r3, #16]
 80024e2:	f003 0303 	and.w	r3, r3, #3
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d002      	beq.n	80024f0 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 f8fb 	bl	80026e6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80024f0:	6a3b      	ldr	r3, [r7, #32]
 80024f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d00b      	beq.n	8002512 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	f003 0310 	and.w	r3, r3, #16
 8002500:	2b00      	cmp	r3, #0
 8002502:	d006      	beq.n	8002512 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2210      	movs	r2, #16
 800250a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f000 f8fc 	bl	800270a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002512:	6a3b      	ldr	r3, [r7, #32]
 8002514:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002518:	2b00      	cmp	r3, #0
 800251a:	d00b      	beq.n	8002534 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	f003 0308 	and.w	r3, r3, #8
 8002522:	2b00      	cmp	r3, #0
 8002524:	d006      	beq.n	8002534 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	2208      	movs	r2, #8
 800252c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f000 f8f4 	bl	800271c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002534:	6a3b      	ldr	r3, [r7, #32]
 8002536:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d07b      	beq.n	8002636 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	f003 0304 	and.w	r3, r3, #4
 8002544:	2b00      	cmp	r3, #0
 8002546:	d072      	beq.n	800262e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002548:	6a3b      	ldr	r3, [r7, #32]
 800254a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800254e:	2b00      	cmp	r3, #0
 8002550:	d008      	beq.n	8002564 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002558:	2b00      	cmp	r3, #0
 800255a:	d003      	beq.n	8002564 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800255c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800255e:	f043 0301 	orr.w	r3, r3, #1
 8002562:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002564:	6a3b      	ldr	r3, [r7, #32]
 8002566:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800256a:	2b00      	cmp	r3, #0
 800256c:	d008      	beq.n	8002580 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002574:	2b00      	cmp	r3, #0
 8002576:	d003      	beq.n	8002580 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800257a:	f043 0302 	orr.w	r3, r3, #2
 800257e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002580:	6a3b      	ldr	r3, [r7, #32]
 8002582:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002586:	2b00      	cmp	r3, #0
 8002588:	d008      	beq.n	800259c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002590:	2b00      	cmp	r3, #0
 8002592:	d003      	beq.n	800259c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002596:	f043 0304 	orr.w	r3, r3, #4
 800259a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800259c:	6a3b      	ldr	r3, [r7, #32]
 800259e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d043      	beq.n	800262e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d03e      	beq.n	800262e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025b6:	2b60      	cmp	r3, #96	@ 0x60
 80025b8:	d02b      	beq.n	8002612 <HAL_CAN_IRQHandler+0x32a>
 80025ba:	2b60      	cmp	r3, #96	@ 0x60
 80025bc:	d82e      	bhi.n	800261c <HAL_CAN_IRQHandler+0x334>
 80025be:	2b50      	cmp	r3, #80	@ 0x50
 80025c0:	d022      	beq.n	8002608 <HAL_CAN_IRQHandler+0x320>
 80025c2:	2b50      	cmp	r3, #80	@ 0x50
 80025c4:	d82a      	bhi.n	800261c <HAL_CAN_IRQHandler+0x334>
 80025c6:	2b40      	cmp	r3, #64	@ 0x40
 80025c8:	d019      	beq.n	80025fe <HAL_CAN_IRQHandler+0x316>
 80025ca:	2b40      	cmp	r3, #64	@ 0x40
 80025cc:	d826      	bhi.n	800261c <HAL_CAN_IRQHandler+0x334>
 80025ce:	2b30      	cmp	r3, #48	@ 0x30
 80025d0:	d010      	beq.n	80025f4 <HAL_CAN_IRQHandler+0x30c>
 80025d2:	2b30      	cmp	r3, #48	@ 0x30
 80025d4:	d822      	bhi.n	800261c <HAL_CAN_IRQHandler+0x334>
 80025d6:	2b10      	cmp	r3, #16
 80025d8:	d002      	beq.n	80025e0 <HAL_CAN_IRQHandler+0x2f8>
 80025da:	2b20      	cmp	r3, #32
 80025dc:	d005      	beq.n	80025ea <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80025de:	e01d      	b.n	800261c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80025e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e2:	f043 0308 	orr.w	r3, r3, #8
 80025e6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80025e8:	e019      	b.n	800261e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80025ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ec:	f043 0310 	orr.w	r3, r3, #16
 80025f0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80025f2:	e014      	b.n	800261e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80025f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f6:	f043 0320 	orr.w	r3, r3, #32
 80025fa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80025fc:	e00f      	b.n	800261e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80025fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002600:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002604:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002606:	e00a      	b.n	800261e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800260a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800260e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002610:	e005      	b.n	800261e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002614:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002618:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800261a:	e000      	b.n	800261e <HAL_CAN_IRQHandler+0x336>
            break;
 800261c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	699a      	ldr	r2, [r3, #24]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800262c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2204      	movs	r2, #4
 8002634:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002638:	2b00      	cmp	r3, #0
 800263a:	d008      	beq.n	800264e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002642:	431a      	orrs	r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f000 f870 	bl	800272e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800264e:	bf00      	nop
 8002650:	3728      	adds	r7, #40	@ 0x28
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002656:	b480      	push	{r7}
 8002658:	b083      	sub	sp, #12
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800265e:	bf00      	nop
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr

08002668 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002670:	bf00      	nop
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	bc80      	pop	{r7}
 8002678:	4770      	bx	lr

0800267a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800267a:	b480      	push	{r7}
 800267c:	b083      	sub	sp, #12
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002682:	bf00      	nop
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	bc80      	pop	{r7}
 800268a:	4770      	bx	lr

0800268c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002694:	bf00      	nop
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	bc80      	pop	{r7}
 800269c:	4770      	bx	lr

0800269e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800269e:	b480      	push	{r7}
 80026a0:	b083      	sub	sp, #12
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80026a6:	bf00      	nop
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr

080026b0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80026b8:	bf00      	nop
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	bc80      	pop	{r7}
 80026c0:	4770      	bx	lr

080026c2 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80026c2:	b480      	push	{r7}
 80026c4:	b083      	sub	sp, #12
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80026ca:	bf00      	nop
 80026cc:	370c      	adds	r7, #12
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bc80      	pop	{r7}
 80026d2:	4770      	bx	lr

080026d4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80026dc:	bf00      	nop
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bc80      	pop	{r7}
 80026e4:	4770      	bx	lr

080026e6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80026e6:	b480      	push	{r7}
 80026e8:	b083      	sub	sp, #12
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80026ee:	bf00      	nop
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bc80      	pop	{r7}
 80026f6:	4770      	bx	lr

080026f8 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr

0800270a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800270a:	b480      	push	{r7}
 800270c:	b083      	sub	sp, #12
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002712:	bf00      	nop
 8002714:	370c      	adds	r7, #12
 8002716:	46bd      	mov	sp, r7
 8002718:	bc80      	pop	{r7}
 800271a:	4770      	bx	lr

0800271c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002724:	bf00      	nop
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	bc80      	pop	{r7}
 800272c:	4770      	bx	lr

0800272e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800272e:	b480      	push	{r7}
 8002730:	b083      	sub	sp, #12
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002736:	bf00      	nop
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	bc80      	pop	{r7}
 800273e:	4770      	bx	lr

08002740 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002740:	b480      	push	{r7}
 8002742:	b085      	sub	sp, #20
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f003 0307 	and.w	r3, r3, #7
 800274e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002750:	4b0c      	ldr	r3, [pc, #48]	@ (8002784 <__NVIC_SetPriorityGrouping+0x44>)
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002756:	68ba      	ldr	r2, [r7, #8]
 8002758:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800275c:	4013      	ands	r3, r2
 800275e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002768:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800276c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002770:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002772:	4a04      	ldr	r2, [pc, #16]	@ (8002784 <__NVIC_SetPriorityGrouping+0x44>)
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	60d3      	str	r3, [r2, #12]
}
 8002778:	bf00      	nop
 800277a:	3714      	adds	r7, #20
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	e000ed00 	.word	0xe000ed00

08002788 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800278c:	4b04      	ldr	r3, [pc, #16]	@ (80027a0 <__NVIC_GetPriorityGrouping+0x18>)
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	0a1b      	lsrs	r3, r3, #8
 8002792:	f003 0307 	and.w	r3, r3, #7
}
 8002796:	4618      	mov	r0, r3
 8002798:	46bd      	mov	sp, r7
 800279a:	bc80      	pop	{r7}
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	e000ed00 	.word	0xe000ed00

080027a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	4603      	mov	r3, r0
 80027ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	db0b      	blt.n	80027ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027b6:	79fb      	ldrb	r3, [r7, #7]
 80027b8:	f003 021f 	and.w	r2, r3, #31
 80027bc:	4906      	ldr	r1, [pc, #24]	@ (80027d8 <__NVIC_EnableIRQ+0x34>)
 80027be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c2:	095b      	lsrs	r3, r3, #5
 80027c4:	2001      	movs	r0, #1
 80027c6:	fa00 f202 	lsl.w	r2, r0, r2
 80027ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027ce:	bf00      	nop
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr
 80027d8:	e000e100 	.word	0xe000e100

080027dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	4603      	mov	r3, r0
 80027e4:	6039      	str	r1, [r7, #0]
 80027e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	db0a      	blt.n	8002806 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	b2da      	uxtb	r2, r3
 80027f4:	490c      	ldr	r1, [pc, #48]	@ (8002828 <__NVIC_SetPriority+0x4c>)
 80027f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027fa:	0112      	lsls	r2, r2, #4
 80027fc:	b2d2      	uxtb	r2, r2
 80027fe:	440b      	add	r3, r1
 8002800:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002804:	e00a      	b.n	800281c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	b2da      	uxtb	r2, r3
 800280a:	4908      	ldr	r1, [pc, #32]	@ (800282c <__NVIC_SetPriority+0x50>)
 800280c:	79fb      	ldrb	r3, [r7, #7]
 800280e:	f003 030f 	and.w	r3, r3, #15
 8002812:	3b04      	subs	r3, #4
 8002814:	0112      	lsls	r2, r2, #4
 8002816:	b2d2      	uxtb	r2, r2
 8002818:	440b      	add	r3, r1
 800281a:	761a      	strb	r2, [r3, #24]
}
 800281c:	bf00      	nop
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	bc80      	pop	{r7}
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	e000e100 	.word	0xe000e100
 800282c:	e000ed00 	.word	0xe000ed00

08002830 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002830:	b480      	push	{r7}
 8002832:	b089      	sub	sp, #36	@ 0x24
 8002834:	af00      	add	r7, sp, #0
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	60b9      	str	r1, [r7, #8]
 800283a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	f003 0307 	and.w	r3, r3, #7
 8002842:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	f1c3 0307 	rsb	r3, r3, #7
 800284a:	2b04      	cmp	r3, #4
 800284c:	bf28      	it	cs
 800284e:	2304      	movcs	r3, #4
 8002850:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	3304      	adds	r3, #4
 8002856:	2b06      	cmp	r3, #6
 8002858:	d902      	bls.n	8002860 <NVIC_EncodePriority+0x30>
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	3b03      	subs	r3, #3
 800285e:	e000      	b.n	8002862 <NVIC_EncodePriority+0x32>
 8002860:	2300      	movs	r3, #0
 8002862:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002864:	f04f 32ff 	mov.w	r2, #4294967295
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	fa02 f303 	lsl.w	r3, r2, r3
 800286e:	43da      	mvns	r2, r3
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	401a      	ands	r2, r3
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002878:	f04f 31ff 	mov.w	r1, #4294967295
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	fa01 f303 	lsl.w	r3, r1, r3
 8002882:	43d9      	mvns	r1, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002888:	4313      	orrs	r3, r2
         );
}
 800288a:	4618      	mov	r0, r3
 800288c:	3724      	adds	r7, #36	@ 0x24
 800288e:	46bd      	mov	sp, r7
 8002890:	bc80      	pop	{r7}
 8002892:	4770      	bx	lr

08002894 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b082      	sub	sp, #8
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	3b01      	subs	r3, #1
 80028a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028a4:	d301      	bcc.n	80028aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028a6:	2301      	movs	r3, #1
 80028a8:	e00f      	b.n	80028ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028aa:	4a0a      	ldr	r2, [pc, #40]	@ (80028d4 <SysTick_Config+0x40>)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	3b01      	subs	r3, #1
 80028b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028b2:	210f      	movs	r1, #15
 80028b4:	f04f 30ff 	mov.w	r0, #4294967295
 80028b8:	f7ff ff90 	bl	80027dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028bc:	4b05      	ldr	r3, [pc, #20]	@ (80028d4 <SysTick_Config+0x40>)
 80028be:	2200      	movs	r2, #0
 80028c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028c2:	4b04      	ldr	r3, [pc, #16]	@ (80028d4 <SysTick_Config+0x40>)
 80028c4:	2207      	movs	r2, #7
 80028c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028c8:	2300      	movs	r3, #0
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3708      	adds	r7, #8
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	e000e010 	.word	0xe000e010

080028d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f7ff ff2d 	bl	8002740 <__NVIC_SetPriorityGrouping>
}
 80028e6:	bf00      	nop
 80028e8:	3708      	adds	r7, #8
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}

080028ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b086      	sub	sp, #24
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	4603      	mov	r3, r0
 80028f6:	60b9      	str	r1, [r7, #8]
 80028f8:	607a      	str	r2, [r7, #4]
 80028fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028fc:	2300      	movs	r3, #0
 80028fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002900:	f7ff ff42 	bl	8002788 <__NVIC_GetPriorityGrouping>
 8002904:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	68b9      	ldr	r1, [r7, #8]
 800290a:	6978      	ldr	r0, [r7, #20]
 800290c:	f7ff ff90 	bl	8002830 <NVIC_EncodePriority>
 8002910:	4602      	mov	r2, r0
 8002912:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002916:	4611      	mov	r1, r2
 8002918:	4618      	mov	r0, r3
 800291a:	f7ff ff5f 	bl	80027dc <__NVIC_SetPriority>
}
 800291e:	bf00      	nop
 8002920:	3718      	adds	r7, #24
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}

08002926 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002926:	b580      	push	{r7, lr}
 8002928:	b082      	sub	sp, #8
 800292a:	af00      	add	r7, sp, #0
 800292c:	4603      	mov	r3, r0
 800292e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002930:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002934:	4618      	mov	r0, r3
 8002936:	f7ff ff35 	bl	80027a4 <__NVIC_EnableIRQ>
}
 800293a:	bf00      	nop
 800293c:	3708      	adds	r7, #8
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002942:	b580      	push	{r7, lr}
 8002944:	b082      	sub	sp, #8
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f7ff ffa2 	bl	8002894 <SysTick_Config>
 8002950:	4603      	mov	r3, r0
}
 8002952:	4618      	mov	r0, r3
 8002954:	3708      	adds	r7, #8
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
	...

0800295c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800295c:	b480      	push	{r7}
 800295e:	b087      	sub	sp, #28
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
 8002964:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002966:	2300      	movs	r3, #0
 8002968:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800296a:	e16f      	b.n	8002c4c <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	2101      	movs	r1, #1
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	fa01 f303 	lsl.w	r3, r1, r3
 8002978:	4013      	ands	r3, r2
 800297a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2b00      	cmp	r3, #0
 8002980:	f000 8161 	beq.w	8002c46 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f003 0303 	and.w	r3, r3, #3
 800298c:	2b01      	cmp	r3, #1
 800298e:	d005      	beq.n	800299c <HAL_GPIO_Init+0x40>
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f003 0303 	and.w	r3, r3, #3
 8002998:	2b02      	cmp	r3, #2
 800299a:	d130      	bne.n	80029fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	2203      	movs	r2, #3
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	43db      	mvns	r3, r3
 80029ae:	693a      	ldr	r2, [r7, #16]
 80029b0:	4013      	ands	r3, r2
 80029b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	68da      	ldr	r2, [r3, #12]
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	693a      	ldr	r2, [r7, #16]
 80029ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80029d2:	2201      	movs	r2, #1
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	fa02 f303 	lsl.w	r3, r2, r3
 80029da:	43db      	mvns	r3, r3
 80029dc:	693a      	ldr	r2, [r7, #16]
 80029de:	4013      	ands	r3, r2
 80029e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	091b      	lsrs	r3, r3, #4
 80029e8:	f003 0201 	and.w	r2, r3, #1
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	fa02 f303 	lsl.w	r3, r2, r3
 80029f2:	693a      	ldr	r2, [r7, #16]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	693a      	ldr	r2, [r7, #16]
 80029fc:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f003 0303 	and.w	r3, r3, #3
 8002a06:	2b03      	cmp	r3, #3
 8002a08:	d017      	beq.n	8002a3a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	2203      	movs	r2, #3
 8002a16:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1a:	43db      	mvns	r3, r3
 8002a1c:	693a      	ldr	r2, [r7, #16]
 8002a1e:	4013      	ands	r3, r2
 8002a20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	689a      	ldr	r2, [r3, #8]
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2e:	693a      	ldr	r2, [r7, #16]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	693a      	ldr	r2, [r7, #16]
 8002a38:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f003 0303 	and.w	r3, r3, #3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d123      	bne.n	8002a8e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	08da      	lsrs	r2, r3, #3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	3208      	adds	r2, #8
 8002a4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	f003 0307 	and.w	r3, r3, #7
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	220f      	movs	r2, #15
 8002a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a62:	43db      	mvns	r3, r3
 8002a64:	693a      	ldr	r2, [r7, #16]
 8002a66:	4013      	ands	r3, r2
 8002a68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	691a      	ldr	r2, [r3, #16]
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	f003 0307 	and.w	r3, r3, #7
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7a:	693a      	ldr	r2, [r7, #16]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	08da      	lsrs	r2, r3, #3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	3208      	adds	r2, #8
 8002a88:	6939      	ldr	r1, [r7, #16]
 8002a8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	2203      	movs	r2, #3
 8002a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9e:	43db      	mvns	r3, r3
 8002aa0:	693a      	ldr	r2, [r7, #16]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f003 0203 	and.w	r2, r3, #3
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab6:	693a      	ldr	r2, [r7, #16]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	693a      	ldr	r2, [r7, #16]
 8002ac0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 80bb 	beq.w	8002c46 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	60bb      	str	r3, [r7, #8]
 8002ad4:	4b64      	ldr	r3, [pc, #400]	@ (8002c68 <HAL_GPIO_Init+0x30c>)
 8002ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ad8:	4a63      	ldr	r2, [pc, #396]	@ (8002c68 <HAL_GPIO_Init+0x30c>)
 8002ada:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ade:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ae0:	4b61      	ldr	r3, [pc, #388]	@ (8002c68 <HAL_GPIO_Init+0x30c>)
 8002ae2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ae4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ae8:	60bb      	str	r3, [r7, #8]
 8002aea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002aec:	4a5f      	ldr	r2, [pc, #380]	@ (8002c6c <HAL_GPIO_Init+0x310>)
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	089b      	lsrs	r3, r3, #2
 8002af2:	3302      	adds	r3, #2
 8002af4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002af8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	f003 0303 	and.w	r3, r3, #3
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	220f      	movs	r2, #15
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	693a      	ldr	r2, [r7, #16]
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	4a57      	ldr	r2, [pc, #348]	@ (8002c70 <HAL_GPIO_Init+0x314>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d031      	beq.n	8002b7c <HAL_GPIO_Init+0x220>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	4a56      	ldr	r2, [pc, #344]	@ (8002c74 <HAL_GPIO_Init+0x318>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d02b      	beq.n	8002b78 <HAL_GPIO_Init+0x21c>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	4a55      	ldr	r2, [pc, #340]	@ (8002c78 <HAL_GPIO_Init+0x31c>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d025      	beq.n	8002b74 <HAL_GPIO_Init+0x218>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	4a54      	ldr	r2, [pc, #336]	@ (8002c7c <HAL_GPIO_Init+0x320>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d01f      	beq.n	8002b70 <HAL_GPIO_Init+0x214>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	4a53      	ldr	r2, [pc, #332]	@ (8002c80 <HAL_GPIO_Init+0x324>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d019      	beq.n	8002b6c <HAL_GPIO_Init+0x210>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4a52      	ldr	r2, [pc, #328]	@ (8002c84 <HAL_GPIO_Init+0x328>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d013      	beq.n	8002b68 <HAL_GPIO_Init+0x20c>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4a51      	ldr	r2, [pc, #324]	@ (8002c88 <HAL_GPIO_Init+0x32c>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d00d      	beq.n	8002b64 <HAL_GPIO_Init+0x208>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4a50      	ldr	r2, [pc, #320]	@ (8002c8c <HAL_GPIO_Init+0x330>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d007      	beq.n	8002b60 <HAL_GPIO_Init+0x204>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	4a4f      	ldr	r2, [pc, #316]	@ (8002c90 <HAL_GPIO_Init+0x334>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d101      	bne.n	8002b5c <HAL_GPIO_Init+0x200>
 8002b58:	2308      	movs	r3, #8
 8002b5a:	e010      	b.n	8002b7e <HAL_GPIO_Init+0x222>
 8002b5c:	2309      	movs	r3, #9
 8002b5e:	e00e      	b.n	8002b7e <HAL_GPIO_Init+0x222>
 8002b60:	2307      	movs	r3, #7
 8002b62:	e00c      	b.n	8002b7e <HAL_GPIO_Init+0x222>
 8002b64:	2306      	movs	r3, #6
 8002b66:	e00a      	b.n	8002b7e <HAL_GPIO_Init+0x222>
 8002b68:	2305      	movs	r3, #5
 8002b6a:	e008      	b.n	8002b7e <HAL_GPIO_Init+0x222>
 8002b6c:	2304      	movs	r3, #4
 8002b6e:	e006      	b.n	8002b7e <HAL_GPIO_Init+0x222>
 8002b70:	2303      	movs	r3, #3
 8002b72:	e004      	b.n	8002b7e <HAL_GPIO_Init+0x222>
 8002b74:	2302      	movs	r3, #2
 8002b76:	e002      	b.n	8002b7e <HAL_GPIO_Init+0x222>
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e000      	b.n	8002b7e <HAL_GPIO_Init+0x222>
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	697a      	ldr	r2, [r7, #20]
 8002b80:	f002 0203 	and.w	r2, r2, #3
 8002b84:	0092      	lsls	r2, r2, #2
 8002b86:	4093      	lsls	r3, r2
 8002b88:	461a      	mov	r2, r3
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b90:	4936      	ldr	r1, [pc, #216]	@ (8002c6c <HAL_GPIO_Init+0x310>)
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	089b      	lsrs	r3, r3, #2
 8002b96:	3302      	adds	r3, #2
 8002b98:	693a      	ldr	r2, [r7, #16]
 8002b9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b9e:	4b3d      	ldr	r3, [pc, #244]	@ (8002c94 <HAL_GPIO_Init+0x338>)
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	43db      	mvns	r3, r3
 8002ba8:	693a      	ldr	r2, [r7, #16]
 8002baa:	4013      	ands	r3, r2
 8002bac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d003      	beq.n	8002bc2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002bba:	693a      	ldr	r2, [r7, #16]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002bc2:	4a34      	ldr	r2, [pc, #208]	@ (8002c94 <HAL_GPIO_Init+0x338>)
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bc8:	4b32      	ldr	r3, [pc, #200]	@ (8002c94 <HAL_GPIO_Init+0x338>)
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	43db      	mvns	r3, r3
 8002bd2:	693a      	ldr	r2, [r7, #16]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d003      	beq.n	8002bec <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002be4:	693a      	ldr	r2, [r7, #16]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002bec:	4a29      	ldr	r2, [pc, #164]	@ (8002c94 <HAL_GPIO_Init+0x338>)
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002bf2:	4b28      	ldr	r3, [pc, #160]	@ (8002c94 <HAL_GPIO_Init+0x338>)
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	43db      	mvns	r3, r3
 8002bfc:	693a      	ldr	r2, [r7, #16]
 8002bfe:	4013      	ands	r3, r2
 8002c00:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d003      	beq.n	8002c16 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002c16:	4a1f      	ldr	r2, [pc, #124]	@ (8002c94 <HAL_GPIO_Init+0x338>)
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c1c:	4b1d      	ldr	r3, [pc, #116]	@ (8002c94 <HAL_GPIO_Init+0x338>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	43db      	mvns	r3, r3
 8002c26:	693a      	ldr	r2, [r7, #16]
 8002c28:	4013      	ands	r3, r2
 8002c2a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d003      	beq.n	8002c40 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002c40:	4a14      	ldr	r2, [pc, #80]	@ (8002c94 <HAL_GPIO_Init+0x338>)
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	fa22 f303 	lsr.w	r3, r2, r3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	f47f ae88 	bne.w	800296c <HAL_GPIO_Init+0x10>
  }
}
 8002c5c:	bf00      	nop
 8002c5e:	bf00      	nop
 8002c60:	371c      	adds	r7, #28
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr
 8002c68:	40023800 	.word	0x40023800
 8002c6c:	40013800 	.word	0x40013800
 8002c70:	40020000 	.word	0x40020000
 8002c74:	40020400 	.word	0x40020400
 8002c78:	40020800 	.word	0x40020800
 8002c7c:	40020c00 	.word	0x40020c00
 8002c80:	40021000 	.word	0x40021000
 8002c84:	40021400 	.word	0x40021400
 8002c88:	40021800 	.word	0x40021800
 8002c8c:	40021c00 	.word	0x40021c00
 8002c90:	40022000 	.word	0x40022000
 8002c94:	40013c00 	.word	0x40013c00

08002c98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	460b      	mov	r3, r1
 8002ca2:	807b      	strh	r3, [r7, #2]
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ca8:	787b      	ldrb	r3, [r7, #1]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d003      	beq.n	8002cb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cae:	887a      	ldrh	r2, [r7, #2]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002cb4:	e003      	b.n	8002cbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002cb6:	887b      	ldrh	r3, [r7, #2]
 8002cb8:	041a      	lsls	r2, r3, #16
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	619a      	str	r2, [r3, #24]
}
 8002cbe:	bf00      	nop
 8002cc0:	370c      	adds	r7, #12
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bc80      	pop	{r7}
 8002cc6:	4770      	bx	lr

08002cc8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b085      	sub	sp, #20
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	695b      	ldr	r3, [r3, #20]
 8002cd8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002cda:	887a      	ldrh	r2, [r7, #2]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	041a      	lsls	r2, r3, #16
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	43d9      	mvns	r1, r3
 8002ce6:	887b      	ldrh	r3, [r7, #2]
 8002ce8:	400b      	ands	r3, r1
 8002cea:	431a      	orrs	r2, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	619a      	str	r2, [r3, #24]
}
 8002cf0:	bf00      	nop
 8002cf2:	3714      	adds	r7, #20
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bc80      	pop	{r7}
 8002cf8:	4770      	bx	lr

08002cfa <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002cfa:	b580      	push	{r7, lr}
 8002cfc:	b086      	sub	sp, #24
 8002cfe:	af02      	add	r7, sp, #8
 8002d00:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d101      	bne.n	8002d0c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e101      	b.n	8002f10 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d106      	bne.n	8002d2c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2200      	movs	r2, #0
 8002d22:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f006 fb3a 	bl	80093a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2203      	movs	r2, #3
 8002d30:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d3a:	d102      	bne.n	8002d42 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f003 fbe6 	bl	8006518 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6818      	ldr	r0, [r3, #0]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	7c1a      	ldrb	r2, [r3, #16]
 8002d54:	f88d 2000 	strb.w	r2, [sp]
 8002d58:	3304      	adds	r3, #4
 8002d5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d5c:	f003 fad0 	bl	8006300 <USB_CoreInit>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d005      	beq.n	8002d72 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2202      	movs	r2, #2
 8002d6a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e0ce      	b.n	8002f10 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2100      	movs	r1, #0
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f003 fbdd 	bl	8006538 <USB_SetCurrentMode>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d005      	beq.n	8002d90 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2202      	movs	r2, #2
 8002d88:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e0bf      	b.n	8002f10 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d90:	2300      	movs	r3, #0
 8002d92:	73fb      	strb	r3, [r7, #15]
 8002d94:	e04a      	b.n	8002e2c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002d96:	7bfa      	ldrb	r2, [r7, #15]
 8002d98:	6879      	ldr	r1, [r7, #4]
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	00db      	lsls	r3, r3, #3
 8002d9e:	4413      	add	r3, r2
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	440b      	add	r3, r1
 8002da4:	3315      	adds	r3, #21
 8002da6:	2201      	movs	r2, #1
 8002da8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002daa:	7bfa      	ldrb	r2, [r7, #15]
 8002dac:	6879      	ldr	r1, [r7, #4]
 8002dae:	4613      	mov	r3, r2
 8002db0:	00db      	lsls	r3, r3, #3
 8002db2:	4413      	add	r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	440b      	add	r3, r1
 8002db8:	3314      	adds	r3, #20
 8002dba:	7bfa      	ldrb	r2, [r7, #15]
 8002dbc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002dbe:	7bfa      	ldrb	r2, [r7, #15]
 8002dc0:	7bfb      	ldrb	r3, [r7, #15]
 8002dc2:	b298      	uxth	r0, r3
 8002dc4:	6879      	ldr	r1, [r7, #4]
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	00db      	lsls	r3, r3, #3
 8002dca:	4413      	add	r3, r2
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	440b      	add	r3, r1
 8002dd0:	332e      	adds	r3, #46	@ 0x2e
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002dd6:	7bfa      	ldrb	r2, [r7, #15]
 8002dd8:	6879      	ldr	r1, [r7, #4]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	00db      	lsls	r3, r3, #3
 8002dde:	4413      	add	r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	440b      	add	r3, r1
 8002de4:	3318      	adds	r3, #24
 8002de6:	2200      	movs	r2, #0
 8002de8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002dea:	7bfa      	ldrb	r2, [r7, #15]
 8002dec:	6879      	ldr	r1, [r7, #4]
 8002dee:	4613      	mov	r3, r2
 8002df0:	00db      	lsls	r3, r3, #3
 8002df2:	4413      	add	r3, r2
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	440b      	add	r3, r1
 8002df8:	331c      	adds	r3, #28
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002dfe:	7bfa      	ldrb	r2, [r7, #15]
 8002e00:	6879      	ldr	r1, [r7, #4]
 8002e02:	4613      	mov	r3, r2
 8002e04:	00db      	lsls	r3, r3, #3
 8002e06:	4413      	add	r3, r2
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	440b      	add	r3, r1
 8002e0c:	3320      	adds	r3, #32
 8002e0e:	2200      	movs	r2, #0
 8002e10:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002e12:	7bfa      	ldrb	r2, [r7, #15]
 8002e14:	6879      	ldr	r1, [r7, #4]
 8002e16:	4613      	mov	r3, r2
 8002e18:	00db      	lsls	r3, r3, #3
 8002e1a:	4413      	add	r3, r2
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	440b      	add	r3, r1
 8002e20:	3324      	adds	r3, #36	@ 0x24
 8002e22:	2200      	movs	r2, #0
 8002e24:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e26:	7bfb      	ldrb	r3, [r7, #15]
 8002e28:	3301      	adds	r3, #1
 8002e2a:	73fb      	strb	r3, [r7, #15]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	791b      	ldrb	r3, [r3, #4]
 8002e30:	7bfa      	ldrb	r2, [r7, #15]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d3af      	bcc.n	8002d96 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e36:	2300      	movs	r3, #0
 8002e38:	73fb      	strb	r3, [r7, #15]
 8002e3a:	e044      	b.n	8002ec6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002e3c:	7bfa      	ldrb	r2, [r7, #15]
 8002e3e:	6879      	ldr	r1, [r7, #4]
 8002e40:	4613      	mov	r3, r2
 8002e42:	00db      	lsls	r3, r3, #3
 8002e44:	4413      	add	r3, r2
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	440b      	add	r3, r1
 8002e4a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002e4e:	2200      	movs	r2, #0
 8002e50:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002e52:	7bfa      	ldrb	r2, [r7, #15]
 8002e54:	6879      	ldr	r1, [r7, #4]
 8002e56:	4613      	mov	r3, r2
 8002e58:	00db      	lsls	r3, r3, #3
 8002e5a:	4413      	add	r3, r2
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	440b      	add	r3, r1
 8002e60:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002e64:	7bfa      	ldrb	r2, [r7, #15]
 8002e66:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002e68:	7bfa      	ldrb	r2, [r7, #15]
 8002e6a:	6879      	ldr	r1, [r7, #4]
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	00db      	lsls	r3, r3, #3
 8002e70:	4413      	add	r3, r2
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	440b      	add	r3, r1
 8002e76:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002e7e:	7bfa      	ldrb	r2, [r7, #15]
 8002e80:	6879      	ldr	r1, [r7, #4]
 8002e82:	4613      	mov	r3, r2
 8002e84:	00db      	lsls	r3, r3, #3
 8002e86:	4413      	add	r3, r2
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	440b      	add	r3, r1
 8002e8c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002e90:	2200      	movs	r2, #0
 8002e92:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002e94:	7bfa      	ldrb	r2, [r7, #15]
 8002e96:	6879      	ldr	r1, [r7, #4]
 8002e98:	4613      	mov	r3, r2
 8002e9a:	00db      	lsls	r3, r3, #3
 8002e9c:	4413      	add	r3, r2
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	440b      	add	r3, r1
 8002ea2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002eaa:	7bfa      	ldrb	r2, [r7, #15]
 8002eac:	6879      	ldr	r1, [r7, #4]
 8002eae:	4613      	mov	r3, r2
 8002eb0:	00db      	lsls	r3, r3, #3
 8002eb2:	4413      	add	r3, r2
 8002eb4:	009b      	lsls	r3, r3, #2
 8002eb6:	440b      	add	r3, r1
 8002eb8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ec0:	7bfb      	ldrb	r3, [r7, #15]
 8002ec2:	3301      	adds	r3, #1
 8002ec4:	73fb      	strb	r3, [r7, #15]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	791b      	ldrb	r3, [r3, #4]
 8002eca:	7bfa      	ldrb	r2, [r7, #15]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d3b5      	bcc.n	8002e3c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6818      	ldr	r0, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	7c1a      	ldrb	r2, [r3, #16]
 8002ed8:	f88d 2000 	strb.w	r2, [sp]
 8002edc:	3304      	adds	r3, #4
 8002ede:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ee0:	f003 fb76 	bl	80065d0 <USB_DevInit>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d005      	beq.n	8002ef6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2202      	movs	r2, #2
 8002eee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e00c      	b.n	8002f10 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f004 fbad 	bl	8007668 <USB_DevDisconnect>

  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3710      	adds	r7, #16
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d101      	bne.n	8002f2e <HAL_PCD_Start+0x16>
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	e012      	b.n	8002f54 <HAL_PCD_Start+0x3c>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2201      	movs	r2, #1
 8002f32:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f003 fadc 	bl	80064f8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4618      	mov	r0, r3
 8002f46:	f004 fb6f 	bl	8007628 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002f52:	2300      	movs	r3, #0
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3708      	adds	r7, #8
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002f5c:	b590      	push	{r4, r7, lr}
 8002f5e:	b08d      	sub	sp, #52	@ 0x34
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f6a:	6a3b      	ldr	r3, [r7, #32]
 8002f6c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f004 fc26 	bl	80077c4 <USB_GetMode>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	f040 847e 	bne.w	800387c <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f004 fb8f 	bl	80076a8 <USB_ReadInterrupts>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f000 8474 	beq.w	800387a <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	0a1b      	lsrs	r3, r3, #8
 8002f9c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4618      	mov	r0, r3
 8002fac:	f004 fb7c 	bl	80076a8 <USB_ReadInterrupts>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d107      	bne.n	8002fca <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	695a      	ldr	r2, [r3, #20]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f002 0202 	and.w	r2, r2, #2
 8002fc8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f004 fb6a 	bl	80076a8 <USB_ReadInterrupts>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	f003 0310 	and.w	r3, r3, #16
 8002fda:	2b10      	cmp	r3, #16
 8002fdc:	d161      	bne.n	80030a2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	699a      	ldr	r2, [r3, #24]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f022 0210 	bic.w	r2, r2, #16
 8002fec:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002fee:	6a3b      	ldr	r3, [r7, #32]
 8002ff0:	6a1b      	ldr	r3, [r3, #32]
 8002ff2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	f003 020f 	and.w	r2, r3, #15
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	00db      	lsls	r3, r3, #3
 8002ffe:	4413      	add	r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	4413      	add	r3, r2
 800300a:	3304      	adds	r3, #4
 800300c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	0c5b      	lsrs	r3, r3, #17
 8003012:	f003 030f 	and.w	r3, r3, #15
 8003016:	2b02      	cmp	r3, #2
 8003018:	d124      	bne.n	8003064 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800301a:	69ba      	ldr	r2, [r7, #24]
 800301c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003020:	4013      	ands	r3, r2
 8003022:	2b00      	cmp	r3, #0
 8003024:	d035      	beq.n	8003092 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800302a:	69bb      	ldr	r3, [r7, #24]
 800302c:	091b      	lsrs	r3, r3, #4
 800302e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003030:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003034:	b29b      	uxth	r3, r3
 8003036:	461a      	mov	r2, r3
 8003038:	6a38      	ldr	r0, [r7, #32]
 800303a:	f004 f9a7 	bl	800738c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	68da      	ldr	r2, [r3, #12]
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	091b      	lsrs	r3, r3, #4
 8003046:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800304a:	441a      	add	r2, r3
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	695a      	ldr	r2, [r3, #20]
 8003054:	69bb      	ldr	r3, [r7, #24]
 8003056:	091b      	lsrs	r3, r3, #4
 8003058:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800305c:	441a      	add	r2, r3
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	615a      	str	r2, [r3, #20]
 8003062:	e016      	b.n	8003092 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003064:	69bb      	ldr	r3, [r7, #24]
 8003066:	0c5b      	lsrs	r3, r3, #17
 8003068:	f003 030f 	and.w	r3, r3, #15
 800306c:	2b06      	cmp	r3, #6
 800306e:	d110      	bne.n	8003092 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003076:	2208      	movs	r2, #8
 8003078:	4619      	mov	r1, r3
 800307a:	6a38      	ldr	r0, [r7, #32]
 800307c:	f004 f986 	bl	800738c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	695a      	ldr	r2, [r3, #20]
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	091b      	lsrs	r3, r3, #4
 8003088:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800308c:	441a      	add	r2, r3
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	699a      	ldr	r2, [r3, #24]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f042 0210 	orr.w	r2, r2, #16
 80030a0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f004 fafe 	bl	80076a8 <USB_ReadInterrupts>
 80030ac:	4603      	mov	r3, r0
 80030ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030b2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80030b6:	f040 80a7 	bne.w	8003208 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80030ba:	2300      	movs	r3, #0
 80030bc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4618      	mov	r0, r3
 80030c4:	f004 fb02 	bl	80076cc <USB_ReadDevAllOutEpInterrupt>
 80030c8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80030ca:	e099      	b.n	8003200 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80030cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	f000 808e 	beq.w	80031f4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030de:	b2d2      	uxtb	r2, r2
 80030e0:	4611      	mov	r1, r2
 80030e2:	4618      	mov	r0, r3
 80030e4:	f004 fb24 	bl	8007730 <USB_ReadDevOutEPInterrupt>
 80030e8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d00c      	beq.n	800310e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80030f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f6:	015a      	lsls	r2, r3, #5
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	4413      	add	r3, r2
 80030fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003100:	461a      	mov	r2, r3
 8003102:	2301      	movs	r3, #1
 8003104:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003106:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 fe93 	bl	8003e34 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	f003 0308 	and.w	r3, r3, #8
 8003114:	2b00      	cmp	r3, #0
 8003116:	d00c      	beq.n	8003132 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800311a:	015a      	lsls	r2, r3, #5
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	4413      	add	r3, r2
 8003120:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003124:	461a      	mov	r2, r3
 8003126:	2308      	movs	r3, #8
 8003128:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800312a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 ff69 	bl	8004004 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	f003 0310 	and.w	r3, r3, #16
 8003138:	2b00      	cmp	r3, #0
 800313a:	d008      	beq.n	800314e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800313c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800313e:	015a      	lsls	r2, r3, #5
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	4413      	add	r3, r2
 8003144:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003148:	461a      	mov	r2, r3
 800314a:	2310      	movs	r3, #16
 800314c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	f003 0302 	and.w	r3, r3, #2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d030      	beq.n	80031ba <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003158:	6a3b      	ldr	r3, [r7, #32]
 800315a:	695b      	ldr	r3, [r3, #20]
 800315c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003160:	2b80      	cmp	r3, #128	@ 0x80
 8003162:	d109      	bne.n	8003178 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	69fa      	ldr	r2, [r7, #28]
 800316e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003172:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003176:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003178:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800317a:	4613      	mov	r3, r2
 800317c:	00db      	lsls	r3, r3, #3
 800317e:	4413      	add	r3, r2
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	4413      	add	r3, r2
 800318a:	3304      	adds	r3, #4
 800318c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	78db      	ldrb	r3, [r3, #3]
 8003192:	2b01      	cmp	r3, #1
 8003194:	d108      	bne.n	80031a8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	2200      	movs	r2, #0
 800319a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800319c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	4619      	mov	r1, r3
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f006 fa10 	bl	80095c8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80031a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031aa:	015a      	lsls	r2, r3, #5
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	4413      	add	r3, r2
 80031b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80031b4:	461a      	mov	r2, r3
 80031b6:	2302      	movs	r3, #2
 80031b8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	f003 0320 	and.w	r3, r3, #32
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d008      	beq.n	80031d6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80031c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c6:	015a      	lsls	r2, r3, #5
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	4413      	add	r3, r2
 80031cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80031d0:	461a      	mov	r2, r3
 80031d2:	2320      	movs	r3, #32
 80031d4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d009      	beq.n	80031f4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80031e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e2:	015a      	lsls	r2, r3, #5
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	4413      	add	r3, r2
 80031e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80031ec:	461a      	mov	r2, r3
 80031ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80031f2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80031f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f6:	3301      	adds	r3, #1
 80031f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80031fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031fc:	085b      	lsrs	r3, r3, #1
 80031fe:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003202:	2b00      	cmp	r3, #0
 8003204:	f47f af62 	bne.w	80030cc <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4618      	mov	r0, r3
 800320e:	f004 fa4b 	bl	80076a8 <USB_ReadInterrupts>
 8003212:	4603      	mov	r3, r0
 8003214:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003218:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800321c:	f040 80db 	bne.w	80033d6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4618      	mov	r0, r3
 8003226:	f004 fa6a 	bl	80076fe <USB_ReadDevAllInEpInterrupt>
 800322a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800322c:	2300      	movs	r3, #0
 800322e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003230:	e0cd      	b.n	80033ce <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003234:	f003 0301 	and.w	r3, r3, #1
 8003238:	2b00      	cmp	r3, #0
 800323a:	f000 80c2 	beq.w	80033c2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003244:	b2d2      	uxtb	r2, r2
 8003246:	4611      	mov	r1, r2
 8003248:	4618      	mov	r0, r3
 800324a:	f004 fa8e 	bl	800776a <USB_ReadDevInEPInterrupt>
 800324e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	f003 0301 	and.w	r3, r3, #1
 8003256:	2b00      	cmp	r3, #0
 8003258:	d057      	beq.n	800330a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800325a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800325c:	f003 030f 	and.w	r3, r3, #15
 8003260:	2201      	movs	r2, #1
 8003262:	fa02 f303 	lsl.w	r3, r2, r3
 8003266:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800326e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	43db      	mvns	r3, r3
 8003274:	69f9      	ldr	r1, [r7, #28]
 8003276:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800327a:	4013      	ands	r3, r2
 800327c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800327e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003280:	015a      	lsls	r2, r3, #5
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	4413      	add	r3, r2
 8003286:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800328a:	461a      	mov	r2, r3
 800328c:	2301      	movs	r3, #1
 800328e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	799b      	ldrb	r3, [r3, #6]
 8003294:	2b01      	cmp	r3, #1
 8003296:	d132      	bne.n	80032fe <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003298:	6879      	ldr	r1, [r7, #4]
 800329a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800329c:	4613      	mov	r3, r2
 800329e:	00db      	lsls	r3, r3, #3
 80032a0:	4413      	add	r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	440b      	add	r3, r1
 80032a6:	3320      	adds	r3, #32
 80032a8:	6819      	ldr	r1, [r3, #0]
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032ae:	4613      	mov	r3, r2
 80032b0:	00db      	lsls	r3, r3, #3
 80032b2:	4413      	add	r3, r2
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	4403      	add	r3, r0
 80032b8:	331c      	adds	r3, #28
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4419      	add	r1, r3
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032c2:	4613      	mov	r3, r2
 80032c4:	00db      	lsls	r3, r3, #3
 80032c6:	4413      	add	r3, r2
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	4403      	add	r3, r0
 80032cc:	3320      	adds	r3, #32
 80032ce:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80032d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d113      	bne.n	80032fe <HAL_PCD_IRQHandler+0x3a2>
 80032d6:	6879      	ldr	r1, [r7, #4]
 80032d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032da:	4613      	mov	r3, r2
 80032dc:	00db      	lsls	r3, r3, #3
 80032de:	4413      	add	r3, r2
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	440b      	add	r3, r1
 80032e4:	3324      	adds	r3, #36	@ 0x24
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d108      	bne.n	80032fe <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6818      	ldr	r0, [r3, #0]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80032f6:	461a      	mov	r2, r3
 80032f8:	2101      	movs	r1, #1
 80032fa:	f004 fa93 	bl	8007824 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80032fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003300:	b2db      	uxtb	r3, r3
 8003302:	4619      	mov	r1, r3
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f006 f8da 	bl	80094be <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	f003 0308 	and.w	r3, r3, #8
 8003310:	2b00      	cmp	r3, #0
 8003312:	d008      	beq.n	8003326 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003316:	015a      	lsls	r2, r3, #5
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	4413      	add	r3, r2
 800331c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003320:	461a      	mov	r2, r3
 8003322:	2308      	movs	r3, #8
 8003324:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	f003 0310 	and.w	r3, r3, #16
 800332c:	2b00      	cmp	r3, #0
 800332e:	d008      	beq.n	8003342 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003332:	015a      	lsls	r2, r3, #5
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	4413      	add	r3, r2
 8003338:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800333c:	461a      	mov	r2, r3
 800333e:	2310      	movs	r3, #16
 8003340:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003348:	2b00      	cmp	r3, #0
 800334a:	d008      	beq.n	800335e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800334c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334e:	015a      	lsls	r2, r3, #5
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	4413      	add	r3, r2
 8003354:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003358:	461a      	mov	r2, r3
 800335a:	2340      	movs	r3, #64	@ 0x40
 800335c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	2b00      	cmp	r3, #0
 8003366:	d023      	beq.n	80033b0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003368:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800336a:	6a38      	ldr	r0, [r7, #32]
 800336c:	f003 fa94 	bl	8006898 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003370:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003372:	4613      	mov	r3, r2
 8003374:	00db      	lsls	r3, r3, #3
 8003376:	4413      	add	r3, r2
 8003378:	009b      	lsls	r3, r3, #2
 800337a:	3310      	adds	r3, #16
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	4413      	add	r3, r2
 8003380:	3304      	adds	r3, #4
 8003382:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	78db      	ldrb	r3, [r3, #3]
 8003388:	2b01      	cmp	r3, #1
 800338a:	d108      	bne.n	800339e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	2200      	movs	r2, #0
 8003390:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003394:	b2db      	uxtb	r3, r3
 8003396:	4619      	mov	r1, r3
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f006 f927 	bl	80095ec <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800339e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a0:	015a      	lsls	r2, r3, #5
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	4413      	add	r3, r2
 80033a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80033aa:	461a      	mov	r2, r3
 80033ac:	2302      	movs	r3, #2
 80033ae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d003      	beq.n	80033c2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80033ba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f000 fcac 	bl	8003d1a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80033c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c4:	3301      	adds	r3, #1
 80033c6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80033c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033ca:	085b      	lsrs	r3, r3, #1
 80033cc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80033ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	f47f af2e 	bne.w	8003232 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f004 f964 	bl	80076a8 <USB_ReadInterrupts>
 80033e0:	4603      	mov	r3, r0
 80033e2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80033e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80033ea:	d114      	bne.n	8003416 <HAL_PCD_IRQHandler+0x4ba>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	69fa      	ldr	r2, [r7, #28]
 80033f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80033fa:	f023 0301 	bic.w	r3, r3, #1
 80033fe:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f006 f8d3 	bl	80095ac <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	695a      	ldr	r2, [r3, #20]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003414:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4618      	mov	r0, r3
 800341c:	f004 f944 	bl	80076a8 <USB_ReadInterrupts>
 8003420:	4603      	mov	r3, r0
 8003422:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003426:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800342a:	d112      	bne.n	8003452 <HAL_PCD_IRQHandler+0x4f6>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	f003 0301 	and.w	r3, r3, #1
 8003438:	2b01      	cmp	r3, #1
 800343a:	d102      	bne.n	8003442 <HAL_PCD_IRQHandler+0x4e6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	f006 f88f 	bl	8009560 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	695a      	ldr	r2, [r3, #20]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003450:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4618      	mov	r0, r3
 8003458:	f004 f926 	bl	80076a8 <USB_ReadInterrupts>
 800345c:	4603      	mov	r3, r0
 800345e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003462:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003466:	f040 80b7 	bne.w	80035d8 <HAL_PCD_IRQHandler+0x67c>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	69fa      	ldr	r2, [r7, #28]
 8003474:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003478:	f023 0301 	bic.w	r3, r3, #1
 800347c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	2110      	movs	r1, #16
 8003484:	4618      	mov	r0, r3
 8003486:	f003 fa07 	bl	8006898 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800348a:	2300      	movs	r3, #0
 800348c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800348e:	e046      	b.n	800351e <HAL_PCD_IRQHandler+0x5c2>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003492:	015a      	lsls	r2, r3, #5
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	4413      	add	r3, r2
 8003498:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800349c:	461a      	mov	r2, r3
 800349e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80034a2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80034a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034a6:	015a      	lsls	r2, r3, #5
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	4413      	add	r3, r2
 80034ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034b4:	0151      	lsls	r1, r2, #5
 80034b6:	69fa      	ldr	r2, [r7, #28]
 80034b8:	440a      	add	r2, r1
 80034ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80034be:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80034c2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80034c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034c6:	015a      	lsls	r2, r3, #5
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	4413      	add	r3, r2
 80034cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034d0:	461a      	mov	r2, r3
 80034d2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80034d6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80034d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034da:	015a      	lsls	r2, r3, #5
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	4413      	add	r3, r2
 80034e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034e8:	0151      	lsls	r1, r2, #5
 80034ea:	69fa      	ldr	r2, [r7, #28]
 80034ec:	440a      	add	r2, r1
 80034ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80034f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80034f6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80034f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034fa:	015a      	lsls	r2, r3, #5
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	4413      	add	r3, r2
 8003500:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003508:	0151      	lsls	r1, r2, #5
 800350a:	69fa      	ldr	r2, [r7, #28]
 800350c:	440a      	add	r2, r1
 800350e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003512:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003516:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800351a:	3301      	adds	r3, #1
 800351c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	791b      	ldrb	r3, [r3, #4]
 8003522:	461a      	mov	r2, r3
 8003524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003526:	4293      	cmp	r3, r2
 8003528:	d3b2      	bcc.n	8003490 <HAL_PCD_IRQHandler+0x534>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003530:	69db      	ldr	r3, [r3, #28]
 8003532:	69fa      	ldr	r2, [r7, #28]
 8003534:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003538:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800353c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	7bdb      	ldrb	r3, [r3, #15]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d016      	beq.n	8003574 <HAL_PCD_IRQHandler+0x618>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800354c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003550:	69fa      	ldr	r2, [r7, #28]
 8003552:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003556:	f043 030b 	orr.w	r3, r3, #11
 800355a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003566:	69fa      	ldr	r2, [r7, #28]
 8003568:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800356c:	f043 030b 	orr.w	r3, r3, #11
 8003570:	6453      	str	r3, [r2, #68]	@ 0x44
 8003572:	e015      	b.n	80035a0 <HAL_PCD_IRQHandler+0x644>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800357a:	695b      	ldr	r3, [r3, #20]
 800357c:	69fa      	ldr	r2, [r7, #28]
 800357e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003582:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003586:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800358a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003592:	691b      	ldr	r3, [r3, #16]
 8003594:	69fa      	ldr	r2, [r7, #28]
 8003596:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800359a:	f043 030b 	orr.w	r3, r3, #11
 800359e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	69fa      	ldr	r2, [r7, #28]
 80035aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80035ae:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80035b2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6818      	ldr	r0, [r3, #0]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80035c2:	461a      	mov	r2, r3
 80035c4:	f004 f92e 	bl	8007824 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	695a      	ldr	r2, [r3, #20]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80035d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4618      	mov	r0, r3
 80035de:	f004 f863 	bl	80076a8 <USB_ReadInterrupts>
 80035e2:	4603      	mov	r3, r0
 80035e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035ec:	d123      	bne.n	8003636 <HAL_PCD_IRQHandler+0x6da>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f004 f8f3 	bl	80077de <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f003 f9c1 	bl	8006984 <USB_GetDevSpeed>
 8003602:	4603      	mov	r3, r0
 8003604:	461a      	mov	r2, r3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681c      	ldr	r4, [r3, #0]
 800360e:	f001 f99b 	bl	8004948 <HAL_RCC_GetHCLKFreq>
 8003612:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003618:	461a      	mov	r2, r3
 800361a:	4620      	mov	r0, r4
 800361c:	f002 feca 	bl	80063b4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f005 ff74 	bl	800950e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	695a      	ldr	r2, [r3, #20]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003634:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4618      	mov	r0, r3
 800363c:	f004 f834 	bl	80076a8 <USB_ReadInterrupts>
 8003640:	4603      	mov	r3, r0
 8003642:	f003 0308 	and.w	r3, r3, #8
 8003646:	2b08      	cmp	r3, #8
 8003648:	d10a      	bne.n	8003660 <HAL_PCD_IRQHandler+0x704>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f005 ff51 	bl	80094f2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	695a      	ldr	r2, [r3, #20]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f002 0208 	and.w	r2, r2, #8
 800365e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4618      	mov	r0, r3
 8003666:	f004 f81f 	bl	80076a8 <USB_ReadInterrupts>
 800366a:	4603      	mov	r3, r0
 800366c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003670:	2b80      	cmp	r3, #128	@ 0x80
 8003672:	d123      	bne.n	80036bc <HAL_PCD_IRQHandler+0x760>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003674:	6a3b      	ldr	r3, [r7, #32]
 8003676:	699b      	ldr	r3, [r3, #24]
 8003678:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800367c:	6a3b      	ldr	r3, [r7, #32]
 800367e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003680:	2301      	movs	r3, #1
 8003682:	627b      	str	r3, [r7, #36]	@ 0x24
 8003684:	e014      	b.n	80036b0 <HAL_PCD_IRQHandler+0x754>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003686:	6879      	ldr	r1, [r7, #4]
 8003688:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800368a:	4613      	mov	r3, r2
 800368c:	00db      	lsls	r3, r3, #3
 800368e:	4413      	add	r3, r2
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	440b      	add	r3, r1
 8003694:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	2b01      	cmp	r3, #1
 800369c:	d105      	bne.n	80036aa <HAL_PCD_IRQHandler+0x74e>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800369e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	4619      	mov	r1, r3
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 fb07 	bl	8003cb8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80036aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ac:	3301      	adds	r3, #1
 80036ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	791b      	ldrb	r3, [r3, #4]
 80036b4:	461a      	mov	r2, r3
 80036b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d3e4      	bcc.n	8003686 <HAL_PCD_IRQHandler+0x72a>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4618      	mov	r0, r3
 80036c2:	f003 fff1 	bl	80076a8 <USB_ReadInterrupts>
 80036c6:	4603      	mov	r3, r0
 80036c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036d0:	d13c      	bne.n	800374c <HAL_PCD_IRQHandler+0x7f0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80036d2:	2301      	movs	r3, #1
 80036d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80036d6:	e02b      	b.n	8003730 <HAL_PCD_IRQHandler+0x7d4>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80036d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036da:	015a      	lsls	r2, r3, #5
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	4413      	add	r3, r2
 80036e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80036e8:	6879      	ldr	r1, [r7, #4]
 80036ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036ec:	4613      	mov	r3, r2
 80036ee:	00db      	lsls	r3, r3, #3
 80036f0:	4413      	add	r3, r2
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	440b      	add	r3, r1
 80036f6:	3318      	adds	r3, #24
 80036f8:	781b      	ldrb	r3, [r3, #0]
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d115      	bne.n	800372a <HAL_PCD_IRQHandler+0x7ce>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80036fe:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003700:	2b00      	cmp	r3, #0
 8003702:	da12      	bge.n	800372a <HAL_PCD_IRQHandler+0x7ce>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003704:	6879      	ldr	r1, [r7, #4]
 8003706:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003708:	4613      	mov	r3, r2
 800370a:	00db      	lsls	r3, r3, #3
 800370c:	4413      	add	r3, r2
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	440b      	add	r3, r1
 8003712:	3317      	adds	r3, #23
 8003714:	2201      	movs	r2, #1
 8003716:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800371a:	b2db      	uxtb	r3, r3
 800371c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003720:	b2db      	uxtb	r3, r3
 8003722:	4619      	mov	r1, r3
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f000 fac7 	bl	8003cb8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800372a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800372c:	3301      	adds	r3, #1
 800372e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	791b      	ldrb	r3, [r3, #4]
 8003734:	461a      	mov	r2, r3
 8003736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003738:	4293      	cmp	r3, r2
 800373a:	d3cd      	bcc.n	80036d8 <HAL_PCD_IRQHandler+0x77c>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	695a      	ldr	r2, [r3, #20]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800374a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4618      	mov	r0, r3
 8003752:	f003 ffa9 	bl	80076a8 <USB_ReadInterrupts>
 8003756:	4603      	mov	r3, r0
 8003758:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800375c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003760:	d156      	bne.n	8003810 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003762:	2301      	movs	r3, #1
 8003764:	627b      	str	r3, [r7, #36]	@ 0x24
 8003766:	e045      	b.n	80037f4 <HAL_PCD_IRQHandler+0x898>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800376a:	015a      	lsls	r2, r3, #5
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	4413      	add	r3, r2
 8003770:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003778:	6879      	ldr	r1, [r7, #4]
 800377a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800377c:	4613      	mov	r3, r2
 800377e:	00db      	lsls	r3, r3, #3
 8003780:	4413      	add	r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800378a:	781b      	ldrb	r3, [r3, #0]
 800378c:	2b01      	cmp	r3, #1
 800378e:	d12e      	bne.n	80037ee <HAL_PCD_IRQHandler+0x892>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003790:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003792:	2b00      	cmp	r3, #0
 8003794:	da2b      	bge.n	80037ee <HAL_PCD_IRQHandler+0x892>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80037a2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d121      	bne.n	80037ee <HAL_PCD_IRQHandler+0x892>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80037aa:	6879      	ldr	r1, [r7, #4]
 80037ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037ae:	4613      	mov	r3, r2
 80037b0:	00db      	lsls	r3, r3, #3
 80037b2:	4413      	add	r3, r2
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	440b      	add	r3, r1
 80037b8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80037bc:	2201      	movs	r2, #1
 80037be:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80037c0:	6a3b      	ldr	r3, [r7, #32]
 80037c2:	699b      	ldr	r3, [r3, #24]
 80037c4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80037c8:	6a3b      	ldr	r3, [r7, #32]
 80037ca:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80037cc:	6a3b      	ldr	r3, [r7, #32]
 80037ce:	695b      	ldr	r3, [r3, #20]
 80037d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d10a      	bne.n	80037ee <HAL_PCD_IRQHandler+0x892>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	69fa      	ldr	r2, [r7, #28]
 80037e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80037e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037ea:	6053      	str	r3, [r2, #4]
            break;
 80037ec:	e008      	b.n	8003800 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80037ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f0:	3301      	adds	r3, #1
 80037f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	791b      	ldrb	r3, [r3, #4]
 80037f8:	461a      	mov	r2, r3
 80037fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d3b3      	bcc.n	8003768 <HAL_PCD_IRQHandler+0x80c>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	695a      	ldr	r2, [r3, #20]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800380e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4618      	mov	r0, r3
 8003816:	f003 ff47 	bl	80076a8 <USB_ReadInterrupts>
 800381a:	4603      	mov	r3, r0
 800381c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003820:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003824:	d10a      	bne.n	800383c <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f005 fef2 	bl	8009610 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	695a      	ldr	r2, [r3, #20]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800383a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4618      	mov	r0, r3
 8003842:	f003 ff31 	bl	80076a8 <USB_ReadInterrupts>
 8003846:	4603      	mov	r3, r0
 8003848:	f003 0304 	and.w	r3, r3, #4
 800384c:	2b04      	cmp	r3, #4
 800384e:	d115      	bne.n	800387c <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	f003 0304 	and.w	r3, r3, #4
 800385e:	2b00      	cmp	r3, #0
 8003860:	d002      	beq.n	8003868 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f005 fee2 	bl	800962c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6859      	ldr	r1, [r3, #4]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	69ba      	ldr	r2, [r7, #24]
 8003874:	430a      	orrs	r2, r1
 8003876:	605a      	str	r2, [r3, #4]
 8003878:	e000      	b.n	800387c <HAL_PCD_IRQHandler+0x920>
      return;
 800387a:	bf00      	nop
    }
  }
}
 800387c:	3734      	adds	r7, #52	@ 0x34
 800387e:	46bd      	mov	sp, r7
 8003880:	bd90      	pop	{r4, r7, pc}

08003882 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003882:	b580      	push	{r7, lr}
 8003884:	b082      	sub	sp, #8
 8003886:	af00      	add	r7, sp, #0
 8003888:	6078      	str	r0, [r7, #4]
 800388a:	460b      	mov	r3, r1
 800388c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003894:	2b01      	cmp	r3, #1
 8003896:	d101      	bne.n	800389c <HAL_PCD_SetAddress+0x1a>
 8003898:	2302      	movs	r3, #2
 800389a:	e012      	b.n	80038c2 <HAL_PCD_SetAddress+0x40>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	78fa      	ldrb	r2, [r7, #3]
 80038a8:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	78fa      	ldrb	r2, [r7, #3]
 80038b0:	4611      	mov	r1, r2
 80038b2:	4618      	mov	r0, r3
 80038b4:	f003 fe93 	bl	80075de <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3708      	adds	r7, #8
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80038ca:	b580      	push	{r7, lr}
 80038cc:	b084      	sub	sp, #16
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
 80038d2:	4608      	mov	r0, r1
 80038d4:	4611      	mov	r1, r2
 80038d6:	461a      	mov	r2, r3
 80038d8:	4603      	mov	r3, r0
 80038da:	70fb      	strb	r3, [r7, #3]
 80038dc:	460b      	mov	r3, r1
 80038de:	803b      	strh	r3, [r7, #0]
 80038e0:	4613      	mov	r3, r2
 80038e2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80038e4:	2300      	movs	r3, #0
 80038e6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80038e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	da0f      	bge.n	8003910 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80038f0:	78fb      	ldrb	r3, [r7, #3]
 80038f2:	f003 020f 	and.w	r2, r3, #15
 80038f6:	4613      	mov	r3, r2
 80038f8:	00db      	lsls	r3, r3, #3
 80038fa:	4413      	add	r3, r2
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	3310      	adds	r3, #16
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	4413      	add	r3, r2
 8003904:	3304      	adds	r3, #4
 8003906:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2201      	movs	r2, #1
 800390c:	705a      	strb	r2, [r3, #1]
 800390e:	e00f      	b.n	8003930 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003910:	78fb      	ldrb	r3, [r7, #3]
 8003912:	f003 020f 	and.w	r2, r3, #15
 8003916:	4613      	mov	r3, r2
 8003918:	00db      	lsls	r3, r3, #3
 800391a:	4413      	add	r3, r2
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	4413      	add	r3, r2
 8003926:	3304      	adds	r3, #4
 8003928:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2200      	movs	r2, #0
 800392e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003930:	78fb      	ldrb	r3, [r7, #3]
 8003932:	f003 030f 	and.w	r3, r3, #15
 8003936:	b2da      	uxtb	r2, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800393c:	883a      	ldrh	r2, [r7, #0]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	78ba      	ldrb	r2, [r7, #2]
 8003946:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	785b      	ldrb	r3, [r3, #1]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d004      	beq.n	800395a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	781b      	ldrb	r3, [r3, #0]
 8003954:	461a      	mov	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800395a:	78bb      	ldrb	r3, [r7, #2]
 800395c:	2b02      	cmp	r3, #2
 800395e:	d102      	bne.n	8003966 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800396c:	2b01      	cmp	r3, #1
 800396e:	d101      	bne.n	8003974 <HAL_PCD_EP_Open+0xaa>
 8003970:	2302      	movs	r3, #2
 8003972:	e00e      	b.n	8003992 <HAL_PCD_EP_Open+0xc8>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68f9      	ldr	r1, [r7, #12]
 8003982:	4618      	mov	r0, r3
 8003984:	f003 f822 	bl	80069cc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003990:	7afb      	ldrb	r3, [r7, #11]
}
 8003992:	4618      	mov	r0, r3
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b084      	sub	sp, #16
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
 80039a2:	460b      	mov	r3, r1
 80039a4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80039a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	da0f      	bge.n	80039ce <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039ae:	78fb      	ldrb	r3, [r7, #3]
 80039b0:	f003 020f 	and.w	r2, r3, #15
 80039b4:	4613      	mov	r3, r2
 80039b6:	00db      	lsls	r3, r3, #3
 80039b8:	4413      	add	r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	3310      	adds	r3, #16
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	4413      	add	r3, r2
 80039c2:	3304      	adds	r3, #4
 80039c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2201      	movs	r2, #1
 80039ca:	705a      	strb	r2, [r3, #1]
 80039cc:	e00f      	b.n	80039ee <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039ce:	78fb      	ldrb	r3, [r7, #3]
 80039d0:	f003 020f 	and.w	r2, r3, #15
 80039d4:	4613      	mov	r3, r2
 80039d6:	00db      	lsls	r3, r3, #3
 80039d8:	4413      	add	r3, r2
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80039e0:	687a      	ldr	r2, [r7, #4]
 80039e2:	4413      	add	r3, r2
 80039e4:	3304      	adds	r3, #4
 80039e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2200      	movs	r2, #0
 80039ec:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80039ee:	78fb      	ldrb	r3, [r7, #3]
 80039f0:	f003 030f 	and.w	r3, r3, #15
 80039f4:	b2da      	uxtb	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d101      	bne.n	8003a08 <HAL_PCD_EP_Close+0x6e>
 8003a04:	2302      	movs	r3, #2
 8003a06:	e00e      	b.n	8003a26 <HAL_PCD_EP_Close+0x8c>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68f9      	ldr	r1, [r7, #12]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f003 f85e 	bl	8006ad8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003a24:	2300      	movs	r3, #0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3710      	adds	r7, #16
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}

08003a2e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003a2e:	b580      	push	{r7, lr}
 8003a30:	b086      	sub	sp, #24
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	60f8      	str	r0, [r7, #12]
 8003a36:	607a      	str	r2, [r7, #4]
 8003a38:	603b      	str	r3, [r7, #0]
 8003a3a:	460b      	mov	r3, r1
 8003a3c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a3e:	7afb      	ldrb	r3, [r7, #11]
 8003a40:	f003 020f 	and.w	r2, r3, #15
 8003a44:	4613      	mov	r3, r2
 8003a46:	00db      	lsls	r3, r3, #3
 8003a48:	4413      	add	r3, r2
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003a50:	68fa      	ldr	r2, [r7, #12]
 8003a52:	4413      	add	r3, r2
 8003a54:	3304      	adds	r3, #4
 8003a56:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	2200      	movs	r2, #0
 8003a68:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a70:	7afb      	ldrb	r3, [r7, #11]
 8003a72:	f003 030f 	and.w	r3, r3, #15
 8003a76:	b2da      	uxtb	r2, r3
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	799b      	ldrb	r3, [r3, #6]
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d102      	bne.n	8003a8a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6818      	ldr	r0, [r3, #0]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	799b      	ldrb	r3, [r3, #6]
 8003a92:	461a      	mov	r2, r3
 8003a94:	6979      	ldr	r1, [r7, #20]
 8003a96:	f003 f8fb 	bl	8006c90 <USB_EPStartXfer>

  return HAL_OK;
 8003a9a:	2300      	movs	r3, #0
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3718      	adds	r7, #24
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	460b      	mov	r3, r1
 8003aae:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003ab0:	78fb      	ldrb	r3, [r7, #3]
 8003ab2:	f003 020f 	and.w	r2, r3, #15
 8003ab6:	6879      	ldr	r1, [r7, #4]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	00db      	lsls	r3, r3, #3
 8003abc:	4413      	add	r3, r2
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	440b      	add	r3, r1
 8003ac2:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003ac6:	681b      	ldr	r3, [r3, #0]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bc80      	pop	{r7}
 8003ad0:	4770      	bx	lr

08003ad2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003ad2:	b580      	push	{r7, lr}
 8003ad4:	b086      	sub	sp, #24
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	60f8      	str	r0, [r7, #12]
 8003ada:	607a      	str	r2, [r7, #4]
 8003adc:	603b      	str	r3, [r7, #0]
 8003ade:	460b      	mov	r3, r1
 8003ae0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ae2:	7afb      	ldrb	r3, [r7, #11]
 8003ae4:	f003 020f 	and.w	r2, r3, #15
 8003ae8:	4613      	mov	r3, r2
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	4413      	add	r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	3310      	adds	r3, #16
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	4413      	add	r3, r2
 8003af6:	3304      	adds	r3, #4
 8003af8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	683a      	ldr	r2, [r7, #0]
 8003b04:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b12:	7afb      	ldrb	r3, [r7, #11]
 8003b14:	f003 030f 	and.w	r3, r3, #15
 8003b18:	b2da      	uxtb	r2, r3
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	799b      	ldrb	r3, [r3, #6]
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d102      	bne.n	8003b2c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6818      	ldr	r0, [r3, #0]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	799b      	ldrb	r3, [r3, #6]
 8003b34:	461a      	mov	r2, r3
 8003b36:	6979      	ldr	r1, [r7, #20]
 8003b38:	f003 f8aa 	bl	8006c90 <USB_EPStartXfer>

  return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3718      	adds	r7, #24
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}

08003b46 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b46:	b580      	push	{r7, lr}
 8003b48:	b084      	sub	sp, #16
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
 8003b4e:	460b      	mov	r3, r1
 8003b50:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003b52:	78fb      	ldrb	r3, [r7, #3]
 8003b54:	f003 030f 	and.w	r3, r3, #15
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	7912      	ldrb	r2, [r2, #4]
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d901      	bls.n	8003b64 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e04f      	b.n	8003c04 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003b64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	da0f      	bge.n	8003b8c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b6c:	78fb      	ldrb	r3, [r7, #3]
 8003b6e:	f003 020f 	and.w	r2, r3, #15
 8003b72:	4613      	mov	r3, r2
 8003b74:	00db      	lsls	r3, r3, #3
 8003b76:	4413      	add	r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	3310      	adds	r3, #16
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	4413      	add	r3, r2
 8003b80:	3304      	adds	r3, #4
 8003b82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2201      	movs	r2, #1
 8003b88:	705a      	strb	r2, [r3, #1]
 8003b8a:	e00d      	b.n	8003ba8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003b8c:	78fa      	ldrb	r2, [r7, #3]
 8003b8e:	4613      	mov	r3, r2
 8003b90:	00db      	lsls	r3, r3, #3
 8003b92:	4413      	add	r3, r2
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	4413      	add	r3, r2
 8003b9e:	3304      	adds	r3, #4
 8003ba0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2201      	movs	r2, #1
 8003bac:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003bae:	78fb      	ldrb	r3, [r7, #3]
 8003bb0:	f003 030f 	and.w	r3, r3, #15
 8003bb4:	b2da      	uxtb	r2, r3
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d101      	bne.n	8003bc8 <HAL_PCD_EP_SetStall+0x82>
 8003bc4:	2302      	movs	r3, #2
 8003bc6:	e01d      	b.n	8003c04 <HAL_PCD_EP_SetStall+0xbe>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	68f9      	ldr	r1, [r7, #12]
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f003 fc2f 	bl	800743a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003bdc:	78fb      	ldrb	r3, [r7, #3]
 8003bde:	f003 030f 	and.w	r3, r3, #15
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d109      	bne.n	8003bfa <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6818      	ldr	r0, [r3, #0]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	7999      	ldrb	r1, [r3, #6]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	f003 fe15 	bl	8007824 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003c02:	2300      	movs	r3, #0
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3710      	adds	r7, #16
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}

08003c0c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	460b      	mov	r3, r1
 8003c16:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003c18:	78fb      	ldrb	r3, [r7, #3]
 8003c1a:	f003 030f 	and.w	r3, r3, #15
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	7912      	ldrb	r2, [r2, #4]
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d901      	bls.n	8003c2a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e042      	b.n	8003cb0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003c2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	da0f      	bge.n	8003c52 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c32:	78fb      	ldrb	r3, [r7, #3]
 8003c34:	f003 020f 	and.w	r2, r3, #15
 8003c38:	4613      	mov	r3, r2
 8003c3a:	00db      	lsls	r3, r3, #3
 8003c3c:	4413      	add	r3, r2
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	3310      	adds	r3, #16
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	4413      	add	r3, r2
 8003c46:	3304      	adds	r3, #4
 8003c48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	705a      	strb	r2, [r3, #1]
 8003c50:	e00f      	b.n	8003c72 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c52:	78fb      	ldrb	r3, [r7, #3]
 8003c54:	f003 020f 	and.w	r2, r3, #15
 8003c58:	4613      	mov	r3, r2
 8003c5a:	00db      	lsls	r3, r3, #3
 8003c5c:	4413      	add	r3, r2
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	4413      	add	r3, r2
 8003c68:	3304      	adds	r3, #4
 8003c6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c78:	78fb      	ldrb	r3, [r7, #3]
 8003c7a:	f003 030f 	and.w	r3, r3, #15
 8003c7e:	b2da      	uxtb	r2, r3
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d101      	bne.n	8003c92 <HAL_PCD_EP_ClrStall+0x86>
 8003c8e:	2302      	movs	r3, #2
 8003c90:	e00e      	b.n	8003cb0 <HAL_PCD_EP_ClrStall+0xa4>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2201      	movs	r2, #1
 8003c96:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	68f9      	ldr	r1, [r7, #12]
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f003 fc37 	bl	8007514 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3710      	adds	r7, #16
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b084      	sub	sp, #16
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	460b      	mov	r3, r1
 8003cc2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003cc4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	da0c      	bge.n	8003ce6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ccc:	78fb      	ldrb	r3, [r7, #3]
 8003cce:	f003 020f 	and.w	r2, r3, #15
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	00db      	lsls	r3, r3, #3
 8003cd6:	4413      	add	r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	3310      	adds	r3, #16
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	4413      	add	r3, r2
 8003ce0:	3304      	adds	r3, #4
 8003ce2:	60fb      	str	r3, [r7, #12]
 8003ce4:	e00c      	b.n	8003d00 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003ce6:	78fb      	ldrb	r3, [r7, #3]
 8003ce8:	f003 020f 	and.w	r2, r3, #15
 8003cec:	4613      	mov	r3, r2
 8003cee:	00db      	lsls	r3, r3, #3
 8003cf0:	4413      	add	r3, r2
 8003cf2:	009b      	lsls	r3, r3, #2
 8003cf4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	4413      	add	r3, r2
 8003cfc:	3304      	adds	r3, #4
 8003cfe:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	68f9      	ldr	r1, [r7, #12]
 8003d06:	4618      	mov	r0, r3
 8003d08:	f003 fa5a 	bl	80071c0 <USB_EPStopXfer>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003d10:	7afb      	ldrb	r3, [r7, #11]
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3710      	adds	r7, #16
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b08a      	sub	sp, #40	@ 0x28
 8003d1e:	af02      	add	r7, sp, #8
 8003d20:	6078      	str	r0, [r7, #4]
 8003d22:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003d2e:	683a      	ldr	r2, [r7, #0]
 8003d30:	4613      	mov	r3, r2
 8003d32:	00db      	lsls	r3, r3, #3
 8003d34:	4413      	add	r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	3310      	adds	r3, #16
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	3304      	adds	r3, #4
 8003d40:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	695a      	ldr	r2, [r3, #20]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d901      	bls.n	8003d52 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e06b      	b.n	8003e2a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	691a      	ldr	r2, [r3, #16]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	695b      	ldr	r3, [r3, #20]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	69fa      	ldr	r2, [r7, #28]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d902      	bls.n	8003d6e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	3303      	adds	r3, #3
 8003d72:	089b      	lsrs	r3, r3, #2
 8003d74:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003d76:	e02a      	b.n	8003dce <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	691a      	ldr	r2, [r3, #16]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	695b      	ldr	r3, [r3, #20]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	69fa      	ldr	r2, [r7, #28]
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d902      	bls.n	8003d94 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	3303      	adds	r3, #3
 8003d98:	089b      	lsrs	r3, r3, #2
 8003d9a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	68d9      	ldr	r1, [r3, #12]
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	b2da      	uxtb	r2, r3
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003dac:	9300      	str	r3, [sp, #0]
 8003dae:	4603      	mov	r3, r0
 8003db0:	6978      	ldr	r0, [r7, #20]
 8003db2:	f003 faae 	bl	8007312 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	68da      	ldr	r2, [r3, #12]
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	441a      	add	r2, r3
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	695a      	ldr	r2, [r3, #20]
 8003dc6:	69fb      	ldr	r3, [r7, #28]
 8003dc8:	441a      	add	r2, r3
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	015a      	lsls	r2, r3, #5
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	4413      	add	r3, r2
 8003dd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003dde:	69ba      	ldr	r2, [r7, #24]
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d809      	bhi.n	8003df8 <PCD_WriteEmptyTxFifo+0xde>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	695a      	ldr	r2, [r3, #20]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d203      	bcs.n	8003df8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d1bf      	bne.n	8003d78 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	691a      	ldr	r2, [r3, #16]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	695b      	ldr	r3, [r3, #20]
 8003e00:	429a      	cmp	r2, r3
 8003e02:	d811      	bhi.n	8003e28 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	f003 030f 	and.w	r3, r3, #15
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e10:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	43db      	mvns	r3, r3
 8003e1e:	6939      	ldr	r1, [r7, #16]
 8003e20:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003e24:	4013      	ands	r3, r2
 8003e26:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003e28:	2300      	movs	r3, #0
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3720      	adds	r7, #32
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
	...

08003e34 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b088      	sub	sp, #32
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	333c      	adds	r3, #60	@ 0x3c
 8003e4c:	3304      	adds	r3, #4
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	015a      	lsls	r2, r3, #5
 8003e56:	69bb      	ldr	r3, [r7, #24]
 8003e58:	4413      	add	r3, r2
 8003e5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	799b      	ldrb	r3, [r3, #6]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d17b      	bne.n	8003f62 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	f003 0308 	and.w	r3, r3, #8
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d015      	beq.n	8003ea0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	4a61      	ldr	r2, [pc, #388]	@ (8003ffc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	f240 80b9 	bls.w	8003ff0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	f000 80b3 	beq.w	8003ff0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	015a      	lsls	r2, r3, #5
 8003e8e:	69bb      	ldr	r3, [r7, #24]
 8003e90:	4413      	add	r3, r2
 8003e92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e96:	461a      	mov	r2, r3
 8003e98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e9c:	6093      	str	r3, [r2, #8]
 8003e9e:	e0a7      	b.n	8003ff0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	f003 0320 	and.w	r3, r3, #32
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d009      	beq.n	8003ebe <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	015a      	lsls	r2, r3, #5
 8003eae:	69bb      	ldr	r3, [r7, #24]
 8003eb0:	4413      	add	r3, r2
 8003eb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	2320      	movs	r3, #32
 8003eba:	6093      	str	r3, [r2, #8]
 8003ebc:	e098      	b.n	8003ff0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	f040 8093 	bne.w	8003ff0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	4a4b      	ldr	r2, [pc, #300]	@ (8003ffc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d90f      	bls.n	8003ef2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00a      	beq.n	8003ef2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	015a      	lsls	r2, r3, #5
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ee8:	461a      	mov	r2, r3
 8003eea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003eee:	6093      	str	r3, [r2, #8]
 8003ef0:	e07e      	b.n	8003ff0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003ef2:	683a      	ldr	r2, [r7, #0]
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	00db      	lsls	r3, r3, #3
 8003ef8:	4413      	add	r3, r2
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	4413      	add	r3, r2
 8003f04:	3304      	adds	r3, #4
 8003f06:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6a1a      	ldr	r2, [r3, #32]
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	0159      	lsls	r1, r3, #5
 8003f10:	69bb      	ldr	r3, [r7, #24]
 8003f12:	440b      	add	r3, r1
 8003f14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f18:	691b      	ldr	r3, [r3, #16]
 8003f1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f1e:	1ad2      	subs	r2, r2, r3
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d114      	bne.n	8003f54 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d109      	bne.n	8003f46 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6818      	ldr	r0, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	2101      	movs	r1, #1
 8003f40:	f003 fc70 	bl	8007824 <USB_EP0_OutStart>
 8003f44:	e006      	b.n	8003f54 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	68da      	ldr	r2, [r3, #12]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	695b      	ldr	r3, [r3, #20]
 8003f4e:	441a      	add	r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	4619      	mov	r1, r3
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f005 fa94 	bl	8009488 <HAL_PCD_DataOutStageCallback>
 8003f60:	e046      	b.n	8003ff0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	4a26      	ldr	r2, [pc, #152]	@ (8004000 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d124      	bne.n	8003fb4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d00a      	beq.n	8003f8a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	015a      	lsls	r2, r3, #5
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	4413      	add	r3, r2
 8003f7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f80:	461a      	mov	r2, r3
 8003f82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f86:	6093      	str	r3, [r2, #8]
 8003f88:	e032      	b.n	8003ff0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	f003 0320 	and.w	r3, r3, #32
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d008      	beq.n	8003fa6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	015a      	lsls	r2, r3, #5
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	4413      	add	r3, r2
 8003f9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	2320      	movs	r3, #32
 8003fa4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	4619      	mov	r1, r3
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f005 fa6b 	bl	8009488 <HAL_PCD_DataOutStageCallback>
 8003fb2:	e01d      	b.n	8003ff0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d114      	bne.n	8003fe4 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003fba:	6879      	ldr	r1, [r7, #4]
 8003fbc:	683a      	ldr	r2, [r7, #0]
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	00db      	lsls	r3, r3, #3
 8003fc2:	4413      	add	r3, r2
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	440b      	add	r3, r1
 8003fc8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d108      	bne.n	8003fe4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6818      	ldr	r0, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003fdc:	461a      	mov	r2, r3
 8003fde:	2100      	movs	r1, #0
 8003fe0:	f003 fc20 	bl	8007824 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	4619      	mov	r1, r3
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f005 fa4c 	bl	8009488 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3720      	adds	r7, #32
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	4f54300a 	.word	0x4f54300a
 8004000:	4f54310a 	.word	0x4f54310a

08004004 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b086      	sub	sp, #24
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	333c      	adds	r3, #60	@ 0x3c
 800401c:	3304      	adds	r3, #4
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	015a      	lsls	r2, r3, #5
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	4413      	add	r3, r2
 800402a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	4a15      	ldr	r2, [pc, #84]	@ (800408c <PCD_EP_OutSetupPacket_int+0x88>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d90e      	bls.n	8004058 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004040:	2b00      	cmp	r3, #0
 8004042:	d009      	beq.n	8004058 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	015a      	lsls	r2, r3, #5
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	4413      	add	r3, r2
 800404c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004050:	461a      	mov	r2, r3
 8004052:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004056:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	f005 fa03 	bl	8009464 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	4a0a      	ldr	r2, [pc, #40]	@ (800408c <PCD_EP_OutSetupPacket_int+0x88>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d90c      	bls.n	8004080 <PCD_EP_OutSetupPacket_int+0x7c>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	799b      	ldrb	r3, [r3, #6]
 800406a:	2b01      	cmp	r3, #1
 800406c:	d108      	bne.n	8004080 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6818      	ldr	r0, [r3, #0]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004078:	461a      	mov	r2, r3
 800407a:	2101      	movs	r1, #1
 800407c:	f003 fbd2 	bl	8007824 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004080:	2300      	movs	r3, #0
}
 8004082:	4618      	mov	r0, r3
 8004084:	3718      	adds	r7, #24
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	4f54300a 	.word	0x4f54300a

08004090 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004090:	b480      	push	{r7}
 8004092:	b085      	sub	sp, #20
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
 8004098:	460b      	mov	r3, r1
 800409a:	70fb      	strb	r3, [r7, #3]
 800409c:	4613      	mov	r3, r2
 800409e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80040a8:	78fb      	ldrb	r3, [r7, #3]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d107      	bne.n	80040be <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80040ae:	883b      	ldrh	r3, [r7, #0]
 80040b0:	0419      	lsls	r1, r3, #16
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68ba      	ldr	r2, [r7, #8]
 80040b8:	430a      	orrs	r2, r1
 80040ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80040bc:	e028      	b.n	8004110 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040c4:	0c1b      	lsrs	r3, r3, #16
 80040c6:	68ba      	ldr	r2, [r7, #8]
 80040c8:	4413      	add	r3, r2
 80040ca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80040cc:	2300      	movs	r3, #0
 80040ce:	73fb      	strb	r3, [r7, #15]
 80040d0:	e00d      	b.n	80040ee <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	7bfb      	ldrb	r3, [r7, #15]
 80040d8:	3340      	adds	r3, #64	@ 0x40
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	4413      	add	r3, r2
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	0c1b      	lsrs	r3, r3, #16
 80040e2:	68ba      	ldr	r2, [r7, #8]
 80040e4:	4413      	add	r3, r2
 80040e6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80040e8:	7bfb      	ldrb	r3, [r7, #15]
 80040ea:	3301      	adds	r3, #1
 80040ec:	73fb      	strb	r3, [r7, #15]
 80040ee:	7bfa      	ldrb	r2, [r7, #15]
 80040f0:	78fb      	ldrb	r3, [r7, #3]
 80040f2:	3b01      	subs	r3, #1
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d3ec      	bcc.n	80040d2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80040f8:	883b      	ldrh	r3, [r7, #0]
 80040fa:	0418      	lsls	r0, r3, #16
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6819      	ldr	r1, [r3, #0]
 8004100:	78fb      	ldrb	r3, [r7, #3]
 8004102:	3b01      	subs	r3, #1
 8004104:	68ba      	ldr	r2, [r7, #8]
 8004106:	4302      	orrs	r2, r0
 8004108:	3340      	adds	r3, #64	@ 0x40
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	440b      	add	r3, r1
 800410e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3714      	adds	r7, #20
 8004116:	46bd      	mov	sp, r7
 8004118:	bc80      	pop	{r7}
 800411a:	4770      	bx	lr

0800411c <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	460b      	mov	r3, r1
 8004126:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	887a      	ldrh	r2, [r7, #2]
 800412e:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004130:	2300      	movs	r3, #0
}
 8004132:	4618      	mov	r0, r3
 8004134:	370c      	adds	r7, #12
 8004136:	46bd      	mov	sp, r7
 8004138:	bc80      	pop	{r7}
 800413a:	4770      	bx	lr

0800413c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b08a      	sub	sp, #40	@ 0x28
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d101      	bne.n	800414e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e23b      	b.n	80045c6 <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0301 	and.w	r3, r3, #1
 8004156:	2b00      	cmp	r3, #0
 8004158:	d050      	beq.n	80041fc <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800415a:	4b9e      	ldr	r3, [pc, #632]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	f003 030c 	and.w	r3, r3, #12
 8004162:	2b04      	cmp	r3, #4
 8004164:	d00c      	beq.n	8004180 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004166:	4b9b      	ldr	r3, [pc, #620]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800416e:	2b08      	cmp	r3, #8
 8004170:	d112      	bne.n	8004198 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004172:	4b98      	ldr	r3, [pc, #608]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800417a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800417e:	d10b      	bne.n	8004198 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004180:	4b94      	ldr	r3, [pc, #592]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d036      	beq.n	80041fa <HAL_RCC_OscConfig+0xbe>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d132      	bne.n	80041fa <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	e216      	b.n	80045c6 <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	685a      	ldr	r2, [r3, #4]
 800419c:	4b8e      	ldr	r3, [pc, #568]	@ (80043d8 <HAL_RCC_OscConfig+0x29c>)
 800419e:	b2d2      	uxtb	r2, r2
 80041a0:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d013      	beq.n	80041d2 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041aa:	f7fd fabd 	bl	8001728 <HAL_GetTick>
 80041ae:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041b0:	e008      	b.n	80041c4 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041b2:	f7fd fab9 	bl	8001728 <HAL_GetTick>
 80041b6:	4602      	mov	r2, r0
 80041b8:	6a3b      	ldr	r3, [r7, #32]
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	2b64      	cmp	r3, #100	@ 0x64
 80041be:	d901      	bls.n	80041c4 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 80041c0:	2303      	movs	r3, #3
 80041c2:	e200      	b.n	80045c6 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041c4:	4b83      	ldr	r3, [pc, #524]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d0f0      	beq.n	80041b2 <HAL_RCC_OscConfig+0x76>
 80041d0:	e014      	b.n	80041fc <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041d2:	f7fd faa9 	bl	8001728 <HAL_GetTick>
 80041d6:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041d8:	e008      	b.n	80041ec <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041da:	f7fd faa5 	bl	8001728 <HAL_GetTick>
 80041de:	4602      	mov	r2, r0
 80041e0:	6a3b      	ldr	r3, [r7, #32]
 80041e2:	1ad3      	subs	r3, r2, r3
 80041e4:	2b64      	cmp	r3, #100	@ 0x64
 80041e6:	d901      	bls.n	80041ec <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80041e8:	2303      	movs	r3, #3
 80041ea:	e1ec      	b.n	80045c6 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041ec:	4b79      	ldr	r3, [pc, #484]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d1f0      	bne.n	80041da <HAL_RCC_OscConfig+0x9e>
 80041f8:	e000      	b.n	80041fc <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041fa:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0302 	and.w	r3, r3, #2
 8004204:	2b00      	cmp	r3, #0
 8004206:	d077      	beq.n	80042f8 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004208:	4b72      	ldr	r3, [pc, #456]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	f003 030c 	and.w	r3, r3, #12
 8004210:	2b00      	cmp	r3, #0
 8004212:	d00b      	beq.n	800422c <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004214:	4b6f      	ldr	r3, [pc, #444]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800421c:	2b08      	cmp	r3, #8
 800421e:	d126      	bne.n	800426e <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004220:	4b6c      	ldr	r3, [pc, #432]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d120      	bne.n	800426e <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800422c:	4b69      	ldr	r3, [pc, #420]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0302 	and.w	r3, r3, #2
 8004234:	2b00      	cmp	r3, #0
 8004236:	d005      	beq.n	8004244 <HAL_RCC_OscConfig+0x108>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d001      	beq.n	8004244 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e1c0      	b.n	80045c6 <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004244:	4b63      	ldr	r3, [pc, #396]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	691b      	ldr	r3, [r3, #16]
 8004250:	21f8      	movs	r1, #248	@ 0xf8
 8004252:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004254:	69b9      	ldr	r1, [r7, #24]
 8004256:	fa91 f1a1 	rbit	r1, r1
 800425a:	6179      	str	r1, [r7, #20]
  return result;
 800425c:	6979      	ldr	r1, [r7, #20]
 800425e:	fab1 f181 	clz	r1, r1
 8004262:	b2c9      	uxtb	r1, r1
 8004264:	408b      	lsls	r3, r1
 8004266:	495b      	ldr	r1, [pc, #364]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 8004268:	4313      	orrs	r3, r2
 800426a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800426c:	e044      	b.n	80042f8 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d02a      	beq.n	80042cc <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004276:	4b59      	ldr	r3, [pc, #356]	@ (80043dc <HAL_RCC_OscConfig+0x2a0>)
 8004278:	2201      	movs	r2, #1
 800427a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800427c:	f7fd fa54 	bl	8001728 <HAL_GetTick>
 8004280:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004282:	e008      	b.n	8004296 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004284:	f7fd fa50 	bl	8001728 <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	6a3b      	ldr	r3, [r7, #32]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	2b02      	cmp	r3, #2
 8004290:	d901      	bls.n	8004296 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e197      	b.n	80045c6 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004296:	4b4f      	ldr	r3, [pc, #316]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d0f0      	beq.n	8004284 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042a2:	4b4c      	ldr	r3, [pc, #304]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	21f8      	movs	r1, #248	@ 0xf8
 80042b0:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b2:	6939      	ldr	r1, [r7, #16]
 80042b4:	fa91 f1a1 	rbit	r1, r1
 80042b8:	60f9      	str	r1, [r7, #12]
  return result;
 80042ba:	68f9      	ldr	r1, [r7, #12]
 80042bc:	fab1 f181 	clz	r1, r1
 80042c0:	b2c9      	uxtb	r1, r1
 80042c2:	408b      	lsls	r3, r1
 80042c4:	4943      	ldr	r1, [pc, #268]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	600b      	str	r3, [r1, #0]
 80042ca:	e015      	b.n	80042f8 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042cc:	4b43      	ldr	r3, [pc, #268]	@ (80043dc <HAL_RCC_OscConfig+0x2a0>)
 80042ce:	2200      	movs	r2, #0
 80042d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042d2:	f7fd fa29 	bl	8001728 <HAL_GetTick>
 80042d6:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042d8:	e008      	b.n	80042ec <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042da:	f7fd fa25 	bl	8001728 <HAL_GetTick>
 80042de:	4602      	mov	r2, r0
 80042e0:	6a3b      	ldr	r3, [r7, #32]
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d901      	bls.n	80042ec <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e16c      	b.n	80045c6 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042ec:	4b39      	ldr	r3, [pc, #228]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0302 	and.w	r3, r3, #2
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d1f0      	bne.n	80042da <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0308 	and.w	r3, r3, #8
 8004300:	2b00      	cmp	r3, #0
 8004302:	d030      	beq.n	8004366 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	695b      	ldr	r3, [r3, #20]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d016      	beq.n	800433a <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800430c:	4b34      	ldr	r3, [pc, #208]	@ (80043e0 <HAL_RCC_OscConfig+0x2a4>)
 800430e:	2201      	movs	r2, #1
 8004310:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004312:	f7fd fa09 	bl	8001728 <HAL_GetTick>
 8004316:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004318:	e008      	b.n	800432c <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800431a:	f7fd fa05 	bl	8001728 <HAL_GetTick>
 800431e:	4602      	mov	r2, r0
 8004320:	6a3b      	ldr	r3, [r7, #32]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	2b02      	cmp	r3, #2
 8004326:	d901      	bls.n	800432c <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e14c      	b.n	80045c6 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800432c:	4b29      	ldr	r3, [pc, #164]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 800432e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004330:	f003 0302 	and.w	r3, r3, #2
 8004334:	2b00      	cmp	r3, #0
 8004336:	d0f0      	beq.n	800431a <HAL_RCC_OscConfig+0x1de>
 8004338:	e015      	b.n	8004366 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800433a:	4b29      	ldr	r3, [pc, #164]	@ (80043e0 <HAL_RCC_OscConfig+0x2a4>)
 800433c:	2200      	movs	r2, #0
 800433e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004340:	f7fd f9f2 	bl	8001728 <HAL_GetTick>
 8004344:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004346:	e008      	b.n	800435a <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004348:	f7fd f9ee 	bl	8001728 <HAL_GetTick>
 800434c:	4602      	mov	r2, r0
 800434e:	6a3b      	ldr	r3, [r7, #32]
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	2b02      	cmp	r3, #2
 8004354:	d901      	bls.n	800435a <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e135      	b.n	80045c6 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800435a:	4b1e      	ldr	r3, [pc, #120]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 800435c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800435e:	f003 0302 	and.w	r3, r3, #2
 8004362:	2b00      	cmp	r3, #0
 8004364:	d1f0      	bne.n	8004348 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0304 	and.w	r3, r3, #4
 800436e:	2b00      	cmp	r3, #0
 8004370:	f000 8087 	beq.w	8004482 <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004374:	2300      	movs	r3, #0
 8004376:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800437a:	4b16      	ldr	r3, [pc, #88]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 800437c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800437e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d110      	bne.n	80043a8 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004386:	2300      	movs	r3, #0
 8004388:	60bb      	str	r3, [r7, #8]
 800438a:	4b12      	ldr	r3, [pc, #72]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 800438c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800438e:	4a11      	ldr	r2, [pc, #68]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 8004390:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004394:	6413      	str	r3, [r2, #64]	@ 0x40
 8004396:	4b0f      	ldr	r3, [pc, #60]	@ (80043d4 <HAL_RCC_OscConfig+0x298>)
 8004398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800439a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800439e:	60bb      	str	r3, [r7, #8]
 80043a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043a2:	2301      	movs	r3, #1
 80043a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80043a8:	4b0e      	ldr	r3, [pc, #56]	@ (80043e4 <HAL_RCC_OscConfig+0x2a8>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a0d      	ldr	r2, [pc, #52]	@ (80043e4 <HAL_RCC_OscConfig+0x2a8>)
 80043ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043b2:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043b4:	4b0b      	ldr	r3, [pc, #44]	@ (80043e4 <HAL_RCC_OscConfig+0x2a8>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d122      	bne.n	8004406 <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043c0:	4b08      	ldr	r3, [pc, #32]	@ (80043e4 <HAL_RCC_OscConfig+0x2a8>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a07      	ldr	r2, [pc, #28]	@ (80043e4 <HAL_RCC_OscConfig+0x2a8>)
 80043c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043cc:	f7fd f9ac 	bl	8001728 <HAL_GetTick>
 80043d0:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043d2:	e012      	b.n	80043fa <HAL_RCC_OscConfig+0x2be>
 80043d4:	40023800 	.word	0x40023800
 80043d8:	40023802 	.word	0x40023802
 80043dc:	42470000 	.word	0x42470000
 80043e0:	42470e80 	.word	0x42470e80
 80043e4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043e8:	f7fd f99e 	bl	8001728 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	6a3b      	ldr	r3, [r7, #32]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	d901      	bls.n	80043fa <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e0e5      	b.n	80045c6 <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043fa:	4b75      	ldr	r3, [pc, #468]	@ (80045d0 <HAL_RCC_OscConfig+0x494>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004402:	2b00      	cmp	r3, #0
 8004404:	d0f0      	beq.n	80043e8 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	689a      	ldr	r2, [r3, #8]
 800440a:	4b72      	ldr	r3, [pc, #456]	@ (80045d4 <HAL_RCC_OscConfig+0x498>)
 800440c:	b2d2      	uxtb	r2, r2
 800440e:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d015      	beq.n	8004444 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004418:	f7fd f986 	bl	8001728 <HAL_GetTick>
 800441c:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800441e:	e00a      	b.n	8004436 <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004420:	f7fd f982 	bl	8001728 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	6a3b      	ldr	r3, [r7, #32]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800442e:	4293      	cmp	r3, r2
 8004430:	d901      	bls.n	8004436 <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 8004432:	2303      	movs	r3, #3
 8004434:	e0c7      	b.n	80045c6 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004436:	4b68      	ldr	r3, [pc, #416]	@ (80045d8 <HAL_RCC_OscConfig+0x49c>)
 8004438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800443a:	f003 0302 	and.w	r3, r3, #2
 800443e:	2b00      	cmp	r3, #0
 8004440:	d0ee      	beq.n	8004420 <HAL_RCC_OscConfig+0x2e4>
 8004442:	e014      	b.n	800446e <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004444:	f7fd f970 	bl	8001728 <HAL_GetTick>
 8004448:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800444a:	e00a      	b.n	8004462 <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800444c:	f7fd f96c 	bl	8001728 <HAL_GetTick>
 8004450:	4602      	mov	r2, r0
 8004452:	6a3b      	ldr	r3, [r7, #32]
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	f241 3288 	movw	r2, #5000	@ 0x1388
 800445a:	4293      	cmp	r3, r2
 800445c:	d901      	bls.n	8004462 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e0b1      	b.n	80045c6 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004462:	4b5d      	ldr	r3, [pc, #372]	@ (80045d8 <HAL_RCC_OscConfig+0x49c>)
 8004464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004466:	f003 0302 	and.w	r3, r3, #2
 800446a:	2b00      	cmp	r3, #0
 800446c:	d1ee      	bne.n	800444c <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800446e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004472:	2b01      	cmp	r3, #1
 8004474:	d105      	bne.n	8004482 <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004476:	4b58      	ldr	r3, [pc, #352]	@ (80045d8 <HAL_RCC_OscConfig+0x49c>)
 8004478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447a:	4a57      	ldr	r2, [pc, #348]	@ (80045d8 <HAL_RCC_OscConfig+0x49c>)
 800447c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004480:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	2b00      	cmp	r3, #0
 8004488:	f000 809c 	beq.w	80045c4 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800448c:	4b52      	ldr	r3, [pc, #328]	@ (80045d8 <HAL_RCC_OscConfig+0x49c>)
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	f003 030c 	and.w	r3, r3, #12
 8004494:	2b08      	cmp	r3, #8
 8004496:	d061      	beq.n	800455c <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	699b      	ldr	r3, [r3, #24]
 800449c:	2b02      	cmp	r3, #2
 800449e:	d146      	bne.n	800452e <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044a0:	4b4e      	ldr	r3, [pc, #312]	@ (80045dc <HAL_RCC_OscConfig+0x4a0>)
 80044a2:	2200      	movs	r2, #0
 80044a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a6:	f7fd f93f 	bl	8001728 <HAL_GetTick>
 80044aa:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044ac:	e008      	b.n	80044c0 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044ae:	f7fd f93b 	bl	8001728 <HAL_GetTick>
 80044b2:	4602      	mov	r2, r0
 80044b4:	6a3b      	ldr	r3, [r7, #32]
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	2b64      	cmp	r3, #100	@ 0x64
 80044ba:	d901      	bls.n	80044c0 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 80044bc:	2303      	movs	r3, #3
 80044be:	e082      	b.n	80045c6 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044c0:	4b45      	ldr	r3, [pc, #276]	@ (80045d8 <HAL_RCC_OscConfig+0x49c>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d1f0      	bne.n	80044ae <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044cc:	4b42      	ldr	r3, [pc, #264]	@ (80045d8 <HAL_RCC_OscConfig+0x49c>)
 80044ce:	685a      	ldr	r2, [r3, #4]
 80044d0:	4b43      	ldr	r3, [pc, #268]	@ (80045e0 <HAL_RCC_OscConfig+0x4a4>)
 80044d2:	4013      	ands	r3, r2
 80044d4:	687a      	ldr	r2, [r7, #4]
 80044d6:	69d1      	ldr	r1, [r2, #28]
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	6a12      	ldr	r2, [r2, #32]
 80044dc:	4311      	orrs	r1, r2
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044e2:	0192      	lsls	r2, r2, #6
 80044e4:	4311      	orrs	r1, r2
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80044ea:	0612      	lsls	r2, r2, #24
 80044ec:	4311      	orrs	r1, r2
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80044f2:	0852      	lsrs	r2, r2, #1
 80044f4:	3a01      	subs	r2, #1
 80044f6:	0412      	lsls	r2, r2, #16
 80044f8:	430a      	orrs	r2, r1
 80044fa:	4937      	ldr	r1, [pc, #220]	@ (80045d8 <HAL_RCC_OscConfig+0x49c>)
 80044fc:	4313      	orrs	r3, r2
 80044fe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004500:	4b36      	ldr	r3, [pc, #216]	@ (80045dc <HAL_RCC_OscConfig+0x4a0>)
 8004502:	2201      	movs	r2, #1
 8004504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004506:	f7fd f90f 	bl	8001728 <HAL_GetTick>
 800450a:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800450c:	e008      	b.n	8004520 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800450e:	f7fd f90b 	bl	8001728 <HAL_GetTick>
 8004512:	4602      	mov	r2, r0
 8004514:	6a3b      	ldr	r3, [r7, #32]
 8004516:	1ad3      	subs	r3, r2, r3
 8004518:	2b64      	cmp	r3, #100	@ 0x64
 800451a:	d901      	bls.n	8004520 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 800451c:	2303      	movs	r3, #3
 800451e:	e052      	b.n	80045c6 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004520:	4b2d      	ldr	r3, [pc, #180]	@ (80045d8 <HAL_RCC_OscConfig+0x49c>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d0f0      	beq.n	800450e <HAL_RCC_OscConfig+0x3d2>
 800452c:	e04a      	b.n	80045c4 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800452e:	4b2b      	ldr	r3, [pc, #172]	@ (80045dc <HAL_RCC_OscConfig+0x4a0>)
 8004530:	2200      	movs	r2, #0
 8004532:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004534:	f7fd f8f8 	bl	8001728 <HAL_GetTick>
 8004538:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800453a:	e008      	b.n	800454e <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800453c:	f7fd f8f4 	bl	8001728 <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	6a3b      	ldr	r3, [r7, #32]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	2b64      	cmp	r3, #100	@ 0x64
 8004548:	d901      	bls.n	800454e <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 800454a:	2303      	movs	r3, #3
 800454c:	e03b      	b.n	80045c6 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800454e:	4b22      	ldr	r3, [pc, #136]	@ (80045d8 <HAL_RCC_OscConfig+0x49c>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d1f0      	bne.n	800453c <HAL_RCC_OscConfig+0x400>
 800455a:	e033      	b.n	80045c4 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d101      	bne.n	8004568 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e02e      	b.n	80045c6 <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8004568:	4b1b      	ldr	r3, [pc, #108]	@ (80045d8 <HAL_RCC_OscConfig+0x49c>)
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800456e:	69fb      	ldr	r3, [r7, #28]
 8004570:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	69db      	ldr	r3, [r3, #28]
 8004578:	429a      	cmp	r2, r3
 800457a:	d121      	bne.n	80045c0 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004586:	429a      	cmp	r2, r3
 8004588:	d11a      	bne.n	80045c0 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800458a:	69fa      	ldr	r2, [r7, #28]
 800458c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004590:	4013      	ands	r3, r2
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004596:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004598:	4293      	cmp	r3, r2
 800459a:	d111      	bne.n	80045c0 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800459c:	69fb      	ldr	r3, [r7, #28]
 800459e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045a6:	085b      	lsrs	r3, r3, #1
 80045a8:	3b01      	subs	r3, #1
 80045aa:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d107      	bne.n	80045c0 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ba:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045bc:	429a      	cmp	r2, r3
 80045be:	d001      	beq.n	80045c4 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	e000      	b.n	80045c6 <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 80045c4:	2300      	movs	r3, #0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3728      	adds	r7, #40	@ 0x28
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	40007000 	.word	0x40007000
 80045d4:	40023870 	.word	0x40023870
 80045d8:	40023800 	.word	0x40023800
 80045dc:	42470060 	.word	0x42470060
 80045e0:	f0bc8000 	.word	0xf0bc8000

080045e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b086      	sub	sp, #24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d101      	bne.n	80045f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e0d2      	b.n	800479e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045f8:	4b6b      	ldr	r3, [pc, #428]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f003 030f 	and.w	r3, r3, #15
 8004600:	683a      	ldr	r2, [r7, #0]
 8004602:	429a      	cmp	r2, r3
 8004604:	d90c      	bls.n	8004620 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004606:	4b68      	ldr	r3, [pc, #416]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 8004608:	683a      	ldr	r2, [r7, #0]
 800460a:	b2d2      	uxtb	r2, r2
 800460c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800460e:	4b66      	ldr	r3, [pc, #408]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 030f 	and.w	r3, r3, #15
 8004616:	683a      	ldr	r2, [r7, #0]
 8004618:	429a      	cmp	r2, r3
 800461a:	d001      	beq.n	8004620 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e0be      	b.n	800479e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0302 	and.w	r3, r3, #2
 8004628:	2b00      	cmp	r3, #0
 800462a:	d020      	beq.n	800466e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 0304 	and.w	r3, r3, #4
 8004634:	2b00      	cmp	r3, #0
 8004636:	d005      	beq.n	8004644 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004638:	4b5c      	ldr	r3, [pc, #368]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	4a5b      	ldr	r2, [pc, #364]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 800463e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004642:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f003 0308 	and.w	r3, r3, #8
 800464c:	2b00      	cmp	r3, #0
 800464e:	d005      	beq.n	800465c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8004650:	4b56      	ldr	r3, [pc, #344]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	4a55      	ldr	r2, [pc, #340]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 8004656:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800465a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800465c:	4b53      	ldr	r3, [pc, #332]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	4950      	ldr	r1, [pc, #320]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 800466a:	4313      	orrs	r3, r2
 800466c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 0301 	and.w	r3, r3, #1
 8004676:	2b00      	cmp	r3, #0
 8004678:	d040      	beq.n	80046fc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	2b01      	cmp	r3, #1
 8004680:	d107      	bne.n	8004692 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004682:	4b4a      	ldr	r3, [pc, #296]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d115      	bne.n	80046ba <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e085      	b.n	800479e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	2b02      	cmp	r3, #2
 8004698:	d107      	bne.n	80046aa <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800469a:	4b44      	ldr	r3, [pc, #272]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d109      	bne.n	80046ba <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e079      	b.n	800479e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046aa:	4b40      	ldr	r3, [pc, #256]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0302 	and.w	r3, r3, #2
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d101      	bne.n	80046ba <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e071      	b.n	800479e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046ba:	4b3c      	ldr	r3, [pc, #240]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f023 0203 	bic.w	r2, r3, #3
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	4939      	ldr	r1, [pc, #228]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 80046c8:	4313      	orrs	r3, r2
 80046ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046cc:	f7fd f82c 	bl	8001728 <HAL_GetTick>
 80046d0:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046d2:	e00a      	b.n	80046ea <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046d4:	f7fd f828 	bl	8001728 <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d901      	bls.n	80046ea <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e059      	b.n	800479e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046ea:	4b30      	ldr	r3, [pc, #192]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	f003 020c 	and.w	r2, r3, #12
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d1eb      	bne.n	80046d4 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046fc:	4b2a      	ldr	r3, [pc, #168]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 030f 	and.w	r3, r3, #15
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	429a      	cmp	r2, r3
 8004708:	d20c      	bcs.n	8004724 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800470a:	4b27      	ldr	r3, [pc, #156]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 800470c:	683a      	ldr	r2, [r7, #0]
 800470e:	b2d2      	uxtb	r2, r2
 8004710:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004712:	4b25      	ldr	r3, [pc, #148]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 030f 	and.w	r3, r3, #15
 800471a:	683a      	ldr	r2, [r7, #0]
 800471c:	429a      	cmp	r2, r3
 800471e:	d001      	beq.n	8004724 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e03c      	b.n	800479e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 0304 	and.w	r3, r3, #4
 800472c:	2b00      	cmp	r3, #0
 800472e:	d008      	beq.n	8004742 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004730:	4b1e      	ldr	r3, [pc, #120]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	491b      	ldr	r1, [pc, #108]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 800473e:	4313      	orrs	r3, r2
 8004740:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0308 	and.w	r3, r3, #8
 800474a:	2b00      	cmp	r3, #0
 800474c:	d009      	beq.n	8004762 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800474e:	4b17      	ldr	r3, [pc, #92]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	691b      	ldr	r3, [r3, #16]
 800475a:	00db      	lsls	r3, r3, #3
 800475c:	4913      	ldr	r1, [pc, #76]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 800475e:	4313      	orrs	r3, r2
 8004760:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8004762:	f000 f82b 	bl	80047bc <HAL_RCC_GetSysClockFreq>
 8004766:	4601      	mov	r1, r0
 8004768:	4b10      	ldr	r3, [pc, #64]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004770:	22f0      	movs	r2, #240	@ 0xf0
 8004772:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	fa92 f2a2 	rbit	r2, r2
 800477a:	60fa      	str	r2, [r7, #12]
  return result;
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	fab2 f282 	clz	r2, r2
 8004782:	b2d2      	uxtb	r2, r2
 8004784:	40d3      	lsrs	r3, r2
 8004786:	4a0a      	ldr	r2, [pc, #40]	@ (80047b0 <HAL_RCC_ClockConfig+0x1cc>)
 8004788:	5cd3      	ldrb	r3, [r2, r3]
 800478a:	fa21 f303 	lsr.w	r3, r1, r3
 800478e:	4a09      	ldr	r2, [pc, #36]	@ (80047b4 <HAL_RCC_ClockConfig+0x1d0>)
 8004790:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004792:	4b09      	ldr	r3, [pc, #36]	@ (80047b8 <HAL_RCC_ClockConfig+0x1d4>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4618      	mov	r0, r3
 8004798:	f7fc ff84 	bl	80016a4 <HAL_InitTick>

  return HAL_OK;
 800479c:	2300      	movs	r3, #0
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3718      	adds	r7, #24
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	40023c00 	.word	0x40023c00
 80047ac:	40023800 	.word	0x40023800
 80047b0:	0800a0ac 	.word	0x0800a0ac
 80047b4:	20000008 	.word	0x20000008
 80047b8:	2000000c 	.word	0x2000000c

080047bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047c0:	b090      	sub	sp, #64	@ 0x40
 80047c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80047c4:	2300      	movs	r3, #0
 80047c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80047c8:	2300      	movs	r3, #0
 80047ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047cc:	2300      	movs	r3, #0
 80047ce:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80047d0:	2300      	movs	r3, #0
 80047d2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047d4:	4b59      	ldr	r3, [pc, #356]	@ (800493c <HAL_RCC_GetSysClockFreq+0x180>)
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	f003 030c 	and.w	r3, r3, #12
 80047dc:	2b08      	cmp	r3, #8
 80047de:	d00d      	beq.n	80047fc <HAL_RCC_GetSysClockFreq+0x40>
 80047e0:	2b08      	cmp	r3, #8
 80047e2:	f200 80a2 	bhi.w	800492a <HAL_RCC_GetSysClockFreq+0x16e>
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d002      	beq.n	80047f0 <HAL_RCC_GetSysClockFreq+0x34>
 80047ea:	2b04      	cmp	r3, #4
 80047ec:	d003      	beq.n	80047f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80047ee:	e09c      	b.n	800492a <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047f0:	4b53      	ldr	r3, [pc, #332]	@ (8004940 <HAL_RCC_GetSysClockFreq+0x184>)
 80047f2:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80047f4:	e09c      	b.n	8004930 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047f6:	4b53      	ldr	r3, [pc, #332]	@ (8004944 <HAL_RCC_GetSysClockFreq+0x188>)
 80047f8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80047fa:	e099      	b.n	8004930 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047fc:	4b4f      	ldr	r3, [pc, #316]	@ (800493c <HAL_RCC_GetSysClockFreq+0x180>)
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004804:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004806:	4b4d      	ldr	r3, [pc, #308]	@ (800493c <HAL_RCC_GetSysClockFreq+0x180>)
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800480e:	2b00      	cmp	r3, #0
 8004810:	d027      	beq.n	8004862 <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004812:	4b4a      	ldr	r3, [pc, #296]	@ (800493c <HAL_RCC_GetSysClockFreq+0x180>)
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	099b      	lsrs	r3, r3, #6
 8004818:	2200      	movs	r2, #0
 800481a:	623b      	str	r3, [r7, #32]
 800481c:	627a      	str	r2, [r7, #36]	@ 0x24
 800481e:	6a3b      	ldr	r3, [r7, #32]
 8004820:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004824:	2100      	movs	r1, #0
 8004826:	4b47      	ldr	r3, [pc, #284]	@ (8004944 <HAL_RCC_GetSysClockFreq+0x188>)
 8004828:	fb03 f201 	mul.w	r2, r3, r1
 800482c:	2300      	movs	r3, #0
 800482e:	fb00 f303 	mul.w	r3, r0, r3
 8004832:	4413      	add	r3, r2
 8004834:	4a43      	ldr	r2, [pc, #268]	@ (8004944 <HAL_RCC_GetSysClockFreq+0x188>)
 8004836:	fba0 2102 	umull	r2, r1, r0, r2
 800483a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800483c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800483e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004840:	4413      	add	r3, r2
 8004842:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004846:	2200      	movs	r2, #0
 8004848:	61bb      	str	r3, [r7, #24]
 800484a:	61fa      	str	r2, [r7, #28]
 800484c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004850:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004854:	f7fb fcb6 	bl	80001c4 <__aeabi_uldivmod>
 8004858:	4602      	mov	r2, r0
 800485a:	460b      	mov	r3, r1
 800485c:	4613      	mov	r3, r2
 800485e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004860:	e055      	b.n	800490e <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004862:	4b36      	ldr	r3, [pc, #216]	@ (800493c <HAL_RCC_GetSysClockFreq+0x180>)
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	099b      	lsrs	r3, r3, #6
 8004868:	2200      	movs	r2, #0
 800486a:	613b      	str	r3, [r7, #16]
 800486c:	617a      	str	r2, [r7, #20]
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004874:	f04f 0b00 	mov.w	fp, #0
 8004878:	4652      	mov	r2, sl
 800487a:	465b      	mov	r3, fp
 800487c:	f04f 0000 	mov.w	r0, #0
 8004880:	f04f 0100 	mov.w	r1, #0
 8004884:	0159      	lsls	r1, r3, #5
 8004886:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800488a:	0150      	lsls	r0, r2, #5
 800488c:	4602      	mov	r2, r0
 800488e:	460b      	mov	r3, r1
 8004890:	ebb2 080a 	subs.w	r8, r2, sl
 8004894:	eb63 090b 	sbc.w	r9, r3, fp
 8004898:	f04f 0200 	mov.w	r2, #0
 800489c:	f04f 0300 	mov.w	r3, #0
 80048a0:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80048a4:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80048a8:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80048ac:	ebb2 0408 	subs.w	r4, r2, r8
 80048b0:	eb63 0509 	sbc.w	r5, r3, r9
 80048b4:	f04f 0200 	mov.w	r2, #0
 80048b8:	f04f 0300 	mov.w	r3, #0
 80048bc:	00eb      	lsls	r3, r5, #3
 80048be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048c2:	00e2      	lsls	r2, r4, #3
 80048c4:	4614      	mov	r4, r2
 80048c6:	461d      	mov	r5, r3
 80048c8:	eb14 030a 	adds.w	r3, r4, sl
 80048cc:	603b      	str	r3, [r7, #0]
 80048ce:	eb45 030b 	adc.w	r3, r5, fp
 80048d2:	607b      	str	r3, [r7, #4]
 80048d4:	f04f 0200 	mov.w	r2, #0
 80048d8:	f04f 0300 	mov.w	r3, #0
 80048dc:	e9d7 4500 	ldrd	r4, r5, [r7]
 80048e0:	4629      	mov	r1, r5
 80048e2:	028b      	lsls	r3, r1, #10
 80048e4:	4620      	mov	r0, r4
 80048e6:	4629      	mov	r1, r5
 80048e8:	4604      	mov	r4, r0
 80048ea:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80048ee:	4601      	mov	r1, r0
 80048f0:	028a      	lsls	r2, r1, #10
 80048f2:	4610      	mov	r0, r2
 80048f4:	4619      	mov	r1, r3
 80048f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048f8:	2200      	movs	r2, #0
 80048fa:	60bb      	str	r3, [r7, #8]
 80048fc:	60fa      	str	r2, [r7, #12]
 80048fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004902:	f7fb fc5f 	bl	80001c4 <__aeabi_uldivmod>
 8004906:	4602      	mov	r2, r0
 8004908:	460b      	mov	r3, r1
 800490a:	4613      	mov	r3, r2
 800490c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800490e:	4b0b      	ldr	r3, [pc, #44]	@ (800493c <HAL_RCC_GetSysClockFreq+0x180>)
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	0c1b      	lsrs	r3, r3, #16
 8004914:	f003 0303 	and.w	r3, r3, #3
 8004918:	3301      	adds	r3, #1
 800491a:	005b      	lsls	r3, r3, #1
 800491c:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 800491e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004922:	fbb2 f3f3 	udiv	r3, r2, r3
 8004926:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004928:	e002      	b.n	8004930 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800492a:	4b05      	ldr	r3, [pc, #20]	@ (8004940 <HAL_RCC_GetSysClockFreq+0x184>)
 800492c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800492e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004932:	4618      	mov	r0, r3
 8004934:	3740      	adds	r7, #64	@ 0x40
 8004936:	46bd      	mov	sp, r7
 8004938:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800493c:	40023800 	.word	0x40023800
 8004940:	00f42400 	.word	0x00f42400
 8004944:	017d7840 	.word	0x017d7840

08004948 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004948:	b480      	push	{r7}
 800494a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800494c:	4b02      	ldr	r3, [pc, #8]	@ (8004958 <HAL_RCC_GetHCLKFreq+0x10>)
 800494e:	681b      	ldr	r3, [r3, #0]
}
 8004950:	4618      	mov	r0, r3
 8004952:	46bd      	mov	sp, r7
 8004954:	bc80      	pop	{r7}
 8004956:	4770      	bx	lr
 8004958:	20000008 	.word	0x20000008

0800495c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b082      	sub	sp, #8
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d101      	bne.n	800496e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e07b      	b.n	8004a66 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004972:	2b00      	cmp	r3, #0
 8004974:	d108      	bne.n	8004988 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800497e:	d009      	beq.n	8004994 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2200      	movs	r2, #0
 8004984:	61da      	str	r2, [r3, #28]
 8004986:	e005      	b.n	8004994 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2200      	movs	r2, #0
 8004992:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d106      	bne.n	80049b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2200      	movs	r2, #0
 80049aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f7fc fbd0 	bl	8001154 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2202      	movs	r2, #2
 80049b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049ca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80049dc:	431a      	orrs	r2, r3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049e6:	431a      	orrs	r2, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	f003 0302 	and.w	r3, r3, #2
 80049f0:	431a      	orrs	r2, r3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	f003 0301 	and.w	r3, r3, #1
 80049fa:	431a      	orrs	r2, r3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	699b      	ldr	r3, [r3, #24]
 8004a00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a04:	431a      	orrs	r2, r3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	69db      	ldr	r3, [r3, #28]
 8004a0a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a0e:	431a      	orrs	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6a1b      	ldr	r3, [r3, #32]
 8004a14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a18:	ea42 0103 	orr.w	r1, r2, r3
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a20:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	699b      	ldr	r3, [r3, #24]
 8004a30:	0c1b      	lsrs	r3, r3, #16
 8004a32:	f003 0104 	and.w	r1, r3, #4
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a3a:	f003 0210 	and.w	r2, r3, #16
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	430a      	orrs	r2, r1
 8004a44:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	69da      	ldr	r2, [r3, #28]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a54:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3708      	adds	r7, #8
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a6e:	b580      	push	{r7, lr}
 8004a70:	b088      	sub	sp, #32
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	60f8      	str	r0, [r7, #12]
 8004a76:	60b9      	str	r1, [r7, #8]
 8004a78:	603b      	str	r3, [r7, #0]
 8004a7a:	4613      	mov	r3, r2
 8004a7c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a7e:	f7fc fe53 	bl	8001728 <HAL_GetTick>
 8004a82:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004a84:	88fb      	ldrh	r3, [r7, #6]
 8004a86:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d001      	beq.n	8004a98 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004a94:	2302      	movs	r3, #2
 8004a96:	e12a      	b.n	8004cee <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d002      	beq.n	8004aa4 <HAL_SPI_Transmit+0x36>
 8004a9e:	88fb      	ldrh	r3, [r7, #6]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d101      	bne.n	8004aa8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e122      	b.n	8004cee <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d101      	bne.n	8004ab6 <HAL_SPI_Transmit+0x48>
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	e11b      	b.n	8004cee <HAL_SPI_Transmit+0x280>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2203      	movs	r2, #3
 8004ac2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	68ba      	ldr	r2, [r7, #8]
 8004ad0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	88fa      	ldrh	r2, [r7, #6]
 8004ad6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	88fa      	ldrh	r2, [r7, #6]
 8004adc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2200      	movs	r2, #0
 8004aee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2200      	movs	r2, #0
 8004af4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2200      	movs	r2, #0
 8004afa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b04:	d10f      	bne.n	8004b26 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b14:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b24:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b30:	2b40      	cmp	r3, #64	@ 0x40
 8004b32:	d007      	beq.n	8004b44 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b42:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b4c:	d152      	bne.n	8004bf4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d002      	beq.n	8004b5c <HAL_SPI_Transmit+0xee>
 8004b56:	8b7b      	ldrh	r3, [r7, #26]
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d145      	bne.n	8004be8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b60:	881a      	ldrh	r2, [r3, #0]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b6c:	1c9a      	adds	r2, r3, #2
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	3b01      	subs	r3, #1
 8004b7a:	b29a      	uxth	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004b80:	e032      	b.n	8004be8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	f003 0302 	and.w	r3, r3, #2
 8004b8c:	2b02      	cmp	r3, #2
 8004b8e:	d112      	bne.n	8004bb6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b94:	881a      	ldrh	r2, [r3, #0]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba0:	1c9a      	adds	r2, r3, #2
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	3b01      	subs	r3, #1
 8004bae:	b29a      	uxth	r2, r3
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004bb4:	e018      	b.n	8004be8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bb6:	f7fc fdb7 	bl	8001728 <HAL_GetTick>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	683a      	ldr	r2, [r7, #0]
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d803      	bhi.n	8004bce <HAL_SPI_Transmit+0x160>
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bcc:	d102      	bne.n	8004bd4 <HAL_SPI_Transmit+0x166>
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d109      	bne.n	8004be8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2200      	movs	r2, #0
 8004be0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	e082      	b.n	8004cee <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1c7      	bne.n	8004b82 <HAL_SPI_Transmit+0x114>
 8004bf2:	e053      	b.n	8004c9c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d002      	beq.n	8004c02 <HAL_SPI_Transmit+0x194>
 8004bfc:	8b7b      	ldrh	r3, [r7, #26]
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d147      	bne.n	8004c92 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	330c      	adds	r3, #12
 8004c0c:	7812      	ldrb	r2, [r2, #0]
 8004c0e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c14:	1c5a      	adds	r2, r3, #1
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	3b01      	subs	r3, #1
 8004c22:	b29a      	uxth	r2, r3
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004c28:	e033      	b.n	8004c92 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	f003 0302 	and.w	r3, r3, #2
 8004c34:	2b02      	cmp	r3, #2
 8004c36:	d113      	bne.n	8004c60 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	330c      	adds	r3, #12
 8004c42:	7812      	ldrb	r2, [r2, #0]
 8004c44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c4a:	1c5a      	adds	r2, r3, #1
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	3b01      	subs	r3, #1
 8004c58:	b29a      	uxth	r2, r3
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004c5e:	e018      	b.n	8004c92 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c60:	f7fc fd62 	bl	8001728 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	69fb      	ldr	r3, [r7, #28]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	683a      	ldr	r2, [r7, #0]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d803      	bhi.n	8004c78 <HAL_SPI_Transmit+0x20a>
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c76:	d102      	bne.n	8004c7e <HAL_SPI_Transmit+0x210>
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d109      	bne.n	8004c92 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	e02d      	b.n	8004cee <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d1c6      	bne.n	8004c2a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c9c:	69fa      	ldr	r2, [r7, #28]
 8004c9e:	6839      	ldr	r1, [r7, #0]
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f000 fba8 	bl	80053f6 <SPI_EndRxTxTransaction>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d002      	beq.n	8004cb2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d10a      	bne.n	8004cd0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004cba:	2300      	movs	r3, #0
 8004cbc:	617b      	str	r3, [r7, #20]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	617b      	str	r3, [r7, #20]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	617b      	str	r3, [r7, #20]
 8004cce:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d001      	beq.n	8004cec <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e000      	b.n	8004cee <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004cec:	2300      	movs	r3, #0
  }
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3720      	adds	r7, #32
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}

08004cf6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cf6:	b580      	push	{r7, lr}
 8004cf8:	b088      	sub	sp, #32
 8004cfa:	af02      	add	r7, sp, #8
 8004cfc:	60f8      	str	r0, [r7, #12]
 8004cfe:	60b9      	str	r1, [r7, #8]
 8004d00:	603b      	str	r3, [r7, #0]
 8004d02:	4613      	mov	r3, r2
 8004d04:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d001      	beq.n	8004d16 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004d12:	2302      	movs	r3, #2
 8004d14:	e104      	b.n	8004f20 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d1e:	d112      	bne.n	8004d46 <HAL_SPI_Receive+0x50>
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d10e      	bne.n	8004d46 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2204      	movs	r2, #4
 8004d2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004d30:	88fa      	ldrh	r2, [r7, #6]
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	9300      	str	r3, [sp, #0]
 8004d36:	4613      	mov	r3, r2
 8004d38:	68ba      	ldr	r2, [r7, #8]
 8004d3a:	68b9      	ldr	r1, [r7, #8]
 8004d3c:	68f8      	ldr	r0, [r7, #12]
 8004d3e:	f000 f8f3 	bl	8004f28 <HAL_SPI_TransmitReceive>
 8004d42:	4603      	mov	r3, r0
 8004d44:	e0ec      	b.n	8004f20 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d46:	f7fc fcef 	bl	8001728 <HAL_GetTick>
 8004d4a:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d002      	beq.n	8004d58 <HAL_SPI_Receive+0x62>
 8004d52:	88fb      	ldrh	r3, [r7, #6]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d101      	bne.n	8004d5c <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e0e1      	b.n	8004f20 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d101      	bne.n	8004d6a <HAL_SPI_Receive+0x74>
 8004d66:	2302      	movs	r3, #2
 8004d68:	e0da      	b.n	8004f20 <HAL_SPI_Receive+0x22a>
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2204      	movs	r2, #4
 8004d76:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	68ba      	ldr	r2, [r7, #8]
 8004d84:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	88fa      	ldrh	r2, [r7, #6]
 8004d8a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	88fa      	ldrh	r2, [r7, #6]
 8004d90:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2200      	movs	r2, #0
 8004d96:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2200      	movs	r2, #0
 8004da2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2200      	movs	r2, #0
 8004dae:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004db8:	d10f      	bne.n	8004dda <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dc8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004dd8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004de4:	2b40      	cmp	r3, #64	@ 0x40
 8004de6:	d007      	beq.n	8004df8 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004df6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d170      	bne.n	8004ee2 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004e00:	e035      	b.n	8004e6e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	f003 0301 	and.w	r3, r3, #1
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d115      	bne.n	8004e3c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f103 020c 	add.w	r2, r3, #12
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e1c:	7812      	ldrb	r2, [r2, #0]
 8004e1e:	b2d2      	uxtb	r2, r2
 8004e20:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e26:	1c5a      	adds	r2, r3, #1
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	3b01      	subs	r3, #1
 8004e34:	b29a      	uxth	r2, r3
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004e3a:	e018      	b.n	8004e6e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e3c:	f7fc fc74 	bl	8001728 <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	683a      	ldr	r2, [r7, #0]
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d803      	bhi.n	8004e54 <HAL_SPI_Receive+0x15e>
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e52:	d102      	bne.n	8004e5a <HAL_SPI_Receive+0x164>
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d109      	bne.n	8004e6e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e058      	b.n	8004f20 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1c4      	bne.n	8004e02 <HAL_SPI_Receive+0x10c>
 8004e78:	e038      	b.n	8004eec <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	f003 0301 	and.w	r3, r3, #1
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d113      	bne.n	8004eb0 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	68da      	ldr	r2, [r3, #12]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e92:	b292      	uxth	r2, r2
 8004e94:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e9a:	1c9a      	adds	r2, r3, #2
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ea4:	b29b      	uxth	r3, r3
 8004ea6:	3b01      	subs	r3, #1
 8004ea8:	b29a      	uxth	r2, r3
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004eae:	e018      	b.n	8004ee2 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004eb0:	f7fc fc3a 	bl	8001728 <HAL_GetTick>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	683a      	ldr	r2, [r7, #0]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d803      	bhi.n	8004ec8 <HAL_SPI_Receive+0x1d2>
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ec6:	d102      	bne.n	8004ece <HAL_SPI_Receive+0x1d8>
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d109      	bne.n	8004ee2 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004ede:	2303      	movs	r3, #3
 8004ee0:	e01e      	b.n	8004f20 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d1c6      	bne.n	8004e7a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	6839      	ldr	r1, [r7, #0]
 8004ef0:	68f8      	ldr	r0, [r7, #12]
 8004ef2:	f000 fa4b 	bl	800538c <SPI_EndRxTransaction>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d002      	beq.n	8004f02 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2220      	movs	r2, #32
 8004f00:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2201      	movs	r2, #1
 8004f06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d001      	beq.n	8004f1e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e000      	b.n	8004f20 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004f1e:	2300      	movs	r3, #0
  }
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	3718      	adds	r7, #24
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b08a      	sub	sp, #40	@ 0x28
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	60f8      	str	r0, [r7, #12]
 8004f30:	60b9      	str	r1, [r7, #8]
 8004f32:	607a      	str	r2, [r7, #4]
 8004f34:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004f36:	2301      	movs	r3, #1
 8004f38:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f3a:	f7fc fbf5 	bl	8001728 <HAL_GetTick>
 8004f3e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f46:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004f4e:	887b      	ldrh	r3, [r7, #2]
 8004f50:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004f52:	7ffb      	ldrb	r3, [r7, #31]
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d00c      	beq.n	8004f72 <HAL_SPI_TransmitReceive+0x4a>
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f5e:	d106      	bne.n	8004f6e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d102      	bne.n	8004f6e <HAL_SPI_TransmitReceive+0x46>
 8004f68:	7ffb      	ldrb	r3, [r7, #31]
 8004f6a:	2b04      	cmp	r3, #4
 8004f6c:	d001      	beq.n	8004f72 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004f6e:	2302      	movs	r3, #2
 8004f70:	e17f      	b.n	8005272 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d005      	beq.n	8004f84 <HAL_SPI_TransmitReceive+0x5c>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d002      	beq.n	8004f84 <HAL_SPI_TransmitReceive+0x5c>
 8004f7e:	887b      	ldrh	r3, [r7, #2]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d101      	bne.n	8004f88 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e174      	b.n	8005272 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d101      	bne.n	8004f96 <HAL_SPI_TransmitReceive+0x6e>
 8004f92:	2302      	movs	r3, #2
 8004f94:	e16d      	b.n	8005272 <HAL_SPI_TransmitReceive+0x34a>
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2201      	movs	r2, #1
 8004f9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	2b04      	cmp	r3, #4
 8004fa8:	d003      	beq.n	8004fb2 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2205      	movs	r2, #5
 8004fae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	887a      	ldrh	r2, [r7, #2]
 8004fc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	887a      	ldrh	r2, [r7, #2]
 8004fc8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	68ba      	ldr	r2, [r7, #8]
 8004fce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	887a      	ldrh	r2, [r7, #2]
 8004fd4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	887a      	ldrh	r2, [r7, #2]
 8004fda:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ff2:	2b40      	cmp	r3, #64	@ 0x40
 8004ff4:	d007      	beq.n	8005006 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005004:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800500e:	d17e      	bne.n	800510e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d002      	beq.n	800501e <HAL_SPI_TransmitReceive+0xf6>
 8005018:	8afb      	ldrh	r3, [r7, #22]
 800501a:	2b01      	cmp	r3, #1
 800501c:	d16c      	bne.n	80050f8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005022:	881a      	ldrh	r2, [r3, #0]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800502e:	1c9a      	adds	r2, r3, #2
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005038:	b29b      	uxth	r3, r3
 800503a:	3b01      	subs	r3, #1
 800503c:	b29a      	uxth	r2, r3
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005042:	e059      	b.n	80050f8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b02      	cmp	r3, #2
 8005050:	d11b      	bne.n	800508a <HAL_SPI_TransmitReceive+0x162>
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005056:	b29b      	uxth	r3, r3
 8005058:	2b00      	cmp	r3, #0
 800505a:	d016      	beq.n	800508a <HAL_SPI_TransmitReceive+0x162>
 800505c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800505e:	2b01      	cmp	r3, #1
 8005060:	d113      	bne.n	800508a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005066:	881a      	ldrh	r2, [r3, #0]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005072:	1c9a      	adds	r2, r3, #2
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800507c:	b29b      	uxth	r3, r3
 800507e:	3b01      	subs	r3, #1
 8005080:	b29a      	uxth	r2, r3
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005086:	2300      	movs	r3, #0
 8005088:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f003 0301 	and.w	r3, r3, #1
 8005094:	2b01      	cmp	r3, #1
 8005096:	d119      	bne.n	80050cc <HAL_SPI_TransmitReceive+0x1a4>
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800509c:	b29b      	uxth	r3, r3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d014      	beq.n	80050cc <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	68da      	ldr	r2, [r3, #12]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ac:	b292      	uxth	r2, r2
 80050ae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050b4:	1c9a      	adds	r2, r3, #2
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050be:	b29b      	uxth	r3, r3
 80050c0:	3b01      	subs	r3, #1
 80050c2:	b29a      	uxth	r2, r3
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050c8:	2301      	movs	r3, #1
 80050ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80050cc:	f7fc fb2c 	bl	8001728 <HAL_GetTick>
 80050d0:	4602      	mov	r2, r0
 80050d2:	6a3b      	ldr	r3, [r7, #32]
 80050d4:	1ad3      	subs	r3, r2, r3
 80050d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050d8:	429a      	cmp	r2, r3
 80050da:	d80d      	bhi.n	80050f8 <HAL_SPI_TransmitReceive+0x1d0>
 80050dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050e2:	d009      	beq.n	80050f8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80050f4:	2303      	movs	r3, #3
 80050f6:	e0bc      	b.n	8005272 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1a0      	bne.n	8005044 <HAL_SPI_TransmitReceive+0x11c>
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005106:	b29b      	uxth	r3, r3
 8005108:	2b00      	cmp	r3, #0
 800510a:	d19b      	bne.n	8005044 <HAL_SPI_TransmitReceive+0x11c>
 800510c:	e082      	b.n	8005214 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d002      	beq.n	800511c <HAL_SPI_TransmitReceive+0x1f4>
 8005116:	8afb      	ldrh	r3, [r7, #22]
 8005118:	2b01      	cmp	r3, #1
 800511a:	d171      	bne.n	8005200 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	330c      	adds	r3, #12
 8005126:	7812      	ldrb	r2, [r2, #0]
 8005128:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800512e:	1c5a      	adds	r2, r3, #1
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005138:	b29b      	uxth	r3, r3
 800513a:	3b01      	subs	r3, #1
 800513c:	b29a      	uxth	r2, r3
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005142:	e05d      	b.n	8005200 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f003 0302 	and.w	r3, r3, #2
 800514e:	2b02      	cmp	r3, #2
 8005150:	d11c      	bne.n	800518c <HAL_SPI_TransmitReceive+0x264>
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005156:	b29b      	uxth	r3, r3
 8005158:	2b00      	cmp	r3, #0
 800515a:	d017      	beq.n	800518c <HAL_SPI_TransmitReceive+0x264>
 800515c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800515e:	2b01      	cmp	r3, #1
 8005160:	d114      	bne.n	800518c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	330c      	adds	r3, #12
 800516c:	7812      	ldrb	r2, [r2, #0]
 800516e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005174:	1c5a      	adds	r2, r3, #1
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800517e:	b29b      	uxth	r3, r3
 8005180:	3b01      	subs	r3, #1
 8005182:	b29a      	uxth	r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005188:	2300      	movs	r3, #0
 800518a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	f003 0301 	and.w	r3, r3, #1
 8005196:	2b01      	cmp	r3, #1
 8005198:	d119      	bne.n	80051ce <HAL_SPI_TransmitReceive+0x2a6>
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800519e:	b29b      	uxth	r3, r3
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d014      	beq.n	80051ce <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	68da      	ldr	r2, [r3, #12]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ae:	b2d2      	uxtb	r2, r2
 80051b0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b6:	1c5a      	adds	r2, r3, #1
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	3b01      	subs	r3, #1
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80051ca:	2301      	movs	r3, #1
 80051cc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80051ce:	f7fc faab 	bl	8001728 <HAL_GetTick>
 80051d2:	4602      	mov	r2, r0
 80051d4:	6a3b      	ldr	r3, [r7, #32]
 80051d6:	1ad3      	subs	r3, r2, r3
 80051d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051da:	429a      	cmp	r2, r3
 80051dc:	d803      	bhi.n	80051e6 <HAL_SPI_TransmitReceive+0x2be>
 80051de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051e4:	d102      	bne.n	80051ec <HAL_SPI_TransmitReceive+0x2c4>
 80051e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d109      	bne.n	8005200 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80051fc:	2303      	movs	r3, #3
 80051fe:	e038      	b.n	8005272 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005204:	b29b      	uxth	r3, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d19c      	bne.n	8005144 <HAL_SPI_TransmitReceive+0x21c>
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800520e:	b29b      	uxth	r3, r3
 8005210:	2b00      	cmp	r3, #0
 8005212:	d197      	bne.n	8005144 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005214:	6a3a      	ldr	r2, [r7, #32]
 8005216:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005218:	68f8      	ldr	r0, [r7, #12]
 800521a:	f000 f8ec 	bl	80053f6 <SPI_EndRxTxTransaction>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d008      	beq.n	8005236 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2220      	movs	r2, #32
 8005228:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	e01d      	b.n	8005272 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d10a      	bne.n	8005254 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800523e:	2300      	movs	r3, #0
 8005240:	613b      	str	r3, [r7, #16]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68db      	ldr	r3, [r3, #12]
 8005248:	613b      	str	r3, [r7, #16]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	613b      	str	r3, [r7, #16]
 8005252:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2200      	movs	r2, #0
 8005260:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005268:	2b00      	cmp	r3, #0
 800526a:	d001      	beq.n	8005270 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e000      	b.n	8005272 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005270:	2300      	movs	r3, #0
  }
}
 8005272:	4618      	mov	r0, r3
 8005274:	3728      	adds	r7, #40	@ 0x28
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}
	...

0800527c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b088      	sub	sp, #32
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	603b      	str	r3, [r7, #0]
 8005288:	4613      	mov	r3, r2
 800528a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800528c:	f7fc fa4c 	bl	8001728 <HAL_GetTick>
 8005290:	4602      	mov	r2, r0
 8005292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005294:	1a9b      	subs	r3, r3, r2
 8005296:	683a      	ldr	r2, [r7, #0]
 8005298:	4413      	add	r3, r2
 800529a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800529c:	f7fc fa44 	bl	8001728 <HAL_GetTick>
 80052a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80052a2:	4b39      	ldr	r3, [pc, #228]	@ (8005388 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	015b      	lsls	r3, r3, #5
 80052a8:	0d1b      	lsrs	r3, r3, #20
 80052aa:	69fa      	ldr	r2, [r7, #28]
 80052ac:	fb02 f303 	mul.w	r3, r2, r3
 80052b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052b2:	e054      	b.n	800535e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ba:	d050      	beq.n	800535e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052bc:	f7fc fa34 	bl	8001728 <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	69bb      	ldr	r3, [r7, #24]
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	69fa      	ldr	r2, [r7, #28]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d902      	bls.n	80052d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80052cc:	69fb      	ldr	r3, [r7, #28]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d13d      	bne.n	800534e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	685a      	ldr	r2, [r3, #4]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80052e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052ea:	d111      	bne.n	8005310 <SPI_WaitFlagStateUntilTimeout+0x94>
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052f4:	d004      	beq.n	8005300 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052fe:	d107      	bne.n	8005310 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800530e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005314:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005318:	d10f      	bne.n	800533a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005328:	601a      	str	r2, [r3, #0]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005338:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2201      	movs	r2, #1
 800533e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800534a:	2303      	movs	r3, #3
 800534c:	e017      	b.n	800537e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d101      	bne.n	8005358 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005354:	2300      	movs	r3, #0
 8005356:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	3b01      	subs	r3, #1
 800535c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	689a      	ldr	r2, [r3, #8]
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	4013      	ands	r3, r2
 8005368:	68ba      	ldr	r2, [r7, #8]
 800536a:	429a      	cmp	r2, r3
 800536c:	bf0c      	ite	eq
 800536e:	2301      	moveq	r3, #1
 8005370:	2300      	movne	r3, #0
 8005372:	b2db      	uxtb	r3, r3
 8005374:	461a      	mov	r2, r3
 8005376:	79fb      	ldrb	r3, [r7, #7]
 8005378:	429a      	cmp	r2, r3
 800537a:	d19b      	bne.n	80052b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800537c:	2300      	movs	r3, #0
}
 800537e:	4618      	mov	r0, r3
 8005380:	3720      	adds	r7, #32
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	20000008 	.word	0x20000008

0800538c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b086      	sub	sp, #24
 8005390:	af02      	add	r7, sp, #8
 8005392:	60f8      	str	r0, [r7, #12]
 8005394:	60b9      	str	r1, [r7, #8]
 8005396:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053a0:	d111      	bne.n	80053c6 <SPI_EndRxTransaction+0x3a>
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053aa:	d004      	beq.n	80053b6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053b4:	d107      	bne.n	80053c6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053c4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	9300      	str	r3, [sp, #0]
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	2200      	movs	r2, #0
 80053ce:	2180      	movs	r1, #128	@ 0x80
 80053d0:	68f8      	ldr	r0, [r7, #12]
 80053d2:	f7ff ff53 	bl	800527c <SPI_WaitFlagStateUntilTimeout>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d007      	beq.n	80053ec <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053e0:	f043 0220 	orr.w	r2, r3, #32
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80053e8:	2303      	movs	r3, #3
 80053ea:	e000      	b.n	80053ee <SPI_EndRxTransaction+0x62>
  }
  return HAL_OK;
 80053ec:	2300      	movs	r3, #0
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3710      	adds	r7, #16
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}

080053f6 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80053f6:	b580      	push	{r7, lr}
 80053f8:	b086      	sub	sp, #24
 80053fa:	af02      	add	r7, sp, #8
 80053fc:	60f8      	str	r0, [r7, #12]
 80053fe:	60b9      	str	r1, [r7, #8]
 8005400:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	9300      	str	r3, [sp, #0]
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	2201      	movs	r2, #1
 800540a:	2102      	movs	r1, #2
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f7ff ff35 	bl	800527c <SPI_WaitFlagStateUntilTimeout>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d007      	beq.n	8005428 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800541c:	f043 0220 	orr.w	r2, r3, #32
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005424:	2303      	movs	r3, #3
 8005426:	e013      	b.n	8005450 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	9300      	str	r3, [sp, #0]
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	2200      	movs	r2, #0
 8005430:	2180      	movs	r1, #128	@ 0x80
 8005432:	68f8      	ldr	r0, [r7, #12]
 8005434:	f7ff ff22 	bl	800527c <SPI_WaitFlagStateUntilTimeout>
 8005438:	4603      	mov	r3, r0
 800543a:	2b00      	cmp	r3, #0
 800543c:	d007      	beq.n	800544e <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005442:	f043 0220 	orr.w	r2, r3, #32
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	e000      	b.n	8005450 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800544e:	2300      	movs	r3, #0
}
 8005450:	4618      	mov	r0, r3
 8005452:	3710      	adds	r7, #16
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}

08005458 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b082      	sub	sp, #8
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d101      	bne.n	800546a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e041      	b.n	80054ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005470:	b2db      	uxtb	r3, r3
 8005472:	2b00      	cmp	r3, #0
 8005474:	d106      	bne.n	8005484 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f7fc f858 	bl	8001534 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2202      	movs	r2, #2
 8005488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	3304      	adds	r3, #4
 8005494:	4619      	mov	r1, r3
 8005496:	4610      	mov	r0, r2
 8005498:	f000 fbae 	bl	8005bf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2201      	movs	r2, #1
 80054a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2201      	movs	r2, #1
 80054b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2201      	movs	r2, #1
 80054b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2201      	movs	r2, #1
 80054c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2201      	movs	r2, #1
 80054c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2201      	movs	r2, #1
 80054d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2201      	movs	r2, #1
 80054d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2201      	movs	r2, #1
 80054e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3708      	adds	r7, #8
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
	...

080054f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b085      	sub	sp, #20
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005506:	b2db      	uxtb	r3, r3
 8005508:	2b01      	cmp	r3, #1
 800550a:	d001      	beq.n	8005510 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e04e      	b.n	80055ae <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2202      	movs	r2, #2
 8005514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	68da      	ldr	r2, [r3, #12]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f042 0201 	orr.w	r2, r2, #1
 8005526:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a22      	ldr	r2, [pc, #136]	@ (80055b8 <HAL_TIM_Base_Start_IT+0xc0>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d022      	beq.n	8005578 <HAL_TIM_Base_Start_IT+0x80>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800553a:	d01d      	beq.n	8005578 <HAL_TIM_Base_Start_IT+0x80>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a1e      	ldr	r2, [pc, #120]	@ (80055bc <HAL_TIM_Base_Start_IT+0xc4>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d018      	beq.n	8005578 <HAL_TIM_Base_Start_IT+0x80>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a1d      	ldr	r2, [pc, #116]	@ (80055c0 <HAL_TIM_Base_Start_IT+0xc8>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d013      	beq.n	8005578 <HAL_TIM_Base_Start_IT+0x80>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a1b      	ldr	r2, [pc, #108]	@ (80055c4 <HAL_TIM_Base_Start_IT+0xcc>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d00e      	beq.n	8005578 <HAL_TIM_Base_Start_IT+0x80>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a1a      	ldr	r2, [pc, #104]	@ (80055c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d009      	beq.n	8005578 <HAL_TIM_Base_Start_IT+0x80>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a18      	ldr	r2, [pc, #96]	@ (80055cc <HAL_TIM_Base_Start_IT+0xd4>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d004      	beq.n	8005578 <HAL_TIM_Base_Start_IT+0x80>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a17      	ldr	r2, [pc, #92]	@ (80055d0 <HAL_TIM_Base_Start_IT+0xd8>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d111      	bne.n	800559c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	f003 0307 	and.w	r3, r3, #7
 8005582:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2b06      	cmp	r3, #6
 8005588:	d010      	beq.n	80055ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f042 0201 	orr.w	r2, r2, #1
 8005598:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800559a:	e007      	b.n	80055ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f042 0201 	orr.w	r2, r2, #1
 80055aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80055ac:	2300      	movs	r3, #0
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3714      	adds	r7, #20
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bc80      	pop	{r7}
 80055b6:	4770      	bx	lr
 80055b8:	40010000 	.word	0x40010000
 80055bc:	40000400 	.word	0x40000400
 80055c0:	40000800 	.word	0x40000800
 80055c4:	40000c00 	.word	0x40000c00
 80055c8:	40010400 	.word	0x40010400
 80055cc:	40014000 	.word	0x40014000
 80055d0:	40001800 	.word	0x40001800

080055d4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b082      	sub	sp, #8
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d101      	bne.n	80055e6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e041      	b.n	800566a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d106      	bne.n	8005600 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f000 f839 	bl	8005672 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2202      	movs	r2, #2
 8005604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	3304      	adds	r3, #4
 8005610:	4619      	mov	r1, r3
 8005612:	4610      	mov	r0, r2
 8005614:	f000 faf0 	bl	8005bf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2201      	movs	r2, #1
 800563c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2201      	movs	r2, #1
 800564c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3708      	adds	r7, #8
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}

08005672 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005672:	b480      	push	{r7}
 8005674:	b083      	sub	sp, #12
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800567a:	bf00      	nop
 800567c:	370c      	adds	r7, #12
 800567e:	46bd      	mov	sp, r7
 8005680:	bc80      	pop	{r7}
 8005682:	4770      	bx	lr

08005684 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b084      	sub	sp, #16
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	f003 0302 	and.w	r3, r3, #2
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d020      	beq.n	80056e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	f003 0302 	and.w	r3, r3, #2
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d01b      	beq.n	80056e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f06f 0202 	mvn.w	r2, #2
 80056b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2201      	movs	r2, #1
 80056be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	699b      	ldr	r3, [r3, #24]
 80056c6:	f003 0303 	and.w	r3, r3, #3
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d003      	beq.n	80056d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 fa76 	bl	8005bc0 <HAL_TIM_IC_CaptureCallback>
 80056d4:	e005      	b.n	80056e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 fa69 	bl	8005bae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f000 fa78 	bl	8005bd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	f003 0304 	and.w	r3, r3, #4
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d020      	beq.n	8005734 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	f003 0304 	and.w	r3, r3, #4
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d01b      	beq.n	8005734 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f06f 0204 	mvn.w	r2, #4
 8005704:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2202      	movs	r2, #2
 800570a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	699b      	ldr	r3, [r3, #24]
 8005712:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005716:	2b00      	cmp	r3, #0
 8005718:	d003      	beq.n	8005722 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f000 fa50 	bl	8005bc0 <HAL_TIM_IC_CaptureCallback>
 8005720:	e005      	b.n	800572e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 fa43 	bl	8005bae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f000 fa52 	bl	8005bd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	f003 0308 	and.w	r3, r3, #8
 800573a:	2b00      	cmp	r3, #0
 800573c:	d020      	beq.n	8005780 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f003 0308 	and.w	r3, r3, #8
 8005744:	2b00      	cmp	r3, #0
 8005746:	d01b      	beq.n	8005780 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f06f 0208 	mvn.w	r2, #8
 8005750:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2204      	movs	r2, #4
 8005756:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	69db      	ldr	r3, [r3, #28]
 800575e:	f003 0303 	and.w	r3, r3, #3
 8005762:	2b00      	cmp	r3, #0
 8005764:	d003      	beq.n	800576e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 fa2a 	bl	8005bc0 <HAL_TIM_IC_CaptureCallback>
 800576c:	e005      	b.n	800577a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 fa1d 	bl	8005bae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f000 fa2c 	bl	8005bd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2200      	movs	r2, #0
 800577e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	f003 0310 	and.w	r3, r3, #16
 8005786:	2b00      	cmp	r3, #0
 8005788:	d020      	beq.n	80057cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f003 0310 	and.w	r3, r3, #16
 8005790:	2b00      	cmp	r3, #0
 8005792:	d01b      	beq.n	80057cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f06f 0210 	mvn.w	r2, #16
 800579c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2208      	movs	r2, #8
 80057a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	69db      	ldr	r3, [r3, #28]
 80057aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d003      	beq.n	80057ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 fa04 	bl	8005bc0 <HAL_TIM_IC_CaptureCallback>
 80057b8:	e005      	b.n	80057c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 f9f7 	bl	8005bae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 fa06 	bl	8005bd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	f003 0301 	and.w	r3, r3, #1
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d00c      	beq.n	80057f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	f003 0301 	and.w	r3, r3, #1
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d007      	beq.n	80057f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f06f 0201 	mvn.w	r2, #1
 80057e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f7fb f9b4 	bl	8000b58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00c      	beq.n	8005814 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005800:	2b00      	cmp	r3, #0
 8005802:	d007      	beq.n	8005814 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800580c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 fd6d 	bl	80062ee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800581a:	2b00      	cmp	r3, #0
 800581c:	d00c      	beq.n	8005838 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005824:	2b00      	cmp	r3, #0
 8005826:	d007      	beq.n	8005838 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005830:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 f9d6 	bl	8005be4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	f003 0320 	and.w	r3, r3, #32
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00c      	beq.n	800585c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f003 0320 	and.w	r3, r3, #32
 8005848:	2b00      	cmp	r3, #0
 800584a:	d007      	beq.n	800585c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f06f 0220 	mvn.w	r2, #32
 8005854:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f000 fd40 	bl	80062dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800585c:	bf00      	nop
 800585e:	3710      	adds	r7, #16
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b086      	sub	sp, #24
 8005868:	af00      	add	r7, sp, #0
 800586a:	60f8      	str	r0, [r7, #12]
 800586c:	60b9      	str	r1, [r7, #8]
 800586e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005870:	2300      	movs	r3, #0
 8005872:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800587a:	2b01      	cmp	r3, #1
 800587c:	d101      	bne.n	8005882 <HAL_TIM_IC_ConfigChannel+0x1e>
 800587e:	2302      	movs	r3, #2
 8005880:	e088      	b.n	8005994 <HAL_TIM_IC_ConfigChannel+0x130>
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2201      	movs	r2, #1
 8005886:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d11b      	bne.n	80058c8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80058a0:	f000 fae6 	bl	8005e70 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	699a      	ldr	r2, [r3, #24]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f022 020c 	bic.w	r2, r2, #12
 80058b2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	6999      	ldr	r1, [r3, #24]
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	689a      	ldr	r2, [r3, #8]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	430a      	orrs	r2, r1
 80058c4:	619a      	str	r2, [r3, #24]
 80058c6:	e060      	b.n	800598a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2b04      	cmp	r3, #4
 80058cc:	d11c      	bne.n	8005908 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80058de:	f000 fb67 	bl	8005fb0 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	699a      	ldr	r2, [r3, #24]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80058f0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	6999      	ldr	r1, [r3, #24]
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	021a      	lsls	r2, r3, #8
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	430a      	orrs	r2, r1
 8005904:	619a      	str	r2, [r3, #24]
 8005906:	e040      	b.n	800598a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2b08      	cmp	r3, #8
 800590c:	d11b      	bne.n	8005946 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800591e:	f000 fbb2 	bl	8006086 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	69da      	ldr	r2, [r3, #28]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f022 020c 	bic.w	r2, r2, #12
 8005930:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	69d9      	ldr	r1, [r3, #28]
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	689a      	ldr	r2, [r3, #8]
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	430a      	orrs	r2, r1
 8005942:	61da      	str	r2, [r3, #28]
 8005944:	e021      	b.n	800598a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2b0c      	cmp	r3, #12
 800594a:	d11c      	bne.n	8005986 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800595c:	f000 fbce 	bl	80060fc <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	69da      	ldr	r2, [r3, #28]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800596e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	69d9      	ldr	r1, [r3, #28]
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	021a      	lsls	r2, r3, #8
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	430a      	orrs	r2, r1
 8005982:	61da      	str	r2, [r3, #28]
 8005984:	e001      	b.n	800598a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005992:	7dfb      	ldrb	r3, [r7, #23]
}
 8005994:	4618      	mov	r0, r3
 8005996:	3718      	adds	r7, #24
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b084      	sub	sp, #16
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
 80059a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059a6:	2300      	movs	r3, #0
 80059a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d101      	bne.n	80059b8 <HAL_TIM_ConfigClockSource+0x1c>
 80059b4:	2302      	movs	r3, #2
 80059b6:	e0b4      	b.n	8005b22 <HAL_TIM_ConfigClockSource+0x186>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2201      	movs	r2, #1
 80059bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2202      	movs	r2, #2
 80059c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80059d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80059de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	68ba      	ldr	r2, [r7, #8]
 80059e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059f0:	d03e      	beq.n	8005a70 <HAL_TIM_ConfigClockSource+0xd4>
 80059f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059f6:	f200 8087 	bhi.w	8005b08 <HAL_TIM_ConfigClockSource+0x16c>
 80059fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059fe:	f000 8086 	beq.w	8005b0e <HAL_TIM_ConfigClockSource+0x172>
 8005a02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a06:	d87f      	bhi.n	8005b08 <HAL_TIM_ConfigClockSource+0x16c>
 8005a08:	2b70      	cmp	r3, #112	@ 0x70
 8005a0a:	d01a      	beq.n	8005a42 <HAL_TIM_ConfigClockSource+0xa6>
 8005a0c:	2b70      	cmp	r3, #112	@ 0x70
 8005a0e:	d87b      	bhi.n	8005b08 <HAL_TIM_ConfigClockSource+0x16c>
 8005a10:	2b60      	cmp	r3, #96	@ 0x60
 8005a12:	d050      	beq.n	8005ab6 <HAL_TIM_ConfigClockSource+0x11a>
 8005a14:	2b60      	cmp	r3, #96	@ 0x60
 8005a16:	d877      	bhi.n	8005b08 <HAL_TIM_ConfigClockSource+0x16c>
 8005a18:	2b50      	cmp	r3, #80	@ 0x50
 8005a1a:	d03c      	beq.n	8005a96 <HAL_TIM_ConfigClockSource+0xfa>
 8005a1c:	2b50      	cmp	r3, #80	@ 0x50
 8005a1e:	d873      	bhi.n	8005b08 <HAL_TIM_ConfigClockSource+0x16c>
 8005a20:	2b40      	cmp	r3, #64	@ 0x40
 8005a22:	d058      	beq.n	8005ad6 <HAL_TIM_ConfigClockSource+0x13a>
 8005a24:	2b40      	cmp	r3, #64	@ 0x40
 8005a26:	d86f      	bhi.n	8005b08 <HAL_TIM_ConfigClockSource+0x16c>
 8005a28:	2b30      	cmp	r3, #48	@ 0x30
 8005a2a:	d064      	beq.n	8005af6 <HAL_TIM_ConfigClockSource+0x15a>
 8005a2c:	2b30      	cmp	r3, #48	@ 0x30
 8005a2e:	d86b      	bhi.n	8005b08 <HAL_TIM_ConfigClockSource+0x16c>
 8005a30:	2b20      	cmp	r3, #32
 8005a32:	d060      	beq.n	8005af6 <HAL_TIM_ConfigClockSource+0x15a>
 8005a34:	2b20      	cmp	r3, #32
 8005a36:	d867      	bhi.n	8005b08 <HAL_TIM_ConfigClockSource+0x16c>
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d05c      	beq.n	8005af6 <HAL_TIM_ConfigClockSource+0x15a>
 8005a3c:	2b10      	cmp	r3, #16
 8005a3e:	d05a      	beq.n	8005af6 <HAL_TIM_ConfigClockSource+0x15a>
 8005a40:	e062      	b.n	8005b08 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a52:	f000 fba9 	bl	80061a8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005a64:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68ba      	ldr	r2, [r7, #8]
 8005a6c:	609a      	str	r2, [r3, #8]
      break;
 8005a6e:	e04f      	b.n	8005b10 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a80:	f000 fb92 	bl	80061a8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	689a      	ldr	r2, [r3, #8]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a92:	609a      	str	r2, [r3, #8]
      break;
 8005a94:	e03c      	b.n	8005b10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aa2:	461a      	mov	r2, r3
 8005aa4:	f000 fa56 	bl	8005f54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	2150      	movs	r1, #80	@ 0x50
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f000 fb60 	bl	8006174 <TIM_ITRx_SetConfig>
      break;
 8005ab4:	e02c      	b.n	8005b10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ac2:	461a      	mov	r2, r3
 8005ac4:	f000 fab0 	bl	8006028 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	2160      	movs	r1, #96	@ 0x60
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f000 fb50 	bl	8006174 <TIM_ITRx_SetConfig>
      break;
 8005ad4:	e01c      	b.n	8005b10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	f000 fa36 	bl	8005f54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	2140      	movs	r1, #64	@ 0x40
 8005aee:	4618      	mov	r0, r3
 8005af0:	f000 fb40 	bl	8006174 <TIM_ITRx_SetConfig>
      break;
 8005af4:	e00c      	b.n	8005b10 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4619      	mov	r1, r3
 8005b00:	4610      	mov	r0, r2
 8005b02:	f000 fb37 	bl	8006174 <TIM_ITRx_SetConfig>
      break;
 8005b06:	e003      	b.n	8005b10 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	73fb      	strb	r3, [r7, #15]
      break;
 8005b0c:	e000      	b.n	8005b10 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005b0e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2201      	movs	r2, #1
 8005b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3710      	adds	r7, #16
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}

08005b2a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005b2a:	b580      	push	{r7, lr}
 8005b2c:	b082      	sub	sp, #8
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	6078      	str	r0, [r7, #4]
 8005b32:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d101      	bne.n	8005b42 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005b3e:	2302      	movs	r3, #2
 8005b40:	e031      	b.n	8005ba6 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2201      	movs	r2, #1
 8005b46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2202      	movs	r2, #2
 8005b4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005b52:	6839      	ldr	r1, [r7, #0]
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f000 f8f9 	bl	8005d4c <TIM_SlaveTimer_SetConfig>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d009      	beq.n	8005b74 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	e018      	b.n	8005ba6 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	68da      	ldr	r2, [r3, #12]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b82:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	68da      	ldr	r2, [r3, #12]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005b92:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2201      	movs	r2, #1
 8005b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005ba4:	2300      	movs	r3, #0
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3708      	adds	r7, #8
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}

08005bae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bae:	b480      	push	{r7}
 8005bb0:	b083      	sub	sp, #12
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005bb6:	bf00      	nop
 8005bb8:	370c      	adds	r7, #12
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bc80      	pop	{r7}
 8005bbe:	4770      	bx	lr

08005bc0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b083      	sub	sp, #12
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005bc8:	bf00      	nop
 8005bca:	370c      	adds	r7, #12
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bc80      	pop	{r7}
 8005bd0:	4770      	bx	lr

08005bd2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005bd2:	b480      	push	{r7}
 8005bd4:	b083      	sub	sp, #12
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bda:	bf00      	nop
 8005bdc:	370c      	adds	r7, #12
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bc80      	pop	{r7}
 8005be2:	4770      	bx	lr

08005be4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b083      	sub	sp, #12
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005bec:	bf00      	nop
 8005bee:	370c      	adds	r7, #12
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bc80      	pop	{r7}
 8005bf4:	4770      	bx	lr
	...

08005bf8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b085      	sub	sp, #20
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	4a45      	ldr	r2, [pc, #276]	@ (8005d20 <TIM_Base_SetConfig+0x128>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d013      	beq.n	8005c38 <TIM_Base_SetConfig+0x40>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c16:	d00f      	beq.n	8005c38 <TIM_Base_SetConfig+0x40>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	4a42      	ldr	r2, [pc, #264]	@ (8005d24 <TIM_Base_SetConfig+0x12c>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d00b      	beq.n	8005c38 <TIM_Base_SetConfig+0x40>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a41      	ldr	r2, [pc, #260]	@ (8005d28 <TIM_Base_SetConfig+0x130>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d007      	beq.n	8005c38 <TIM_Base_SetConfig+0x40>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	4a40      	ldr	r2, [pc, #256]	@ (8005d2c <TIM_Base_SetConfig+0x134>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d003      	beq.n	8005c38 <TIM_Base_SetConfig+0x40>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	4a3f      	ldr	r2, [pc, #252]	@ (8005d30 <TIM_Base_SetConfig+0x138>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d108      	bne.n	8005c4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	68fa      	ldr	r2, [r7, #12]
 8005c46:	4313      	orrs	r3, r2
 8005c48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a34      	ldr	r2, [pc, #208]	@ (8005d20 <TIM_Base_SetConfig+0x128>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d02b      	beq.n	8005caa <TIM_Base_SetConfig+0xb2>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c58:	d027      	beq.n	8005caa <TIM_Base_SetConfig+0xb2>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a31      	ldr	r2, [pc, #196]	@ (8005d24 <TIM_Base_SetConfig+0x12c>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d023      	beq.n	8005caa <TIM_Base_SetConfig+0xb2>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a30      	ldr	r2, [pc, #192]	@ (8005d28 <TIM_Base_SetConfig+0x130>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d01f      	beq.n	8005caa <TIM_Base_SetConfig+0xb2>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a2f      	ldr	r2, [pc, #188]	@ (8005d2c <TIM_Base_SetConfig+0x134>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d01b      	beq.n	8005caa <TIM_Base_SetConfig+0xb2>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a2e      	ldr	r2, [pc, #184]	@ (8005d30 <TIM_Base_SetConfig+0x138>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d017      	beq.n	8005caa <TIM_Base_SetConfig+0xb2>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a2d      	ldr	r2, [pc, #180]	@ (8005d34 <TIM_Base_SetConfig+0x13c>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d013      	beq.n	8005caa <TIM_Base_SetConfig+0xb2>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a2c      	ldr	r2, [pc, #176]	@ (8005d38 <TIM_Base_SetConfig+0x140>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d00f      	beq.n	8005caa <TIM_Base_SetConfig+0xb2>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a2b      	ldr	r2, [pc, #172]	@ (8005d3c <TIM_Base_SetConfig+0x144>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d00b      	beq.n	8005caa <TIM_Base_SetConfig+0xb2>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4a2a      	ldr	r2, [pc, #168]	@ (8005d40 <TIM_Base_SetConfig+0x148>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d007      	beq.n	8005caa <TIM_Base_SetConfig+0xb2>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a29      	ldr	r2, [pc, #164]	@ (8005d44 <TIM_Base_SetConfig+0x14c>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d003      	beq.n	8005caa <TIM_Base_SetConfig+0xb2>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a28      	ldr	r2, [pc, #160]	@ (8005d48 <TIM_Base_SetConfig+0x150>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d108      	bne.n	8005cbc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	68fa      	ldr	r2, [r7, #12]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	689a      	ldr	r2, [r3, #8]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	4a0f      	ldr	r2, [pc, #60]	@ (8005d20 <TIM_Base_SetConfig+0x128>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d003      	beq.n	8005cf0 <TIM_Base_SetConfig+0xf8>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4a11      	ldr	r2, [pc, #68]	@ (8005d30 <TIM_Base_SetConfig+0x138>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d103      	bne.n	8005cf8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	691a      	ldr	r2, [r3, #16]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	691b      	ldr	r3, [r3, #16]
 8005d02:	f003 0301 	and.w	r3, r3, #1
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d105      	bne.n	8005d16 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	691b      	ldr	r3, [r3, #16]
 8005d0e:	f023 0201 	bic.w	r2, r3, #1
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	611a      	str	r2, [r3, #16]
  }
}
 8005d16:	bf00      	nop
 8005d18:	3714      	adds	r7, #20
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bc80      	pop	{r7}
 8005d1e:	4770      	bx	lr
 8005d20:	40010000 	.word	0x40010000
 8005d24:	40000400 	.word	0x40000400
 8005d28:	40000800 	.word	0x40000800
 8005d2c:	40000c00 	.word	0x40000c00
 8005d30:	40010400 	.word	0x40010400
 8005d34:	40014000 	.word	0x40014000
 8005d38:	40014400 	.word	0x40014400
 8005d3c:	40014800 	.word	0x40014800
 8005d40:	40001800 	.word	0x40001800
 8005d44:	40001c00 	.word	0x40001c00
 8005d48:	40002000 	.word	0x40002000

08005d4c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b086      	sub	sp, #24
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
 8005d54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d56:	2300      	movs	r3, #0
 8005d58:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d68:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	693a      	ldr	r2, [r7, #16]
 8005d70:	4313      	orrs	r3, r2
 8005d72:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	f023 0307 	bic.w	r3, r3, #7
 8005d7a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	693a      	ldr	r2, [r7, #16]
 8005d82:	4313      	orrs	r3, r2
 8005d84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	693a      	ldr	r2, [r7, #16]
 8005d8c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	2b70      	cmp	r3, #112	@ 0x70
 8005d94:	d01a      	beq.n	8005dcc <TIM_SlaveTimer_SetConfig+0x80>
 8005d96:	2b70      	cmp	r3, #112	@ 0x70
 8005d98:	d860      	bhi.n	8005e5c <TIM_SlaveTimer_SetConfig+0x110>
 8005d9a:	2b60      	cmp	r3, #96	@ 0x60
 8005d9c:	d054      	beq.n	8005e48 <TIM_SlaveTimer_SetConfig+0xfc>
 8005d9e:	2b60      	cmp	r3, #96	@ 0x60
 8005da0:	d85c      	bhi.n	8005e5c <TIM_SlaveTimer_SetConfig+0x110>
 8005da2:	2b50      	cmp	r3, #80	@ 0x50
 8005da4:	d046      	beq.n	8005e34 <TIM_SlaveTimer_SetConfig+0xe8>
 8005da6:	2b50      	cmp	r3, #80	@ 0x50
 8005da8:	d858      	bhi.n	8005e5c <TIM_SlaveTimer_SetConfig+0x110>
 8005daa:	2b40      	cmp	r3, #64	@ 0x40
 8005dac:	d019      	beq.n	8005de2 <TIM_SlaveTimer_SetConfig+0x96>
 8005dae:	2b40      	cmp	r3, #64	@ 0x40
 8005db0:	d854      	bhi.n	8005e5c <TIM_SlaveTimer_SetConfig+0x110>
 8005db2:	2b30      	cmp	r3, #48	@ 0x30
 8005db4:	d055      	beq.n	8005e62 <TIM_SlaveTimer_SetConfig+0x116>
 8005db6:	2b30      	cmp	r3, #48	@ 0x30
 8005db8:	d850      	bhi.n	8005e5c <TIM_SlaveTimer_SetConfig+0x110>
 8005dba:	2b20      	cmp	r3, #32
 8005dbc:	d051      	beq.n	8005e62 <TIM_SlaveTimer_SetConfig+0x116>
 8005dbe:	2b20      	cmp	r3, #32
 8005dc0:	d84c      	bhi.n	8005e5c <TIM_SlaveTimer_SetConfig+0x110>
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d04d      	beq.n	8005e62 <TIM_SlaveTimer_SetConfig+0x116>
 8005dc6:	2b10      	cmp	r3, #16
 8005dc8:	d04b      	beq.n	8005e62 <TIM_SlaveTimer_SetConfig+0x116>
 8005dca:	e047      	b.n	8005e5c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005ddc:	f000 f9e4 	bl	80061a8 <TIM_ETR_SetConfig>
      break;
 8005de0:	e040      	b.n	8005e64 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	2b05      	cmp	r3, #5
 8005de8:	d101      	bne.n	8005dee <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e03b      	b.n	8005e66 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	6a1b      	ldr	r3, [r3, #32]
 8005df4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	6a1a      	ldr	r2, [r3, #32]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f022 0201 	bic.w	r2, r2, #1
 8005e04:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	699b      	ldr	r3, [r3, #24]
 8005e0c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e14:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	011b      	lsls	r3, r3, #4
 8005e1c:	68ba      	ldr	r2, [r7, #8]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	68ba      	ldr	r2, [r7, #8]
 8005e28:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68fa      	ldr	r2, [r7, #12]
 8005e30:	621a      	str	r2, [r3, #32]
      break;
 8005e32:	e017      	b.n	8005e64 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e40:	461a      	mov	r2, r3
 8005e42:	f000 f887 	bl	8005f54 <TIM_TI1_ConfigInputStage>
      break;
 8005e46:	e00d      	b.n	8005e64 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e54:	461a      	mov	r2, r3
 8005e56:	f000 f8e7 	bl	8006028 <TIM_TI2_ConfigInputStage>
      break;
 8005e5a:	e003      	b.n	8005e64 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	75fb      	strb	r3, [r7, #23]
      break;
 8005e60:	e000      	b.n	8005e64 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8005e62:	bf00      	nop
  }

  return status;
 8005e64:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3718      	adds	r7, #24
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
	...

08005e70 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b087      	sub	sp, #28
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	60f8      	str	r0, [r7, #12]
 8005e78:	60b9      	str	r1, [r7, #8]
 8005e7a:	607a      	str	r2, [r7, #4]
 8005e7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	6a1b      	ldr	r3, [r3, #32]
 8005e82:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6a1b      	ldr	r3, [r3, #32]
 8005e88:	f023 0201 	bic.w	r2, r3, #1
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	699b      	ldr	r3, [r3, #24]
 8005e94:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	4a27      	ldr	r2, [pc, #156]	@ (8005f38 <TIM_TI1_SetConfig+0xc8>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d01b      	beq.n	8005ed6 <TIM_TI1_SetConfig+0x66>
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ea4:	d017      	beq.n	8005ed6 <TIM_TI1_SetConfig+0x66>
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	4a24      	ldr	r2, [pc, #144]	@ (8005f3c <TIM_TI1_SetConfig+0xcc>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d013      	beq.n	8005ed6 <TIM_TI1_SetConfig+0x66>
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	4a23      	ldr	r2, [pc, #140]	@ (8005f40 <TIM_TI1_SetConfig+0xd0>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d00f      	beq.n	8005ed6 <TIM_TI1_SetConfig+0x66>
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	4a22      	ldr	r2, [pc, #136]	@ (8005f44 <TIM_TI1_SetConfig+0xd4>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d00b      	beq.n	8005ed6 <TIM_TI1_SetConfig+0x66>
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	4a21      	ldr	r2, [pc, #132]	@ (8005f48 <TIM_TI1_SetConfig+0xd8>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d007      	beq.n	8005ed6 <TIM_TI1_SetConfig+0x66>
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	4a20      	ldr	r2, [pc, #128]	@ (8005f4c <TIM_TI1_SetConfig+0xdc>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d003      	beq.n	8005ed6 <TIM_TI1_SetConfig+0x66>
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	4a1f      	ldr	r2, [pc, #124]	@ (8005f50 <TIM_TI1_SetConfig+0xe0>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d101      	bne.n	8005eda <TIM_TI1_SetConfig+0x6a>
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e000      	b.n	8005edc <TIM_TI1_SetConfig+0x6c>
 8005eda:	2300      	movs	r3, #0
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d008      	beq.n	8005ef2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	f023 0303 	bic.w	r3, r3, #3
 8005ee6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005ee8:	697a      	ldr	r2, [r7, #20]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4313      	orrs	r3, r2
 8005eee:	617b      	str	r3, [r7, #20]
 8005ef0:	e003      	b.n	8005efa <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	f043 0301 	orr.w	r3, r3, #1
 8005ef8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	011b      	lsls	r3, r3, #4
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	697a      	ldr	r2, [r7, #20]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	f023 030a 	bic.w	r3, r3, #10
 8005f14:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	f003 030a 	and.w	r3, r3, #10
 8005f1c:	693a      	ldr	r2, [r7, #16]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	697a      	ldr	r2, [r7, #20]
 8005f26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	693a      	ldr	r2, [r7, #16]
 8005f2c:	621a      	str	r2, [r3, #32]
}
 8005f2e:	bf00      	nop
 8005f30:	371c      	adds	r7, #28
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bc80      	pop	{r7}
 8005f36:	4770      	bx	lr
 8005f38:	40010000 	.word	0x40010000
 8005f3c:	40000400 	.word	0x40000400
 8005f40:	40000800 	.word	0x40000800
 8005f44:	40000c00 	.word	0x40000c00
 8005f48:	40010400 	.word	0x40010400
 8005f4c:	40014000 	.word	0x40014000
 8005f50:	40001800 	.word	0x40001800

08005f54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b087      	sub	sp, #28
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	60f8      	str	r0, [r7, #12]
 8005f5c:	60b9      	str	r1, [r7, #8]
 8005f5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	6a1b      	ldr	r3, [r3, #32]
 8005f64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	6a1b      	ldr	r3, [r3, #32]
 8005f6a:	f023 0201 	bic.w	r2, r3, #1
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	699b      	ldr	r3, [r3, #24]
 8005f76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	011b      	lsls	r3, r3, #4
 8005f84:	693a      	ldr	r2, [r7, #16]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	f023 030a 	bic.w	r3, r3, #10
 8005f90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f92:	697a      	ldr	r2, [r7, #20]
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	693a      	ldr	r2, [r7, #16]
 8005f9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	697a      	ldr	r2, [r7, #20]
 8005fa4:	621a      	str	r2, [r3, #32]
}
 8005fa6:	bf00      	nop
 8005fa8:	371c      	adds	r7, #28
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bc80      	pop	{r7}
 8005fae:	4770      	bx	lr

08005fb0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b087      	sub	sp, #28
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	60f8      	str	r0, [r7, #12]
 8005fb8:	60b9      	str	r1, [r7, #8]
 8005fba:	607a      	str	r2, [r7, #4]
 8005fbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6a1b      	ldr	r3, [r3, #32]
 8005fc2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6a1b      	ldr	r3, [r3, #32]
 8005fc8:	f023 0210 	bic.w	r2, r3, #16
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	699b      	ldr	r3, [r3, #24]
 8005fd4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fdc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	021b      	lsls	r3, r3, #8
 8005fe2:	693a      	ldr	r2, [r7, #16]
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005fee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	031b      	lsls	r3, r3, #12
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	693a      	ldr	r2, [r7, #16]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006002:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	011b      	lsls	r3, r3, #4
 8006008:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800600c:	697a      	ldr	r2, [r7, #20]
 800600e:	4313      	orrs	r3, r2
 8006010:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	693a      	ldr	r2, [r7, #16]
 8006016:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	697a      	ldr	r2, [r7, #20]
 800601c:	621a      	str	r2, [r3, #32]
}
 800601e:	bf00      	nop
 8006020:	371c      	adds	r7, #28
 8006022:	46bd      	mov	sp, r7
 8006024:	bc80      	pop	{r7}
 8006026:	4770      	bx	lr

08006028 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006028:	b480      	push	{r7}
 800602a:	b087      	sub	sp, #28
 800602c:	af00      	add	r7, sp, #0
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	60b9      	str	r1, [r7, #8]
 8006032:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6a1b      	ldr	r3, [r3, #32]
 8006038:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6a1b      	ldr	r3, [r3, #32]
 800603e:	f023 0210 	bic.w	r2, r3, #16
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	699b      	ldr	r3, [r3, #24]
 800604a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006052:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	031b      	lsls	r3, r3, #12
 8006058:	693a      	ldr	r2, [r7, #16]
 800605a:	4313      	orrs	r3, r2
 800605c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006064:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	011b      	lsls	r3, r3, #4
 800606a:	697a      	ldr	r2, [r7, #20]
 800606c:	4313      	orrs	r3, r2
 800606e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	693a      	ldr	r2, [r7, #16]
 8006074:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	697a      	ldr	r2, [r7, #20]
 800607a:	621a      	str	r2, [r3, #32]
}
 800607c:	bf00      	nop
 800607e:	371c      	adds	r7, #28
 8006080:	46bd      	mov	sp, r7
 8006082:	bc80      	pop	{r7}
 8006084:	4770      	bx	lr

08006086 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006086:	b480      	push	{r7}
 8006088:	b087      	sub	sp, #28
 800608a:	af00      	add	r7, sp, #0
 800608c:	60f8      	str	r0, [r7, #12]
 800608e:	60b9      	str	r1, [r7, #8]
 8006090:	607a      	str	r2, [r7, #4]
 8006092:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	6a1b      	ldr	r3, [r3, #32]
 8006098:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6a1b      	ldr	r3, [r3, #32]
 800609e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	69db      	ldr	r3, [r3, #28]
 80060aa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	f023 0303 	bic.w	r3, r3, #3
 80060b2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80060b4:	693a      	ldr	r2, [r7, #16]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060c2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	011b      	lsls	r3, r3, #4
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	693a      	ldr	r2, [r7, #16]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80060d6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	021b      	lsls	r3, r3, #8
 80060dc:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80060e0:	697a      	ldr	r2, [r7, #20]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	693a      	ldr	r2, [r7, #16]
 80060ea:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	697a      	ldr	r2, [r7, #20]
 80060f0:	621a      	str	r2, [r3, #32]
}
 80060f2:	bf00      	nop
 80060f4:	371c      	adds	r7, #28
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bc80      	pop	{r7}
 80060fa:	4770      	bx	lr

080060fc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b087      	sub	sp, #28
 8006100:	af00      	add	r7, sp, #0
 8006102:	60f8      	str	r0, [r7, #12]
 8006104:	60b9      	str	r1, [r7, #8]
 8006106:	607a      	str	r2, [r7, #4]
 8006108:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6a1b      	ldr	r3, [r3, #32]
 800610e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	6a1b      	ldr	r3, [r3, #32]
 8006114:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	69db      	ldr	r3, [r3, #28]
 8006120:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006128:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	021b      	lsls	r3, r3, #8
 800612e:	693a      	ldr	r2, [r7, #16]
 8006130:	4313      	orrs	r3, r2
 8006132:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800613a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	031b      	lsls	r3, r3, #12
 8006140:	b29b      	uxth	r3, r3
 8006142:	693a      	ldr	r2, [r7, #16]
 8006144:	4313      	orrs	r3, r2
 8006146:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800614e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	031b      	lsls	r3, r3, #12
 8006154:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	4313      	orrs	r3, r2
 800615c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	693a      	ldr	r2, [r7, #16]
 8006162:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	697a      	ldr	r2, [r7, #20]
 8006168:	621a      	str	r2, [r3, #32]
}
 800616a:	bf00      	nop
 800616c:	371c      	adds	r7, #28
 800616e:	46bd      	mov	sp, r7
 8006170:	bc80      	pop	{r7}
 8006172:	4770      	bx	lr

08006174 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006174:	b480      	push	{r7}
 8006176:	b085      	sub	sp, #20
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800618a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800618c:	683a      	ldr	r2, [r7, #0]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	4313      	orrs	r3, r2
 8006192:	f043 0307 	orr.w	r3, r3, #7
 8006196:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	68fa      	ldr	r2, [r7, #12]
 800619c:	609a      	str	r2, [r3, #8]
}
 800619e:	bf00      	nop
 80061a0:	3714      	adds	r7, #20
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bc80      	pop	{r7}
 80061a6:	4770      	bx	lr

080061a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b087      	sub	sp, #28
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	60f8      	str	r0, [r7, #12]
 80061b0:	60b9      	str	r1, [r7, #8]
 80061b2:	607a      	str	r2, [r7, #4]
 80061b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80061c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	021a      	lsls	r2, r3, #8
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	431a      	orrs	r2, r3
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	697a      	ldr	r2, [r7, #20]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	697a      	ldr	r2, [r7, #20]
 80061da:	609a      	str	r2, [r3, #8]
}
 80061dc:	bf00      	nop
 80061de:	371c      	adds	r7, #28
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bc80      	pop	{r7}
 80061e4:	4770      	bx	lr
	...

080061e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b085      	sub	sp, #20
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
 80061f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d101      	bne.n	8006200 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061fc:	2302      	movs	r3, #2
 80061fe:	e05a      	b.n	80062b6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2202      	movs	r2, #2
 800620c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006226:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	68fa      	ldr	r2, [r7, #12]
 800622e:	4313      	orrs	r3, r2
 8006230:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	68fa      	ldr	r2, [r7, #12]
 8006238:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a20      	ldr	r2, [pc, #128]	@ (80062c0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d022      	beq.n	800628a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800624c:	d01d      	beq.n	800628a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a1c      	ldr	r2, [pc, #112]	@ (80062c4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d018      	beq.n	800628a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a1a      	ldr	r2, [pc, #104]	@ (80062c8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d013      	beq.n	800628a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a19      	ldr	r2, [pc, #100]	@ (80062cc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d00e      	beq.n	800628a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a17      	ldr	r2, [pc, #92]	@ (80062d0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d009      	beq.n	800628a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a16      	ldr	r2, [pc, #88]	@ (80062d4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d004      	beq.n	800628a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a14      	ldr	r2, [pc, #80]	@ (80062d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d10c      	bne.n	80062a4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006290:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	68ba      	ldr	r2, [r7, #8]
 8006298:	4313      	orrs	r3, r2
 800629a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	68ba      	ldr	r2, [r7, #8]
 80062a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062b4:	2300      	movs	r3, #0
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3714      	adds	r7, #20
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bc80      	pop	{r7}
 80062be:	4770      	bx	lr
 80062c0:	40010000 	.word	0x40010000
 80062c4:	40000400 	.word	0x40000400
 80062c8:	40000800 	.word	0x40000800
 80062cc:	40000c00 	.word	0x40000c00
 80062d0:	40010400 	.word	0x40010400
 80062d4:	40014000 	.word	0x40014000
 80062d8:	40001800 	.word	0x40001800

080062dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062dc:	b480      	push	{r7}
 80062de:	b083      	sub	sp, #12
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062e4:	bf00      	nop
 80062e6:	370c      	adds	r7, #12
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bc80      	pop	{r7}
 80062ec:	4770      	bx	lr

080062ee <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062ee:	b480      	push	{r7}
 80062f0:	b083      	sub	sp, #12
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062f6:	bf00      	nop
 80062f8:	370c      	adds	r7, #12
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bc80      	pop	{r7}
 80062fe:	4770      	bx	lr

08006300 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006300:	b084      	sub	sp, #16
 8006302:	b580      	push	{r7, lr}
 8006304:	b084      	sub	sp, #16
 8006306:	af00      	add	r7, sp, #0
 8006308:	6078      	str	r0, [r7, #4]
 800630a:	f107 001c 	add.w	r0, r7, #28
 800630e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006312:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006316:	2b01      	cmp	r3, #1
 8006318:	d123      	bne.n	8006362 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800631e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	68db      	ldr	r3, [r3, #12]
 800632a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800632e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006332:	687a      	ldr	r2, [r7, #4]
 8006334:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006342:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006346:	2b01      	cmp	r3, #1
 8006348:	d105      	bne.n	8006356 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	68db      	ldr	r3, [r3, #12]
 800634e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f001 fac0 	bl	80078dc <USB_CoreReset>
 800635c:	4603      	mov	r3, r0
 800635e:	73fb      	strb	r3, [r7, #15]
 8006360:	e010      	b.n	8006384 <USB_CoreInit+0x84>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f001 fab4 	bl	80078dc <USB_CoreReset>
 8006374:	4603      	mov	r3, r0
 8006376:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800637c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006384:	7fbb      	ldrb	r3, [r7, #30]
 8006386:	2b01      	cmp	r3, #1
 8006388:	d10b      	bne.n	80063a2 <USB_CoreInit+0xa2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	f043 0206 	orr.w	r2, r3, #6
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	f043 0220 	orr.w	r2, r3, #32
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80063a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3710      	adds	r7, #16
 80063a8:	46bd      	mov	sp, r7
 80063aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80063ae:	b004      	add	sp, #16
 80063b0:	4770      	bx	lr
	...

080063b4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b087      	sub	sp, #28
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	4613      	mov	r3, r2
 80063c0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80063c2:	79fb      	ldrb	r3, [r7, #7]
 80063c4:	2b02      	cmp	r3, #2
 80063c6:	d165      	bne.n	8006494 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	4a41      	ldr	r2, [pc, #260]	@ (80064d0 <USB_SetTurnaroundTime+0x11c>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d906      	bls.n	80063de <USB_SetTurnaroundTime+0x2a>
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	4a40      	ldr	r2, [pc, #256]	@ (80064d4 <USB_SetTurnaroundTime+0x120>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d202      	bcs.n	80063de <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80063d8:	230f      	movs	r3, #15
 80063da:	617b      	str	r3, [r7, #20]
 80063dc:	e062      	b.n	80064a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	4a3c      	ldr	r2, [pc, #240]	@ (80064d4 <USB_SetTurnaroundTime+0x120>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d306      	bcc.n	80063f4 <USB_SetTurnaroundTime+0x40>
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	4a3b      	ldr	r2, [pc, #236]	@ (80064d8 <USB_SetTurnaroundTime+0x124>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d202      	bcs.n	80063f4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80063ee:	230e      	movs	r3, #14
 80063f0:	617b      	str	r3, [r7, #20]
 80063f2:	e057      	b.n	80064a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	4a38      	ldr	r2, [pc, #224]	@ (80064d8 <USB_SetTurnaroundTime+0x124>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d306      	bcc.n	800640a <USB_SetTurnaroundTime+0x56>
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	4a37      	ldr	r2, [pc, #220]	@ (80064dc <USB_SetTurnaroundTime+0x128>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d202      	bcs.n	800640a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006404:	230d      	movs	r3, #13
 8006406:	617b      	str	r3, [r7, #20]
 8006408:	e04c      	b.n	80064a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	4a33      	ldr	r2, [pc, #204]	@ (80064dc <USB_SetTurnaroundTime+0x128>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d306      	bcc.n	8006420 <USB_SetTurnaroundTime+0x6c>
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	4a32      	ldr	r2, [pc, #200]	@ (80064e0 <USB_SetTurnaroundTime+0x12c>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d802      	bhi.n	8006420 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800641a:	230c      	movs	r3, #12
 800641c:	617b      	str	r3, [r7, #20]
 800641e:	e041      	b.n	80064a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	4a2f      	ldr	r2, [pc, #188]	@ (80064e0 <USB_SetTurnaroundTime+0x12c>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d906      	bls.n	8006436 <USB_SetTurnaroundTime+0x82>
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	4a2e      	ldr	r2, [pc, #184]	@ (80064e4 <USB_SetTurnaroundTime+0x130>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d802      	bhi.n	8006436 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006430:	230b      	movs	r3, #11
 8006432:	617b      	str	r3, [r7, #20]
 8006434:	e036      	b.n	80064a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	4a2a      	ldr	r2, [pc, #168]	@ (80064e4 <USB_SetTurnaroundTime+0x130>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d906      	bls.n	800644c <USB_SetTurnaroundTime+0x98>
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	4a29      	ldr	r2, [pc, #164]	@ (80064e8 <USB_SetTurnaroundTime+0x134>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d802      	bhi.n	800644c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006446:	230a      	movs	r3, #10
 8006448:	617b      	str	r3, [r7, #20]
 800644a:	e02b      	b.n	80064a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	4a26      	ldr	r2, [pc, #152]	@ (80064e8 <USB_SetTurnaroundTime+0x134>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d906      	bls.n	8006462 <USB_SetTurnaroundTime+0xae>
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	4a25      	ldr	r2, [pc, #148]	@ (80064ec <USB_SetTurnaroundTime+0x138>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d202      	bcs.n	8006462 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800645c:	2309      	movs	r3, #9
 800645e:	617b      	str	r3, [r7, #20]
 8006460:	e020      	b.n	80064a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	4a21      	ldr	r2, [pc, #132]	@ (80064ec <USB_SetTurnaroundTime+0x138>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d306      	bcc.n	8006478 <USB_SetTurnaroundTime+0xc4>
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	4a20      	ldr	r2, [pc, #128]	@ (80064f0 <USB_SetTurnaroundTime+0x13c>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d802      	bhi.n	8006478 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006472:	2308      	movs	r3, #8
 8006474:	617b      	str	r3, [r7, #20]
 8006476:	e015      	b.n	80064a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	4a1d      	ldr	r2, [pc, #116]	@ (80064f0 <USB_SetTurnaroundTime+0x13c>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d906      	bls.n	800648e <USB_SetTurnaroundTime+0xda>
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	4a1c      	ldr	r2, [pc, #112]	@ (80064f4 <USB_SetTurnaroundTime+0x140>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d202      	bcs.n	800648e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006488:	2307      	movs	r3, #7
 800648a:	617b      	str	r3, [r7, #20]
 800648c:	e00a      	b.n	80064a4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800648e:	2306      	movs	r3, #6
 8006490:	617b      	str	r3, [r7, #20]
 8006492:	e007      	b.n	80064a4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006494:	79fb      	ldrb	r3, [r7, #7]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d102      	bne.n	80064a0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800649a:	2309      	movs	r3, #9
 800649c:	617b      	str	r3, [r7, #20]
 800649e:	e001      	b.n	80064a4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80064a0:	2309      	movs	r3, #9
 80064a2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	68da      	ldr	r2, [r3, #12]
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	029b      	lsls	r3, r3, #10
 80064b8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80064bc:	431a      	orrs	r2, r3
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80064c2:	2300      	movs	r3, #0
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	371c      	adds	r7, #28
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bc80      	pop	{r7}
 80064cc:	4770      	bx	lr
 80064ce:	bf00      	nop
 80064d0:	00d8acbf 	.word	0x00d8acbf
 80064d4:	00e4e1c0 	.word	0x00e4e1c0
 80064d8:	00f42400 	.word	0x00f42400
 80064dc:	01067380 	.word	0x01067380
 80064e0:	011a499f 	.word	0x011a499f
 80064e4:	01312cff 	.word	0x01312cff
 80064e8:	014ca43f 	.word	0x014ca43f
 80064ec:	016e3600 	.word	0x016e3600
 80064f0:	01a6ab1f 	.word	0x01a6ab1f
 80064f4:	01e84800 	.word	0x01e84800

080064f8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	f043 0201 	orr.w	r2, r3, #1
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800650c:	2300      	movs	r3, #0
}
 800650e:	4618      	mov	r0, r3
 8006510:	370c      	adds	r7, #12
 8006512:	46bd      	mov	sp, r7
 8006514:	bc80      	pop	{r7}
 8006516:	4770      	bx	lr

08006518 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006518:	b480      	push	{r7}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	f023 0201 	bic.w	r2, r3, #1
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800652c:	2300      	movs	r3, #0
}
 800652e:	4618      	mov	r0, r3
 8006530:	370c      	adds	r7, #12
 8006532:	46bd      	mov	sp, r7
 8006534:	bc80      	pop	{r7}
 8006536:	4770      	bx	lr

08006538 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b084      	sub	sp, #16
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
 8006540:	460b      	mov	r3, r1
 8006542:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006544:	2300      	movs	r3, #0
 8006546:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	68db      	ldr	r3, [r3, #12]
 800654c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006554:	78fb      	ldrb	r3, [r7, #3]
 8006556:	2b01      	cmp	r3, #1
 8006558:	d115      	bne.n	8006586 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	68db      	ldr	r3, [r3, #12]
 800655e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006566:	200a      	movs	r0, #10
 8006568:	f7fb f8e8 	bl	800173c <HAL_Delay>
      ms += 10U;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	330a      	adds	r3, #10
 8006570:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f001 f926 	bl	80077c4 <USB_GetMode>
 8006578:	4603      	mov	r3, r0
 800657a:	2b01      	cmp	r3, #1
 800657c:	d01e      	beq.n	80065bc <USB_SetCurrentMode+0x84>
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2bc7      	cmp	r3, #199	@ 0xc7
 8006582:	d9f0      	bls.n	8006566 <USB_SetCurrentMode+0x2e>
 8006584:	e01a      	b.n	80065bc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006586:	78fb      	ldrb	r3, [r7, #3]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d115      	bne.n	80065b8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006598:	200a      	movs	r0, #10
 800659a:	f7fb f8cf 	bl	800173c <HAL_Delay>
      ms += 10U;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	330a      	adds	r3, #10
 80065a2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f001 f90d 	bl	80077c4 <USB_GetMode>
 80065aa:	4603      	mov	r3, r0
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d005      	beq.n	80065bc <USB_SetCurrentMode+0x84>
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2bc7      	cmp	r3, #199	@ 0xc7
 80065b4:	d9f0      	bls.n	8006598 <USB_SetCurrentMode+0x60>
 80065b6:	e001      	b.n	80065bc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
 80065ba:	e005      	b.n	80065c8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2bc8      	cmp	r3, #200	@ 0xc8
 80065c0:	d101      	bne.n	80065c6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	e000      	b.n	80065c8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80065c6:	2300      	movs	r3, #0
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3710      	adds	r7, #16
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}

080065d0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80065d0:	b084      	sub	sp, #16
 80065d2:	b580      	push	{r7, lr}
 80065d4:	b086      	sub	sp, #24
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
 80065da:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80065de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80065e2:	2300      	movs	r3, #0
 80065e4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80065ea:	2300      	movs	r3, #0
 80065ec:	613b      	str	r3, [r7, #16]
 80065ee:	e009      	b.n	8006604 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80065f0:	687a      	ldr	r2, [r7, #4]
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	3340      	adds	r3, #64	@ 0x40
 80065f6:	009b      	lsls	r3, r3, #2
 80065f8:	4413      	add	r3, r2
 80065fa:	2200      	movs	r2, #0
 80065fc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	3301      	adds	r3, #1
 8006602:	613b      	str	r3, [r7, #16]
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	2b0e      	cmp	r3, #14
 8006608:	d9f2      	bls.n	80065f0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800660a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800660e:	2b00      	cmp	r3, #0
 8006610:	d11c      	bne.n	800664c <USB_DevInit+0x7c>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	68fa      	ldr	r2, [r7, #12]
 800661c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006620:	f043 0302 	orr.w	r3, r3, #2
 8006624:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800662a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006636:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006642:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	639a      	str	r2, [r3, #56]	@ 0x38
 800664a:	e00b      	b.n	8006664 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006650:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800665c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800666a:	461a      	mov	r2, r3
 800666c:	2300      	movs	r3, #0
 800666e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006670:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006674:	2b01      	cmp	r3, #1
 8006676:	d10d      	bne.n	8006694 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006678:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800667c:	2b00      	cmp	r3, #0
 800667e:	d104      	bne.n	800668a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006680:	2100      	movs	r1, #0
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 f966 	bl	8006954 <USB_SetDevSpeed>
 8006688:	e008      	b.n	800669c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800668a:	2101      	movs	r1, #1
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f000 f961 	bl	8006954 <USB_SetDevSpeed>
 8006692:	e003      	b.n	800669c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006694:	2103      	movs	r1, #3
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f000 f95c 	bl	8006954 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800669c:	2110      	movs	r1, #16
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 f8fa 	bl	8006898 <USB_FlushTxFifo>
 80066a4:	4603      	mov	r3, r0
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d001      	beq.n	80066ae <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 f923 	bl	80068fa <USB_FlushRxFifo>
 80066b4:	4603      	mov	r3, r0
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d001      	beq.n	80066be <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80066ba:	2301      	movs	r3, #1
 80066bc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066c4:	461a      	mov	r2, r3
 80066c6:	2300      	movs	r3, #0
 80066c8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066d0:	461a      	mov	r2, r3
 80066d2:	2300      	movs	r3, #0
 80066d4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066dc:	461a      	mov	r2, r3
 80066de:	2300      	movs	r3, #0
 80066e0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80066e2:	2300      	movs	r3, #0
 80066e4:	613b      	str	r3, [r7, #16]
 80066e6:	e043      	b.n	8006770 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	015a      	lsls	r2, r3, #5
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	4413      	add	r3, r2
 80066f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80066fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80066fe:	d118      	bne.n	8006732 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d10a      	bne.n	800671c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	015a      	lsls	r2, r3, #5
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	4413      	add	r3, r2
 800670e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006712:	461a      	mov	r2, r3
 8006714:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006718:	6013      	str	r3, [r2, #0]
 800671a:	e013      	b.n	8006744 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	015a      	lsls	r2, r3, #5
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	4413      	add	r3, r2
 8006724:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006728:	461a      	mov	r2, r3
 800672a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800672e:	6013      	str	r3, [r2, #0]
 8006730:	e008      	b.n	8006744 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	015a      	lsls	r2, r3, #5
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	4413      	add	r3, r2
 800673a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800673e:	461a      	mov	r2, r3
 8006740:	2300      	movs	r3, #0
 8006742:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	015a      	lsls	r2, r3, #5
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	4413      	add	r3, r2
 800674c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006750:	461a      	mov	r2, r3
 8006752:	2300      	movs	r3, #0
 8006754:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	015a      	lsls	r2, r3, #5
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	4413      	add	r3, r2
 800675e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006762:	461a      	mov	r2, r3
 8006764:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006768:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	3301      	adds	r3, #1
 800676e:	613b      	str	r3, [r7, #16]
 8006770:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006774:	461a      	mov	r2, r3
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	4293      	cmp	r3, r2
 800677a:	d3b5      	bcc.n	80066e8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800677c:	2300      	movs	r3, #0
 800677e:	613b      	str	r3, [r7, #16]
 8006780:	e043      	b.n	800680a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	015a      	lsls	r2, r3, #5
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	4413      	add	r3, r2
 800678a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006794:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006798:	d118      	bne.n	80067cc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d10a      	bne.n	80067b6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	015a      	lsls	r2, r3, #5
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	4413      	add	r3, r2
 80067a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067ac:	461a      	mov	r2, r3
 80067ae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80067b2:	6013      	str	r3, [r2, #0]
 80067b4:	e013      	b.n	80067de <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	015a      	lsls	r2, r3, #5
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	4413      	add	r3, r2
 80067be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067c2:	461a      	mov	r2, r3
 80067c4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80067c8:	6013      	str	r3, [r2, #0]
 80067ca:	e008      	b.n	80067de <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	015a      	lsls	r2, r3, #5
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	4413      	add	r3, r2
 80067d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067d8:	461a      	mov	r2, r3
 80067da:	2300      	movs	r3, #0
 80067dc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	015a      	lsls	r2, r3, #5
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	4413      	add	r3, r2
 80067e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067ea:	461a      	mov	r2, r3
 80067ec:	2300      	movs	r3, #0
 80067ee:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	015a      	lsls	r2, r3, #5
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	4413      	add	r3, r2
 80067f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067fc:	461a      	mov	r2, r3
 80067fe:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006802:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	3301      	adds	r3, #1
 8006808:	613b      	str	r3, [r7, #16]
 800680a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800680e:	461a      	mov	r2, r3
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	4293      	cmp	r3, r2
 8006814:	d3b5      	bcc.n	8006782 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800681c:	691b      	ldr	r3, [r3, #16]
 800681e:	68fa      	ldr	r2, [r7, #12]
 8006820:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006824:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006828:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2200      	movs	r2, #0
 800682e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006836:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006838:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800683c:	2b00      	cmp	r3, #0
 800683e:	d105      	bne.n	800684c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	699b      	ldr	r3, [r3, #24]
 8006844:	f043 0210 	orr.w	r2, r3, #16
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	699a      	ldr	r2, [r3, #24]
 8006850:	4b10      	ldr	r3, [pc, #64]	@ (8006894 <USB_DevInit+0x2c4>)
 8006852:	4313      	orrs	r3, r2
 8006854:	687a      	ldr	r2, [r7, #4]
 8006856:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006858:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800685c:	2b00      	cmp	r3, #0
 800685e:	d005      	beq.n	800686c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	699b      	ldr	r3, [r3, #24]
 8006864:	f043 0208 	orr.w	r2, r3, #8
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800686c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006870:	2b01      	cmp	r3, #1
 8006872:	d107      	bne.n	8006884 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	699b      	ldr	r3, [r3, #24]
 8006878:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800687c:	f043 0304 	orr.w	r3, r3, #4
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006884:	7dfb      	ldrb	r3, [r7, #23]
}
 8006886:	4618      	mov	r0, r3
 8006888:	3718      	adds	r7, #24
 800688a:	46bd      	mov	sp, r7
 800688c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006890:	b004      	add	sp, #16
 8006892:	4770      	bx	lr
 8006894:	803c3800 	.word	0x803c3800

08006898 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006898:	b480      	push	{r7}
 800689a:	b085      	sub	sp, #20
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
 80068a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80068a2:	2300      	movs	r3, #0
 80068a4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	3301      	adds	r3, #1
 80068aa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80068b2:	d901      	bls.n	80068b8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80068b4:	2303      	movs	r3, #3
 80068b6:	e01b      	b.n	80068f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	691b      	ldr	r3, [r3, #16]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	daf2      	bge.n	80068a6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80068c0:	2300      	movs	r3, #0
 80068c2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	019b      	lsls	r3, r3, #6
 80068c8:	f043 0220 	orr.w	r2, r3, #32
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	3301      	adds	r3, #1
 80068d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80068dc:	d901      	bls.n	80068e2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80068de:	2303      	movs	r3, #3
 80068e0:	e006      	b.n	80068f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	691b      	ldr	r3, [r3, #16]
 80068e6:	f003 0320 	and.w	r3, r3, #32
 80068ea:	2b20      	cmp	r3, #32
 80068ec:	d0f0      	beq.n	80068d0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80068ee:	2300      	movs	r3, #0
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3714      	adds	r7, #20
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bc80      	pop	{r7}
 80068f8:	4770      	bx	lr

080068fa <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80068fa:	b480      	push	{r7}
 80068fc:	b085      	sub	sp, #20
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006902:	2300      	movs	r3, #0
 8006904:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	3301      	adds	r3, #1
 800690a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006912:	d901      	bls.n	8006918 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006914:	2303      	movs	r3, #3
 8006916:	e018      	b.n	800694a <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	691b      	ldr	r3, [r3, #16]
 800691c:	2b00      	cmp	r3, #0
 800691e:	daf2      	bge.n	8006906 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006920:	2300      	movs	r3, #0
 8006922:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2210      	movs	r2, #16
 8006928:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	3301      	adds	r3, #1
 800692e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006936:	d901      	bls.n	800693c <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006938:	2303      	movs	r3, #3
 800693a:	e006      	b.n	800694a <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	691b      	ldr	r3, [r3, #16]
 8006940:	f003 0310 	and.w	r3, r3, #16
 8006944:	2b10      	cmp	r3, #16
 8006946:	d0f0      	beq.n	800692a <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006948:	2300      	movs	r3, #0
}
 800694a:	4618      	mov	r0, r3
 800694c:	3714      	adds	r7, #20
 800694e:	46bd      	mov	sp, r7
 8006950:	bc80      	pop	{r7}
 8006952:	4770      	bx	lr

08006954 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006954:	b480      	push	{r7}
 8006956:	b085      	sub	sp, #20
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	460b      	mov	r3, r1
 800695e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	78fb      	ldrb	r3, [r7, #3]
 800696e:	68f9      	ldr	r1, [r7, #12]
 8006970:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006974:	4313      	orrs	r3, r2
 8006976:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006978:	2300      	movs	r3, #0
}
 800697a:	4618      	mov	r0, r3
 800697c:	3714      	adds	r7, #20
 800697e:	46bd      	mov	sp, r7
 8006980:	bc80      	pop	{r7}
 8006982:	4770      	bx	lr

08006984 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006984:	b480      	push	{r7}
 8006986:	b087      	sub	sp, #28
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006996:	689b      	ldr	r3, [r3, #8]
 8006998:	f003 0306 	and.w	r3, r3, #6
 800699c:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d102      	bne.n	80069aa <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80069a4:	2300      	movs	r3, #0
 80069a6:	75fb      	strb	r3, [r7, #23]
 80069a8:	e00a      	b.n	80069c0 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2b02      	cmp	r3, #2
 80069ae:	d002      	beq.n	80069b6 <USB_GetDevSpeed+0x32>
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2b06      	cmp	r3, #6
 80069b4:	d102      	bne.n	80069bc <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80069b6:	2302      	movs	r3, #2
 80069b8:	75fb      	strb	r3, [r7, #23]
 80069ba:	e001      	b.n	80069c0 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80069bc:	230f      	movs	r3, #15
 80069be:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80069c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	371c      	adds	r7, #28
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bc80      	pop	{r7}
 80069ca:	4770      	bx	lr

080069cc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b085      	sub	sp, #20
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
 80069d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	781b      	ldrb	r3, [r3, #0]
 80069de:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	785b      	ldrb	r3, [r3, #1]
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d13a      	bne.n	8006a5e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069ee:	69da      	ldr	r2, [r3, #28]
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	781b      	ldrb	r3, [r3, #0]
 80069f4:	f003 030f 	and.w	r3, r3, #15
 80069f8:	2101      	movs	r1, #1
 80069fa:	fa01 f303 	lsl.w	r3, r1, r3
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	68f9      	ldr	r1, [r7, #12]
 8006a02:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a06:	4313      	orrs	r3, r2
 8006a08:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	015a      	lsls	r2, r3, #5
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	4413      	add	r3, r2
 8006a12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d155      	bne.n	8006acc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	015a      	lsls	r2, r3, #5
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	4413      	add	r3, r2
 8006a28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	791b      	ldrb	r3, [r3, #4]
 8006a3a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006a3c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	059b      	lsls	r3, r3, #22
 8006a42:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006a44:	4313      	orrs	r3, r2
 8006a46:	68ba      	ldr	r2, [r7, #8]
 8006a48:	0151      	lsls	r1, r2, #5
 8006a4a:	68fa      	ldr	r2, [r7, #12]
 8006a4c:	440a      	add	r2, r1
 8006a4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a5a:	6013      	str	r3, [r2, #0]
 8006a5c:	e036      	b.n	8006acc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a64:	69da      	ldr	r2, [r3, #28]
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	781b      	ldrb	r3, [r3, #0]
 8006a6a:	f003 030f 	and.w	r3, r3, #15
 8006a6e:	2101      	movs	r1, #1
 8006a70:	fa01 f303 	lsl.w	r3, r1, r3
 8006a74:	041b      	lsls	r3, r3, #16
 8006a76:	68f9      	ldr	r1, [r7, #12]
 8006a78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	015a      	lsls	r2, r3, #5
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	4413      	add	r3, r2
 8006a88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d11a      	bne.n	8006acc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	015a      	lsls	r2, r3, #5
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	4413      	add	r3, r2
 8006a9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006aa2:	681a      	ldr	r2, [r3, #0]
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	791b      	ldrb	r3, [r3, #4]
 8006ab0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006ab2:	430b      	orrs	r3, r1
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	68ba      	ldr	r2, [r7, #8]
 8006ab8:	0151      	lsls	r1, r2, #5
 8006aba:	68fa      	ldr	r2, [r7, #12]
 8006abc:	440a      	add	r2, r1
 8006abe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ac2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ac6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006aca:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006acc:	2300      	movs	r3, #0
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3714      	adds	r7, #20
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bc80      	pop	{r7}
 8006ad6:	4770      	bx	lr

08006ad8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b085      	sub	sp, #20
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	785b      	ldrb	r3, [r3, #1]
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d161      	bne.n	8006bb8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	015a      	lsls	r2, r3, #5
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	4413      	add	r3, r2
 8006afc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006b06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b0a:	d11f      	bne.n	8006b4c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	015a      	lsls	r2, r3, #5
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	4413      	add	r3, r2
 8006b14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	68ba      	ldr	r2, [r7, #8]
 8006b1c:	0151      	lsls	r1, r2, #5
 8006b1e:	68fa      	ldr	r2, [r7, #12]
 8006b20:	440a      	add	r2, r1
 8006b22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b26:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006b2a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	015a      	lsls	r2, r3, #5
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	4413      	add	r3, r2
 8006b34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	68ba      	ldr	r2, [r7, #8]
 8006b3c:	0151      	lsls	r1, r2, #5
 8006b3e:	68fa      	ldr	r2, [r7, #12]
 8006b40:	440a      	add	r2, r1
 8006b42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b46:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006b4a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	781b      	ldrb	r3, [r3, #0]
 8006b58:	f003 030f 	and.w	r3, r3, #15
 8006b5c:	2101      	movs	r1, #1
 8006b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	43db      	mvns	r3, r3
 8006b66:	68f9      	ldr	r1, [r7, #12]
 8006b68:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006b6c:	4013      	ands	r3, r2
 8006b6e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b76:	69da      	ldr	r2, [r3, #28]
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	f003 030f 	and.w	r3, r3, #15
 8006b80:	2101      	movs	r1, #1
 8006b82:	fa01 f303 	lsl.w	r3, r1, r3
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	43db      	mvns	r3, r3
 8006b8a:	68f9      	ldr	r1, [r7, #12]
 8006b8c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006b90:	4013      	ands	r3, r2
 8006b92:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	015a      	lsls	r2, r3, #5
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	4413      	add	r3, r2
 8006b9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ba0:	681a      	ldr	r2, [r3, #0]
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	0159      	lsls	r1, r3, #5
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	440b      	add	r3, r1
 8006baa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bae:	4619      	mov	r1, r3
 8006bb0:	4b35      	ldr	r3, [pc, #212]	@ (8006c88 <USB_DeactivateEndpoint+0x1b0>)
 8006bb2:	4013      	ands	r3, r2
 8006bb4:	600b      	str	r3, [r1, #0]
 8006bb6:	e060      	b.n	8006c7a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	015a      	lsls	r2, r3, #5
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	4413      	add	r3, r2
 8006bc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006bca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006bce:	d11f      	bne.n	8006c10 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	015a      	lsls	r2, r3, #5
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	4413      	add	r3, r2
 8006bd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	68ba      	ldr	r2, [r7, #8]
 8006be0:	0151      	lsls	r1, r2, #5
 8006be2:	68fa      	ldr	r2, [r7, #12]
 8006be4:	440a      	add	r2, r1
 8006be6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006bea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006bee:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	015a      	lsls	r2, r3, #5
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	4413      	add	r3, r2
 8006bf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	68ba      	ldr	r2, [r7, #8]
 8006c00:	0151      	lsls	r1, r2, #5
 8006c02:	68fa      	ldr	r2, [r7, #12]
 8006c04:	440a      	add	r2, r1
 8006c06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c0a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006c0e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	781b      	ldrb	r3, [r3, #0]
 8006c1c:	f003 030f 	and.w	r3, r3, #15
 8006c20:	2101      	movs	r1, #1
 8006c22:	fa01 f303 	lsl.w	r3, r1, r3
 8006c26:	041b      	lsls	r3, r3, #16
 8006c28:	43db      	mvns	r3, r3
 8006c2a:	68f9      	ldr	r1, [r7, #12]
 8006c2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006c30:	4013      	ands	r3, r2
 8006c32:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c3a:	69da      	ldr	r2, [r3, #28]
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	781b      	ldrb	r3, [r3, #0]
 8006c40:	f003 030f 	and.w	r3, r3, #15
 8006c44:	2101      	movs	r1, #1
 8006c46:	fa01 f303 	lsl.w	r3, r1, r3
 8006c4a:	041b      	lsls	r3, r3, #16
 8006c4c:	43db      	mvns	r3, r3
 8006c4e:	68f9      	ldr	r1, [r7, #12]
 8006c50:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006c54:	4013      	ands	r3, r2
 8006c56:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	015a      	lsls	r2, r3, #5
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	4413      	add	r3, r2
 8006c60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	0159      	lsls	r1, r3, #5
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	440b      	add	r3, r1
 8006c6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c72:	4619      	mov	r1, r3
 8006c74:	4b05      	ldr	r3, [pc, #20]	@ (8006c8c <USB_DeactivateEndpoint+0x1b4>)
 8006c76:	4013      	ands	r3, r2
 8006c78:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006c7a:	2300      	movs	r3, #0
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3714      	adds	r7, #20
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bc80      	pop	{r7}
 8006c84:	4770      	bx	lr
 8006c86:	bf00      	nop
 8006c88:	ec337800 	.word	0xec337800
 8006c8c:	eff37800 	.word	0xeff37800

08006c90 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b08a      	sub	sp, #40	@ 0x28
 8006c94:	af02      	add	r7, sp, #8
 8006c96:	60f8      	str	r0, [r7, #12]
 8006c98:	60b9      	str	r1, [r7, #8]
 8006c9a:	4613      	mov	r3, r2
 8006c9c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	785b      	ldrb	r3, [r3, #1]
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	f040 817a 	bne.w	8006fa6 <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	691b      	ldr	r3, [r3, #16]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d132      	bne.n	8006d20 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006cba:	69bb      	ldr	r3, [r7, #24]
 8006cbc:	015a      	lsls	r2, r3, #5
 8006cbe:	69fb      	ldr	r3, [r7, #28]
 8006cc0:	4413      	add	r3, r2
 8006cc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	69ba      	ldr	r2, [r7, #24]
 8006cca:	0151      	lsls	r1, r2, #5
 8006ccc:	69fa      	ldr	r2, [r7, #28]
 8006cce:	440a      	add	r2, r1
 8006cd0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cd4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006cd8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006cdc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006cde:	69bb      	ldr	r3, [r7, #24]
 8006ce0:	015a      	lsls	r2, r3, #5
 8006ce2:	69fb      	ldr	r3, [r7, #28]
 8006ce4:	4413      	add	r3, r2
 8006ce6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cea:	691b      	ldr	r3, [r3, #16]
 8006cec:	69ba      	ldr	r2, [r7, #24]
 8006cee:	0151      	lsls	r1, r2, #5
 8006cf0:	69fa      	ldr	r2, [r7, #28]
 8006cf2:	440a      	add	r2, r1
 8006cf4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cf8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006cfc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006cfe:	69bb      	ldr	r3, [r7, #24]
 8006d00:	015a      	lsls	r2, r3, #5
 8006d02:	69fb      	ldr	r3, [r7, #28]
 8006d04:	4413      	add	r3, r2
 8006d06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d0a:	691b      	ldr	r3, [r3, #16]
 8006d0c:	69ba      	ldr	r2, [r7, #24]
 8006d0e:	0151      	lsls	r1, r2, #5
 8006d10:	69fa      	ldr	r2, [r7, #28]
 8006d12:	440a      	add	r2, r1
 8006d14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d18:	0cdb      	lsrs	r3, r3, #19
 8006d1a:	04db      	lsls	r3, r3, #19
 8006d1c:	6113      	str	r3, [r2, #16]
 8006d1e:	e092      	b.n	8006e46 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006d20:	69bb      	ldr	r3, [r7, #24]
 8006d22:	015a      	lsls	r2, r3, #5
 8006d24:	69fb      	ldr	r3, [r7, #28]
 8006d26:	4413      	add	r3, r2
 8006d28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d2c:	691b      	ldr	r3, [r3, #16]
 8006d2e:	69ba      	ldr	r2, [r7, #24]
 8006d30:	0151      	lsls	r1, r2, #5
 8006d32:	69fa      	ldr	r2, [r7, #28]
 8006d34:	440a      	add	r2, r1
 8006d36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d3a:	0cdb      	lsrs	r3, r3, #19
 8006d3c:	04db      	lsls	r3, r3, #19
 8006d3e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006d40:	69bb      	ldr	r3, [r7, #24]
 8006d42:	015a      	lsls	r2, r3, #5
 8006d44:	69fb      	ldr	r3, [r7, #28]
 8006d46:	4413      	add	r3, r2
 8006d48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d4c:	691b      	ldr	r3, [r3, #16]
 8006d4e:	69ba      	ldr	r2, [r7, #24]
 8006d50:	0151      	lsls	r1, r2, #5
 8006d52:	69fa      	ldr	r2, [r7, #28]
 8006d54:	440a      	add	r2, r1
 8006d56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d5a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006d5e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006d62:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006d64:	69bb      	ldr	r3, [r7, #24]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d11a      	bne.n	8006da0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	691a      	ldr	r2, [r3, #16]
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	429a      	cmp	r2, r3
 8006d74:	d903      	bls.n	8006d7e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	689a      	ldr	r2, [r3, #8]
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006d7e:	69bb      	ldr	r3, [r7, #24]
 8006d80:	015a      	lsls	r2, r3, #5
 8006d82:	69fb      	ldr	r3, [r7, #28]
 8006d84:	4413      	add	r3, r2
 8006d86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d8a:	691b      	ldr	r3, [r3, #16]
 8006d8c:	69ba      	ldr	r2, [r7, #24]
 8006d8e:	0151      	lsls	r1, r2, #5
 8006d90:	69fa      	ldr	r2, [r7, #28]
 8006d92:	440a      	add	r2, r1
 8006d94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d98:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006d9c:	6113      	str	r3, [r2, #16]
 8006d9e:	e01b      	b.n	8006dd8 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006da0:	69bb      	ldr	r3, [r7, #24]
 8006da2:	015a      	lsls	r2, r3, #5
 8006da4:	69fb      	ldr	r3, [r7, #28]
 8006da6:	4413      	add	r3, r2
 8006da8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dac:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	6919      	ldr	r1, [r3, #16]
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	440b      	add	r3, r1
 8006db8:	1e59      	subs	r1, r3, #1
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	fbb1 f3f3 	udiv	r3, r1, r3
 8006dc2:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006dc4:	4ba2      	ldr	r3, [pc, #648]	@ (8007050 <USB_EPStartXfer+0x3c0>)
 8006dc6:	400b      	ands	r3, r1
 8006dc8:	69b9      	ldr	r1, [r7, #24]
 8006dca:	0148      	lsls	r0, r1, #5
 8006dcc:	69f9      	ldr	r1, [r7, #28]
 8006dce:	4401      	add	r1, r0
 8006dd0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006dd4:	4313      	orrs	r3, r2
 8006dd6:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	015a      	lsls	r2, r3, #5
 8006ddc:	69fb      	ldr	r3, [r7, #28]
 8006dde:	4413      	add	r3, r2
 8006de0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006de4:	691a      	ldr	r2, [r3, #16]
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	691b      	ldr	r3, [r3, #16]
 8006dea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dee:	69b9      	ldr	r1, [r7, #24]
 8006df0:	0148      	lsls	r0, r1, #5
 8006df2:	69f9      	ldr	r1, [r7, #28]
 8006df4:	4401      	add	r1, r0
 8006df6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	791b      	ldrb	r3, [r3, #4]
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d11f      	bne.n	8006e46 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006e06:	69bb      	ldr	r3, [r7, #24]
 8006e08:	015a      	lsls	r2, r3, #5
 8006e0a:	69fb      	ldr	r3, [r7, #28]
 8006e0c:	4413      	add	r3, r2
 8006e0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e12:	691b      	ldr	r3, [r3, #16]
 8006e14:	69ba      	ldr	r2, [r7, #24]
 8006e16:	0151      	lsls	r1, r2, #5
 8006e18:	69fa      	ldr	r2, [r7, #28]
 8006e1a:	440a      	add	r2, r1
 8006e1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e20:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006e24:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006e26:	69bb      	ldr	r3, [r7, #24]
 8006e28:	015a      	lsls	r2, r3, #5
 8006e2a:	69fb      	ldr	r3, [r7, #28]
 8006e2c:	4413      	add	r3, r2
 8006e2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e32:	691b      	ldr	r3, [r3, #16]
 8006e34:	69ba      	ldr	r2, [r7, #24]
 8006e36:	0151      	lsls	r1, r2, #5
 8006e38:	69fa      	ldr	r2, [r7, #28]
 8006e3a:	440a      	add	r2, r1
 8006e3c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e40:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006e44:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006e46:	79fb      	ldrb	r3, [r7, #7]
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d14b      	bne.n	8006ee4 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	69db      	ldr	r3, [r3, #28]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d009      	beq.n	8006e68 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006e54:	69bb      	ldr	r3, [r7, #24]
 8006e56:	015a      	lsls	r2, r3, #5
 8006e58:	69fb      	ldr	r3, [r7, #28]
 8006e5a:	4413      	add	r3, r2
 8006e5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e60:	461a      	mov	r2, r3
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	69db      	ldr	r3, [r3, #28]
 8006e66:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	791b      	ldrb	r3, [r3, #4]
 8006e6c:	2b01      	cmp	r3, #1
 8006e6e:	d128      	bne.n	8006ec2 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006e70:	69fb      	ldr	r3, [r7, #28]
 8006e72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d110      	bne.n	8006ea2 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006e80:	69bb      	ldr	r3, [r7, #24]
 8006e82:	015a      	lsls	r2, r3, #5
 8006e84:	69fb      	ldr	r3, [r7, #28]
 8006e86:	4413      	add	r3, r2
 8006e88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	69ba      	ldr	r2, [r7, #24]
 8006e90:	0151      	lsls	r1, r2, #5
 8006e92:	69fa      	ldr	r2, [r7, #28]
 8006e94:	440a      	add	r2, r1
 8006e96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e9a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006e9e:	6013      	str	r3, [r2, #0]
 8006ea0:	e00f      	b.n	8006ec2 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006ea2:	69bb      	ldr	r3, [r7, #24]
 8006ea4:	015a      	lsls	r2, r3, #5
 8006ea6:	69fb      	ldr	r3, [r7, #28]
 8006ea8:	4413      	add	r3, r2
 8006eaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	69ba      	ldr	r2, [r7, #24]
 8006eb2:	0151      	lsls	r1, r2, #5
 8006eb4:	69fa      	ldr	r2, [r7, #28]
 8006eb6:	440a      	add	r2, r1
 8006eb8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ebc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ec0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	015a      	lsls	r2, r3, #5
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	4413      	add	r3, r2
 8006eca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	69ba      	ldr	r2, [r7, #24]
 8006ed2:	0151      	lsls	r1, r2, #5
 8006ed4:	69fa      	ldr	r2, [r7, #28]
 8006ed6:	440a      	add	r2, r1
 8006ed8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006edc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006ee0:	6013      	str	r3, [r2, #0]
 8006ee2:	e165      	b.n	80071b0 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006ee4:	69bb      	ldr	r3, [r7, #24]
 8006ee6:	015a      	lsls	r2, r3, #5
 8006ee8:	69fb      	ldr	r3, [r7, #28]
 8006eea:	4413      	add	r3, r2
 8006eec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	69ba      	ldr	r2, [r7, #24]
 8006ef4:	0151      	lsls	r1, r2, #5
 8006ef6:	69fa      	ldr	r2, [r7, #28]
 8006ef8:	440a      	add	r2, r1
 8006efa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006efe:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006f02:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	791b      	ldrb	r3, [r3, #4]
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d015      	beq.n	8006f38 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	691b      	ldr	r3, [r3, #16]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	f000 814d 	beq.w	80071b0 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006f16:	69fb      	ldr	r3, [r7, #28]
 8006f18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	781b      	ldrb	r3, [r3, #0]
 8006f22:	f003 030f 	and.w	r3, r3, #15
 8006f26:	2101      	movs	r1, #1
 8006f28:	fa01 f303 	lsl.w	r3, r1, r3
 8006f2c:	69f9      	ldr	r1, [r7, #28]
 8006f2e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006f32:	4313      	orrs	r3, r2
 8006f34:	634b      	str	r3, [r1, #52]	@ 0x34
 8006f36:	e13b      	b.n	80071b0 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006f38:	69fb      	ldr	r3, [r7, #28]
 8006f3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f3e:	689b      	ldr	r3, [r3, #8]
 8006f40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d110      	bne.n	8006f6a <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006f48:	69bb      	ldr	r3, [r7, #24]
 8006f4a:	015a      	lsls	r2, r3, #5
 8006f4c:	69fb      	ldr	r3, [r7, #28]
 8006f4e:	4413      	add	r3, r2
 8006f50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	69ba      	ldr	r2, [r7, #24]
 8006f58:	0151      	lsls	r1, r2, #5
 8006f5a:	69fa      	ldr	r2, [r7, #28]
 8006f5c:	440a      	add	r2, r1
 8006f5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f62:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006f66:	6013      	str	r3, [r2, #0]
 8006f68:	e00f      	b.n	8006f8a <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006f6a:	69bb      	ldr	r3, [r7, #24]
 8006f6c:	015a      	lsls	r2, r3, #5
 8006f6e:	69fb      	ldr	r3, [r7, #28]
 8006f70:	4413      	add	r3, r2
 8006f72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	69ba      	ldr	r2, [r7, #24]
 8006f7a:	0151      	lsls	r1, r2, #5
 8006f7c:	69fa      	ldr	r2, [r7, #28]
 8006f7e:	440a      	add	r2, r1
 8006f80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f88:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	68d9      	ldr	r1, [r3, #12]
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	781a      	ldrb	r2, [r3, #0]
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	691b      	ldr	r3, [r3, #16]
 8006f96:	b298      	uxth	r0, r3
 8006f98:	79fb      	ldrb	r3, [r7, #7]
 8006f9a:	9300      	str	r3, [sp, #0]
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	68f8      	ldr	r0, [r7, #12]
 8006fa0:	f000 f9b7 	bl	8007312 <USB_WritePacket>
 8006fa4:	e104      	b.n	80071b0 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006fa6:	69bb      	ldr	r3, [r7, #24]
 8006fa8:	015a      	lsls	r2, r3, #5
 8006faa:	69fb      	ldr	r3, [r7, #28]
 8006fac:	4413      	add	r3, r2
 8006fae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fb2:	691b      	ldr	r3, [r3, #16]
 8006fb4:	69ba      	ldr	r2, [r7, #24]
 8006fb6:	0151      	lsls	r1, r2, #5
 8006fb8:	69fa      	ldr	r2, [r7, #28]
 8006fba:	440a      	add	r2, r1
 8006fbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fc0:	0cdb      	lsrs	r3, r3, #19
 8006fc2:	04db      	lsls	r3, r3, #19
 8006fc4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006fc6:	69bb      	ldr	r3, [r7, #24]
 8006fc8:	015a      	lsls	r2, r3, #5
 8006fca:	69fb      	ldr	r3, [r7, #28]
 8006fcc:	4413      	add	r3, r2
 8006fce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fd2:	691b      	ldr	r3, [r3, #16]
 8006fd4:	69ba      	ldr	r2, [r7, #24]
 8006fd6:	0151      	lsls	r1, r2, #5
 8006fd8:	69fa      	ldr	r2, [r7, #28]
 8006fda:	440a      	add	r2, r1
 8006fdc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fe0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006fe4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006fe8:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006fea:	69bb      	ldr	r3, [r7, #24]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d131      	bne.n	8007054 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	691b      	ldr	r3, [r3, #16]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d003      	beq.n	8007000 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	689a      	ldr	r2, [r3, #8]
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	689a      	ldr	r2, [r3, #8]
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007008:	69bb      	ldr	r3, [r7, #24]
 800700a:	015a      	lsls	r2, r3, #5
 800700c:	69fb      	ldr	r3, [r7, #28]
 800700e:	4413      	add	r3, r2
 8007010:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007014:	691a      	ldr	r2, [r3, #16]
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	6a1b      	ldr	r3, [r3, #32]
 800701a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800701e:	69b9      	ldr	r1, [r7, #24]
 8007020:	0148      	lsls	r0, r1, #5
 8007022:	69f9      	ldr	r1, [r7, #28]
 8007024:	4401      	add	r1, r0
 8007026:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800702a:	4313      	orrs	r3, r2
 800702c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800702e:	69bb      	ldr	r3, [r7, #24]
 8007030:	015a      	lsls	r2, r3, #5
 8007032:	69fb      	ldr	r3, [r7, #28]
 8007034:	4413      	add	r3, r2
 8007036:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800703a:	691b      	ldr	r3, [r3, #16]
 800703c:	69ba      	ldr	r2, [r7, #24]
 800703e:	0151      	lsls	r1, r2, #5
 8007040:	69fa      	ldr	r2, [r7, #28]
 8007042:	440a      	add	r2, r1
 8007044:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007048:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800704c:	6113      	str	r3, [r2, #16]
 800704e:	e061      	b.n	8007114 <USB_EPStartXfer+0x484>
 8007050:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	691b      	ldr	r3, [r3, #16]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d123      	bne.n	80070a4 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800705c:	69bb      	ldr	r3, [r7, #24]
 800705e:	015a      	lsls	r2, r3, #5
 8007060:	69fb      	ldr	r3, [r7, #28]
 8007062:	4413      	add	r3, r2
 8007064:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007068:	691a      	ldr	r2, [r3, #16]
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	689b      	ldr	r3, [r3, #8]
 800706e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007072:	69b9      	ldr	r1, [r7, #24]
 8007074:	0148      	lsls	r0, r1, #5
 8007076:	69f9      	ldr	r1, [r7, #28]
 8007078:	4401      	add	r1, r0
 800707a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800707e:	4313      	orrs	r3, r2
 8007080:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007082:	69bb      	ldr	r3, [r7, #24]
 8007084:	015a      	lsls	r2, r3, #5
 8007086:	69fb      	ldr	r3, [r7, #28]
 8007088:	4413      	add	r3, r2
 800708a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800708e:	691b      	ldr	r3, [r3, #16]
 8007090:	69ba      	ldr	r2, [r7, #24]
 8007092:	0151      	lsls	r1, r2, #5
 8007094:	69fa      	ldr	r2, [r7, #28]
 8007096:	440a      	add	r2, r1
 8007098:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800709c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80070a0:	6113      	str	r3, [r2, #16]
 80070a2:	e037      	b.n	8007114 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	691a      	ldr	r2, [r3, #16]
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	4413      	add	r3, r2
 80070ae:	1e5a      	subs	r2, r3, #1
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80070b8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	689b      	ldr	r3, [r3, #8]
 80070be:	8afa      	ldrh	r2, [r7, #22]
 80070c0:	fb03 f202 	mul.w	r2, r3, r2
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80070c8:	69bb      	ldr	r3, [r7, #24]
 80070ca:	015a      	lsls	r2, r3, #5
 80070cc:	69fb      	ldr	r3, [r7, #28]
 80070ce:	4413      	add	r3, r2
 80070d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070d4:	691a      	ldr	r2, [r3, #16]
 80070d6:	8afb      	ldrh	r3, [r7, #22]
 80070d8:	04d9      	lsls	r1, r3, #19
 80070da:	4b38      	ldr	r3, [pc, #224]	@ (80071bc <USB_EPStartXfer+0x52c>)
 80070dc:	400b      	ands	r3, r1
 80070de:	69b9      	ldr	r1, [r7, #24]
 80070e0:	0148      	lsls	r0, r1, #5
 80070e2:	69f9      	ldr	r1, [r7, #28]
 80070e4:	4401      	add	r1, r0
 80070e6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80070ea:	4313      	orrs	r3, r2
 80070ec:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80070ee:	69bb      	ldr	r3, [r7, #24]
 80070f0:	015a      	lsls	r2, r3, #5
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	4413      	add	r3, r2
 80070f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070fa:	691a      	ldr	r2, [r3, #16]
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	6a1b      	ldr	r3, [r3, #32]
 8007100:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007104:	69b9      	ldr	r1, [r7, #24]
 8007106:	0148      	lsls	r0, r1, #5
 8007108:	69f9      	ldr	r1, [r7, #28]
 800710a:	4401      	add	r1, r0
 800710c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007110:	4313      	orrs	r3, r2
 8007112:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007114:	79fb      	ldrb	r3, [r7, #7]
 8007116:	2b01      	cmp	r3, #1
 8007118:	d10d      	bne.n	8007136 <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	68db      	ldr	r3, [r3, #12]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d009      	beq.n	8007136 <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	68d9      	ldr	r1, [r3, #12]
 8007126:	69bb      	ldr	r3, [r7, #24]
 8007128:	015a      	lsls	r2, r3, #5
 800712a:	69fb      	ldr	r3, [r7, #28]
 800712c:	4413      	add	r3, r2
 800712e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007132:	460a      	mov	r2, r1
 8007134:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	791b      	ldrb	r3, [r3, #4]
 800713a:	2b01      	cmp	r3, #1
 800713c:	d128      	bne.n	8007190 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800713e:	69fb      	ldr	r3, [r7, #28]
 8007140:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800714a:	2b00      	cmp	r3, #0
 800714c:	d110      	bne.n	8007170 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800714e:	69bb      	ldr	r3, [r7, #24]
 8007150:	015a      	lsls	r2, r3, #5
 8007152:	69fb      	ldr	r3, [r7, #28]
 8007154:	4413      	add	r3, r2
 8007156:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	69ba      	ldr	r2, [r7, #24]
 800715e:	0151      	lsls	r1, r2, #5
 8007160:	69fa      	ldr	r2, [r7, #28]
 8007162:	440a      	add	r2, r1
 8007164:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007168:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800716c:	6013      	str	r3, [r2, #0]
 800716e:	e00f      	b.n	8007190 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007170:	69bb      	ldr	r3, [r7, #24]
 8007172:	015a      	lsls	r2, r3, #5
 8007174:	69fb      	ldr	r3, [r7, #28]
 8007176:	4413      	add	r3, r2
 8007178:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	69ba      	ldr	r2, [r7, #24]
 8007180:	0151      	lsls	r1, r2, #5
 8007182:	69fa      	ldr	r2, [r7, #28]
 8007184:	440a      	add	r2, r1
 8007186:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800718a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800718e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	015a      	lsls	r2, r3, #5
 8007194:	69fb      	ldr	r3, [r7, #28]
 8007196:	4413      	add	r3, r2
 8007198:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	69ba      	ldr	r2, [r7, #24]
 80071a0:	0151      	lsls	r1, r2, #5
 80071a2:	69fa      	ldr	r2, [r7, #28]
 80071a4:	440a      	add	r2, r1
 80071a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80071aa:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80071ae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80071b0:	2300      	movs	r3, #0
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	3720      	adds	r7, #32
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}
 80071ba:	bf00      	nop
 80071bc:	1ff80000 	.word	0x1ff80000

080071c0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b087      	sub	sp, #28
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
 80071c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80071ca:	2300      	movs	r3, #0
 80071cc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80071ce:	2300      	movs	r3, #0
 80071d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	785b      	ldrb	r3, [r3, #1]
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d14a      	bne.n	8007274 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	781b      	ldrb	r3, [r3, #0]
 80071e2:	015a      	lsls	r2, r3, #5
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	4413      	add	r3, r2
 80071e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80071f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80071f6:	f040 8086 	bne.w	8007306 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	781b      	ldrb	r3, [r3, #0]
 80071fe:	015a      	lsls	r2, r3, #5
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	4413      	add	r3, r2
 8007204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	683a      	ldr	r2, [r7, #0]
 800720c:	7812      	ldrb	r2, [r2, #0]
 800720e:	0151      	lsls	r1, r2, #5
 8007210:	693a      	ldr	r2, [r7, #16]
 8007212:	440a      	add	r2, r1
 8007214:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007218:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800721c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	781b      	ldrb	r3, [r3, #0]
 8007222:	015a      	lsls	r2, r3, #5
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	4413      	add	r3, r2
 8007228:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	683a      	ldr	r2, [r7, #0]
 8007230:	7812      	ldrb	r2, [r2, #0]
 8007232:	0151      	lsls	r1, r2, #5
 8007234:	693a      	ldr	r2, [r7, #16]
 8007236:	440a      	add	r2, r1
 8007238:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800723c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007240:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	3301      	adds	r3, #1
 8007246:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800724e:	4293      	cmp	r3, r2
 8007250:	d902      	bls.n	8007258 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	75fb      	strb	r3, [r7, #23]
          break;
 8007256:	e056      	b.n	8007306 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	015a      	lsls	r2, r3, #5
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	4413      	add	r3, r2
 8007262:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800726c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007270:	d0e7      	beq.n	8007242 <USB_EPStopXfer+0x82>
 8007272:	e048      	b.n	8007306 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	781b      	ldrb	r3, [r3, #0]
 8007278:	015a      	lsls	r2, r3, #5
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	4413      	add	r3, r2
 800727e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007288:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800728c:	d13b      	bne.n	8007306 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	781b      	ldrb	r3, [r3, #0]
 8007292:	015a      	lsls	r2, r3, #5
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	4413      	add	r3, r2
 8007298:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	683a      	ldr	r2, [r7, #0]
 80072a0:	7812      	ldrb	r2, [r2, #0]
 80072a2:	0151      	lsls	r1, r2, #5
 80072a4:	693a      	ldr	r2, [r7, #16]
 80072a6:	440a      	add	r2, r1
 80072a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072ac:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80072b0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	781b      	ldrb	r3, [r3, #0]
 80072b6:	015a      	lsls	r2, r3, #5
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	4413      	add	r3, r2
 80072bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	683a      	ldr	r2, [r7, #0]
 80072c4:	7812      	ldrb	r2, [r2, #0]
 80072c6:	0151      	lsls	r1, r2, #5
 80072c8:	693a      	ldr	r2, [r7, #16]
 80072ca:	440a      	add	r2, r1
 80072cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072d0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80072d4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	3301      	adds	r3, #1
 80072da:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	f242 7210 	movw	r2, #10000	@ 0x2710
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d902      	bls.n	80072ec <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80072e6:	2301      	movs	r3, #1
 80072e8:	75fb      	strb	r3, [r7, #23]
          break;
 80072ea:	e00c      	b.n	8007306 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	781b      	ldrb	r3, [r3, #0]
 80072f0:	015a      	lsls	r2, r3, #5
 80072f2:	693b      	ldr	r3, [r7, #16]
 80072f4:	4413      	add	r3, r2
 80072f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007300:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007304:	d0e7      	beq.n	80072d6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007306:	7dfb      	ldrb	r3, [r7, #23]
}
 8007308:	4618      	mov	r0, r3
 800730a:	371c      	adds	r7, #28
 800730c:	46bd      	mov	sp, r7
 800730e:	bc80      	pop	{r7}
 8007310:	4770      	bx	lr

08007312 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007312:	b480      	push	{r7}
 8007314:	b089      	sub	sp, #36	@ 0x24
 8007316:	af00      	add	r7, sp, #0
 8007318:	60f8      	str	r0, [r7, #12]
 800731a:	60b9      	str	r1, [r7, #8]
 800731c:	4611      	mov	r1, r2
 800731e:	461a      	mov	r2, r3
 8007320:	460b      	mov	r3, r1
 8007322:	71fb      	strb	r3, [r7, #7]
 8007324:	4613      	mov	r3, r2
 8007326:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007330:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007334:	2b00      	cmp	r3, #0
 8007336:	d123      	bne.n	8007380 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007338:	88bb      	ldrh	r3, [r7, #4]
 800733a:	3303      	adds	r3, #3
 800733c:	089b      	lsrs	r3, r3, #2
 800733e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007340:	2300      	movs	r3, #0
 8007342:	61bb      	str	r3, [r7, #24]
 8007344:	e018      	b.n	8007378 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007346:	79fb      	ldrb	r3, [r7, #7]
 8007348:	031a      	lsls	r2, r3, #12
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	4413      	add	r3, r2
 800734e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007352:	461a      	mov	r2, r3
 8007354:	69fb      	ldr	r3, [r7, #28]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	6013      	str	r3, [r2, #0]
      pSrc++;
 800735a:	69fb      	ldr	r3, [r7, #28]
 800735c:	3301      	adds	r3, #1
 800735e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007360:	69fb      	ldr	r3, [r7, #28]
 8007362:	3301      	adds	r3, #1
 8007364:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007366:	69fb      	ldr	r3, [r7, #28]
 8007368:	3301      	adds	r3, #1
 800736a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	3301      	adds	r3, #1
 8007370:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007372:	69bb      	ldr	r3, [r7, #24]
 8007374:	3301      	adds	r3, #1
 8007376:	61bb      	str	r3, [r7, #24]
 8007378:	69ba      	ldr	r2, [r7, #24]
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	429a      	cmp	r2, r3
 800737e:	d3e2      	bcc.n	8007346 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007380:	2300      	movs	r3, #0
}
 8007382:	4618      	mov	r0, r3
 8007384:	3724      	adds	r7, #36	@ 0x24
 8007386:	46bd      	mov	sp, r7
 8007388:	bc80      	pop	{r7}
 800738a:	4770      	bx	lr

0800738c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800738c:	b480      	push	{r7}
 800738e:	b08b      	sub	sp, #44	@ 0x2c
 8007390:	af00      	add	r7, sp, #0
 8007392:	60f8      	str	r0, [r7, #12]
 8007394:	60b9      	str	r1, [r7, #8]
 8007396:	4613      	mov	r3, r2
 8007398:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80073a2:	88fb      	ldrh	r3, [r7, #6]
 80073a4:	089b      	lsrs	r3, r3, #2
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80073aa:	88fb      	ldrh	r3, [r7, #6]
 80073ac:	f003 0303 	and.w	r3, r3, #3
 80073b0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80073b2:	2300      	movs	r3, #0
 80073b4:	623b      	str	r3, [r7, #32]
 80073b6:	e014      	b.n	80073e2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80073b8:	69bb      	ldr	r3, [r7, #24]
 80073ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073be:	681a      	ldr	r2, [r3, #0]
 80073c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c2:	601a      	str	r2, [r3, #0]
    pDest++;
 80073c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c6:	3301      	adds	r3, #1
 80073c8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80073ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073cc:	3301      	adds	r3, #1
 80073ce:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80073d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d2:	3301      	adds	r3, #1
 80073d4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80073d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d8:	3301      	adds	r3, #1
 80073da:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80073dc:	6a3b      	ldr	r3, [r7, #32]
 80073de:	3301      	adds	r3, #1
 80073e0:	623b      	str	r3, [r7, #32]
 80073e2:	6a3a      	ldr	r2, [r7, #32]
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	429a      	cmp	r2, r3
 80073e8:	d3e6      	bcc.n	80073b8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80073ea:	8bfb      	ldrh	r3, [r7, #30]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d01e      	beq.n	800742e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80073f0:	2300      	movs	r3, #0
 80073f2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80073f4:	69bb      	ldr	r3, [r7, #24]
 80073f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073fa:	461a      	mov	r2, r3
 80073fc:	f107 0310 	add.w	r3, r7, #16
 8007400:	6812      	ldr	r2, [r2, #0]
 8007402:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007404:	693a      	ldr	r2, [r7, #16]
 8007406:	6a3b      	ldr	r3, [r7, #32]
 8007408:	b2db      	uxtb	r3, r3
 800740a:	00db      	lsls	r3, r3, #3
 800740c:	fa22 f303 	lsr.w	r3, r2, r3
 8007410:	b2da      	uxtb	r2, r3
 8007412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007414:	701a      	strb	r2, [r3, #0]
      i++;
 8007416:	6a3b      	ldr	r3, [r7, #32]
 8007418:	3301      	adds	r3, #1
 800741a:	623b      	str	r3, [r7, #32]
      pDest++;
 800741c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741e:	3301      	adds	r3, #1
 8007420:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007422:	8bfb      	ldrh	r3, [r7, #30]
 8007424:	3b01      	subs	r3, #1
 8007426:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007428:	8bfb      	ldrh	r3, [r7, #30]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d1ea      	bne.n	8007404 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800742e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007430:	4618      	mov	r0, r3
 8007432:	372c      	adds	r7, #44	@ 0x2c
 8007434:	46bd      	mov	sp, r7
 8007436:	bc80      	pop	{r7}
 8007438:	4770      	bx	lr

0800743a <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800743a:	b480      	push	{r7}
 800743c:	b085      	sub	sp, #20
 800743e:	af00      	add	r7, sp, #0
 8007440:	6078      	str	r0, [r7, #4]
 8007442:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	781b      	ldrb	r3, [r3, #0]
 800744c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	785b      	ldrb	r3, [r3, #1]
 8007452:	2b01      	cmp	r3, #1
 8007454:	d12c      	bne.n	80074b0 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	015a      	lsls	r2, r3, #5
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	4413      	add	r3, r2
 800745e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	2b00      	cmp	r3, #0
 8007466:	db12      	blt.n	800748e <USB_EPSetStall+0x54>
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d00f      	beq.n	800748e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	015a      	lsls	r2, r3, #5
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	4413      	add	r3, r2
 8007476:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	68ba      	ldr	r2, [r7, #8]
 800747e:	0151      	lsls	r1, r2, #5
 8007480:	68fa      	ldr	r2, [r7, #12]
 8007482:	440a      	add	r2, r1
 8007484:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007488:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800748c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	015a      	lsls	r2, r3, #5
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	4413      	add	r3, r2
 8007496:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	68ba      	ldr	r2, [r7, #8]
 800749e:	0151      	lsls	r1, r2, #5
 80074a0:	68fa      	ldr	r2, [r7, #12]
 80074a2:	440a      	add	r2, r1
 80074a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80074ac:	6013      	str	r3, [r2, #0]
 80074ae:	e02b      	b.n	8007508 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	015a      	lsls	r2, r3, #5
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	4413      	add	r3, r2
 80074b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	db12      	blt.n	80074e8 <USB_EPSetStall+0xae>
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d00f      	beq.n	80074e8 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	015a      	lsls	r2, r3, #5
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	4413      	add	r3, r2
 80074d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	68ba      	ldr	r2, [r7, #8]
 80074d8:	0151      	lsls	r1, r2, #5
 80074da:	68fa      	ldr	r2, [r7, #12]
 80074dc:	440a      	add	r2, r1
 80074de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074e2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80074e6:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	015a      	lsls	r2, r3, #5
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	4413      	add	r3, r2
 80074f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	68ba      	ldr	r2, [r7, #8]
 80074f8:	0151      	lsls	r1, r2, #5
 80074fa:	68fa      	ldr	r2, [r7, #12]
 80074fc:	440a      	add	r2, r1
 80074fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007502:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007506:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007508:	2300      	movs	r3, #0
}
 800750a:	4618      	mov	r0, r3
 800750c:	3714      	adds	r7, #20
 800750e:	46bd      	mov	sp, r7
 8007510:	bc80      	pop	{r7}
 8007512:	4770      	bx	lr

08007514 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007514:	b480      	push	{r7}
 8007516:	b085      	sub	sp, #20
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	781b      	ldrb	r3, [r3, #0]
 8007526:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	785b      	ldrb	r3, [r3, #1]
 800752c:	2b01      	cmp	r3, #1
 800752e:	d128      	bne.n	8007582 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	015a      	lsls	r2, r3, #5
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	4413      	add	r3, r2
 8007538:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	68ba      	ldr	r2, [r7, #8]
 8007540:	0151      	lsls	r1, r2, #5
 8007542:	68fa      	ldr	r2, [r7, #12]
 8007544:	440a      	add	r2, r1
 8007546:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800754a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800754e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	791b      	ldrb	r3, [r3, #4]
 8007554:	2b03      	cmp	r3, #3
 8007556:	d003      	beq.n	8007560 <USB_EPClearStall+0x4c>
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	791b      	ldrb	r3, [r3, #4]
 800755c:	2b02      	cmp	r3, #2
 800755e:	d138      	bne.n	80075d2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	015a      	lsls	r2, r3, #5
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	4413      	add	r3, r2
 8007568:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	68ba      	ldr	r2, [r7, #8]
 8007570:	0151      	lsls	r1, r2, #5
 8007572:	68fa      	ldr	r2, [r7, #12]
 8007574:	440a      	add	r2, r1
 8007576:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800757a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800757e:	6013      	str	r3, [r2, #0]
 8007580:	e027      	b.n	80075d2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	015a      	lsls	r2, r3, #5
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	4413      	add	r3, r2
 800758a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	68ba      	ldr	r2, [r7, #8]
 8007592:	0151      	lsls	r1, r2, #5
 8007594:	68fa      	ldr	r2, [r7, #12]
 8007596:	440a      	add	r2, r1
 8007598:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800759c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80075a0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	791b      	ldrb	r3, [r3, #4]
 80075a6:	2b03      	cmp	r3, #3
 80075a8:	d003      	beq.n	80075b2 <USB_EPClearStall+0x9e>
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	791b      	ldrb	r3, [r3, #4]
 80075ae:	2b02      	cmp	r3, #2
 80075b0:	d10f      	bne.n	80075d2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	015a      	lsls	r2, r3, #5
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	4413      	add	r3, r2
 80075ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	68ba      	ldr	r2, [r7, #8]
 80075c2:	0151      	lsls	r1, r2, #5
 80075c4:	68fa      	ldr	r2, [r7, #12]
 80075c6:	440a      	add	r2, r1
 80075c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80075cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075d0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80075d2:	2300      	movs	r3, #0
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3714      	adds	r7, #20
 80075d8:	46bd      	mov	sp, r7
 80075da:	bc80      	pop	{r7}
 80075dc:	4770      	bx	lr

080075de <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80075de:	b480      	push	{r7}
 80075e0:	b085      	sub	sp, #20
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
 80075e6:	460b      	mov	r3, r1
 80075e8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	68fa      	ldr	r2, [r7, #12]
 80075f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80075fc:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007600:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	78fb      	ldrb	r3, [r7, #3]
 800760c:	011b      	lsls	r3, r3, #4
 800760e:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007612:	68f9      	ldr	r1, [r7, #12]
 8007614:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007618:	4313      	orrs	r3, r2
 800761a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800761c:	2300      	movs	r3, #0
}
 800761e:	4618      	mov	r0, r3
 8007620:	3714      	adds	r7, #20
 8007622:	46bd      	mov	sp, r7
 8007624:	bc80      	pop	{r7}
 8007626:	4770      	bx	lr

08007628 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007628:	b480      	push	{r7}
 800762a:	b085      	sub	sp, #20
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	68fa      	ldr	r2, [r7, #12]
 800763e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007642:	f023 0303 	bic.w	r3, r3, #3
 8007646:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	68fa      	ldr	r2, [r7, #12]
 8007652:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007656:	f023 0302 	bic.w	r3, r3, #2
 800765a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800765c:	2300      	movs	r3, #0
}
 800765e:	4618      	mov	r0, r3
 8007660:	3714      	adds	r7, #20
 8007662:	46bd      	mov	sp, r7
 8007664:	bc80      	pop	{r7}
 8007666:	4770      	bx	lr

08007668 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007668:	b480      	push	{r7}
 800766a:	b085      	sub	sp, #20
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	68fa      	ldr	r2, [r7, #12]
 800767e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007682:	f023 0303 	bic.w	r3, r3, #3
 8007686:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800768e:	685b      	ldr	r3, [r3, #4]
 8007690:	68fa      	ldr	r2, [r7, #12]
 8007692:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007696:	f043 0302 	orr.w	r3, r3, #2
 800769a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800769c:	2300      	movs	r3, #0
}
 800769e:	4618      	mov	r0, r3
 80076a0:	3714      	adds	r7, #20
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bc80      	pop	{r7}
 80076a6:	4770      	bx	lr

080076a8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b085      	sub	sp, #20
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	695b      	ldr	r3, [r3, #20]
 80076b4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	699b      	ldr	r3, [r3, #24]
 80076ba:	68fa      	ldr	r2, [r7, #12]
 80076bc:	4013      	ands	r3, r2
 80076be:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80076c0:	68fb      	ldr	r3, [r7, #12]
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3714      	adds	r7, #20
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bc80      	pop	{r7}
 80076ca:	4770      	bx	lr

080076cc <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80076cc:	b480      	push	{r7}
 80076ce:	b085      	sub	sp, #20
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076de:	699b      	ldr	r3, [r3, #24]
 80076e0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076e8:	69db      	ldr	r3, [r3, #28]
 80076ea:	68ba      	ldr	r2, [r7, #8]
 80076ec:	4013      	ands	r3, r2
 80076ee:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	0c1b      	lsrs	r3, r3, #16
}
 80076f4:	4618      	mov	r0, r3
 80076f6:	3714      	adds	r7, #20
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bc80      	pop	{r7}
 80076fc:	4770      	bx	lr

080076fe <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80076fe:	b480      	push	{r7}
 8007700:	b085      	sub	sp, #20
 8007702:	af00      	add	r7, sp, #0
 8007704:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007710:	699b      	ldr	r3, [r3, #24]
 8007712:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800771a:	69db      	ldr	r3, [r3, #28]
 800771c:	68ba      	ldr	r2, [r7, #8]
 800771e:	4013      	ands	r3, r2
 8007720:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	b29b      	uxth	r3, r3
}
 8007726:	4618      	mov	r0, r3
 8007728:	3714      	adds	r7, #20
 800772a:	46bd      	mov	sp, r7
 800772c:	bc80      	pop	{r7}
 800772e:	4770      	bx	lr

08007730 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007730:	b480      	push	{r7}
 8007732:	b085      	sub	sp, #20
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
 8007738:	460b      	mov	r3, r1
 800773a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007740:	78fb      	ldrb	r3, [r7, #3]
 8007742:	015a      	lsls	r2, r3, #5
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	4413      	add	r3, r2
 8007748:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800774c:	689b      	ldr	r3, [r3, #8]
 800774e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007756:	695b      	ldr	r3, [r3, #20]
 8007758:	68ba      	ldr	r2, [r7, #8]
 800775a:	4013      	ands	r3, r2
 800775c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800775e:	68bb      	ldr	r3, [r7, #8]
}
 8007760:	4618      	mov	r0, r3
 8007762:	3714      	adds	r7, #20
 8007764:	46bd      	mov	sp, r7
 8007766:	bc80      	pop	{r7}
 8007768:	4770      	bx	lr

0800776a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800776a:	b480      	push	{r7}
 800776c:	b087      	sub	sp, #28
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
 8007772:	460b      	mov	r3, r1
 8007774:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007780:	691b      	ldr	r3, [r3, #16]
 8007782:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800778a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800778c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800778e:	78fb      	ldrb	r3, [r7, #3]
 8007790:	f003 030f 	and.w	r3, r3, #15
 8007794:	68fa      	ldr	r2, [r7, #12]
 8007796:	fa22 f303 	lsr.w	r3, r2, r3
 800779a:	01db      	lsls	r3, r3, #7
 800779c:	b2db      	uxtb	r3, r3
 800779e:	693a      	ldr	r2, [r7, #16]
 80077a0:	4313      	orrs	r3, r2
 80077a2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80077a4:	78fb      	ldrb	r3, [r7, #3]
 80077a6:	015a      	lsls	r2, r3, #5
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	4413      	add	r3, r2
 80077ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	693a      	ldr	r2, [r7, #16]
 80077b4:	4013      	ands	r3, r2
 80077b6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80077b8:	68bb      	ldr	r3, [r7, #8]
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	371c      	adds	r7, #28
 80077be:	46bd      	mov	sp, r7
 80077c0:	bc80      	pop	{r7}
 80077c2:	4770      	bx	lr

080077c4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	695b      	ldr	r3, [r3, #20]
 80077d0:	f003 0301 	and.w	r3, r3, #1
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	370c      	adds	r7, #12
 80077d8:	46bd      	mov	sp, r7
 80077da:	bc80      	pop	{r7}
 80077dc:	4770      	bx	lr

080077de <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80077de:	b480      	push	{r7}
 80077e0:	b085      	sub	sp, #20
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	68fa      	ldr	r2, [r7, #12]
 80077f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077f8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80077fc:	f023 0307 	bic.w	r3, r3, #7
 8007800:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	68fa      	ldr	r2, [r7, #12]
 800780c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007810:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007814:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007816:	2300      	movs	r3, #0
}
 8007818:	4618      	mov	r0, r3
 800781a:	3714      	adds	r7, #20
 800781c:	46bd      	mov	sp, r7
 800781e:	bc80      	pop	{r7}
 8007820:	4770      	bx	lr
	...

08007824 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007824:	b480      	push	{r7}
 8007826:	b087      	sub	sp, #28
 8007828:	af00      	add	r7, sp, #0
 800782a:	60f8      	str	r0, [r7, #12]
 800782c:	460b      	mov	r3, r1
 800782e:	607a      	str	r2, [r7, #4]
 8007830:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	333c      	adds	r3, #60	@ 0x3c
 800783a:	3304      	adds	r3, #4
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	4a25      	ldr	r2, [pc, #148]	@ (80078d8 <USB_EP0_OutStart+0xb4>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d90a      	bls.n	800785e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007854:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007858:	d101      	bne.n	800785e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800785a:	2300      	movs	r3, #0
 800785c:	e037      	b.n	80078ce <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007864:	461a      	mov	r2, r3
 8007866:	2300      	movs	r3, #0
 8007868:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007870:	691b      	ldr	r3, [r3, #16]
 8007872:	697a      	ldr	r2, [r7, #20]
 8007874:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007878:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800787c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007884:	691b      	ldr	r3, [r3, #16]
 8007886:	697a      	ldr	r2, [r7, #20]
 8007888:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800788c:	f043 0318 	orr.w	r3, r3, #24
 8007890:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007898:	691b      	ldr	r3, [r3, #16]
 800789a:	697a      	ldr	r2, [r7, #20]
 800789c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078a0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80078a4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80078a6:	7afb      	ldrb	r3, [r7, #11]
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d10f      	bne.n	80078cc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078b2:	461a      	mov	r2, r3
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	697a      	ldr	r2, [r7, #20]
 80078c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078c6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80078ca:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80078cc:	2300      	movs	r3, #0
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	371c      	adds	r7, #28
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bc80      	pop	{r7}
 80078d6:	4770      	bx	lr
 80078d8:	4f54300a 	.word	0x4f54300a

080078dc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80078dc:	b480      	push	{r7}
 80078de:	b085      	sub	sp, #20
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80078e4:	2300      	movs	r3, #0
 80078e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	3301      	adds	r3, #1
 80078ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80078f4:	d901      	bls.n	80078fa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80078f6:	2303      	movs	r3, #3
 80078f8:	e01b      	b.n	8007932 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	691b      	ldr	r3, [r3, #16]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	daf2      	bge.n	80078e8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007902:	2300      	movs	r3, #0
 8007904:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	691b      	ldr	r3, [r3, #16]
 800790a:	f043 0201 	orr.w	r2, r3, #1
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	3301      	adds	r3, #1
 8007916:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800791e:	d901      	bls.n	8007924 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007920:	2303      	movs	r3, #3
 8007922:	e006      	b.n	8007932 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	691b      	ldr	r3, [r3, #16]
 8007928:	f003 0301 	and.w	r3, r3, #1
 800792c:	2b01      	cmp	r3, #1
 800792e:	d0f0      	beq.n	8007912 <USB_CoreReset+0x36>

  return HAL_OK;
 8007930:	2300      	movs	r3, #0
}
 8007932:	4618      	mov	r0, r3
 8007934:	3714      	adds	r7, #20
 8007936:	46bd      	mov	sp, r7
 8007938:	bc80      	pop	{r7}
 800793a:	4770      	bx	lr

0800793c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b084      	sub	sp, #16
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	460b      	mov	r3, r1
 8007946:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007948:	2300      	movs	r3, #0
 800794a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	7c1b      	ldrb	r3, [r3, #16]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d115      	bne.n	8007980 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007954:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007958:	2202      	movs	r2, #2
 800795a:	2181      	movs	r1, #129	@ 0x81
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f001 fed8 	bl	8009712 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2201      	movs	r2, #1
 8007966:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007968:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800796c:	2202      	movs	r2, #2
 800796e:	2101      	movs	r1, #1
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f001 fece 	bl	8009712 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2201      	movs	r2, #1
 800797a:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 800797e:	e012      	b.n	80079a6 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007980:	2340      	movs	r3, #64	@ 0x40
 8007982:	2202      	movs	r2, #2
 8007984:	2181      	movs	r1, #129	@ 0x81
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f001 fec3 	bl	8009712 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2201      	movs	r2, #1
 8007990:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007992:	2340      	movs	r3, #64	@ 0x40
 8007994:	2202      	movs	r2, #2
 8007996:	2101      	movs	r1, #1
 8007998:	6878      	ldr	r0, [r7, #4]
 800799a:	f001 feba 	bl	8009712 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2201      	movs	r2, #1
 80079a2:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80079a6:	2308      	movs	r3, #8
 80079a8:	2203      	movs	r2, #3
 80079aa:	2182      	movs	r1, #130	@ 0x82
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f001 feb0 	bl	8009712 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2201      	movs	r2, #1
 80079b6:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80079b8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80079bc:	f001 fffc 	bl	80099b8 <malloc>
 80079c0:	4603      	mov	r3, r0
 80079c2:	461a      	mov	r2, r3
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d102      	bne.n	80079da <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 80079d4:	2301      	movs	r3, #1
 80079d6:	73fb      	strb	r3, [r7, #15]
 80079d8:	e026      	b.n	8007a28 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079e0:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	2200      	movs	r2, #0
 80079f0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	2200      	movs	r2, #0
 80079f8:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	7c1b      	ldrb	r3, [r3, #16]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d109      	bne.n	8007a18 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007a0a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007a0e:	2101      	movs	r1, #1
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f001 ff6e 	bl	80098f2 <USBD_LL_PrepareReceive>
 8007a16:	e007      	b.n	8007a28 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007a1e:	2340      	movs	r3, #64	@ 0x40
 8007a20:	2101      	movs	r1, #1
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f001 ff65 	bl	80098f2 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	3710      	adds	r7, #16
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bd80      	pop	{r7, pc}

08007a32 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007a32:	b580      	push	{r7, lr}
 8007a34:	b084      	sub	sp, #16
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	6078      	str	r0, [r7, #4]
 8007a3a:	460b      	mov	r3, r1
 8007a3c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007a42:	2181      	movs	r1, #129	@ 0x81
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f001 fe8a 	bl	800975e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007a50:	2101      	movs	r1, #1
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f001 fe83 	bl	800975e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007a60:	2182      	movs	r1, #130	@ 0x82
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f001 fe7b 	bl	800975e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d00e      	beq.n	8007a96 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007a7e:	685b      	ldr	r3, [r3, #4]
 8007a80:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a88:	4618      	mov	r0, r3
 8007a8a:	f001 ff9d 	bl	80099c8 <free>
    pdev->pClassData = NULL;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2200      	movs	r2, #0
 8007a92:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8007a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3710      	adds	r7, #16
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}

08007aa0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b086      	sub	sp, #24
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
 8007aa8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ab0:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007aba:	2300      	movs	r3, #0
 8007abc:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	781b      	ldrb	r3, [r3, #0]
 8007ac2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d039      	beq.n	8007b3e <USBD_CDC_Setup+0x9e>
 8007aca:	2b20      	cmp	r3, #32
 8007acc:	d17f      	bne.n	8007bce <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	88db      	ldrh	r3, [r3, #6]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d029      	beq.n	8007b2a <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	781b      	ldrb	r3, [r3, #0]
 8007ada:	b25b      	sxtb	r3, r3
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	da11      	bge.n	8007b04 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	683a      	ldr	r2, [r7, #0]
 8007aea:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007aec:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007aee:	683a      	ldr	r2, [r7, #0]
 8007af0:	88d2      	ldrh	r2, [r2, #6]
 8007af2:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007af4:	6939      	ldr	r1, [r7, #16]
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	88db      	ldrh	r3, [r3, #6]
 8007afa:	461a      	mov	r2, r3
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	f001 fa0f 	bl	8008f20 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007b02:	e06b      	b.n	8007bdc <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	785a      	ldrb	r2, [r3, #1]
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	88db      	ldrh	r3, [r3, #6]
 8007b12:	b2da      	uxtb	r2, r3
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007b1a:	6939      	ldr	r1, [r7, #16]
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	88db      	ldrh	r3, [r3, #6]
 8007b20:	461a      	mov	r2, r3
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f001 fa2a 	bl	8008f7c <USBD_CtlPrepareRx>
      break;
 8007b28:	e058      	b.n	8007bdc <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007b30:	689b      	ldr	r3, [r3, #8]
 8007b32:	683a      	ldr	r2, [r7, #0]
 8007b34:	7850      	ldrb	r0, [r2, #1]
 8007b36:	2200      	movs	r2, #0
 8007b38:	6839      	ldr	r1, [r7, #0]
 8007b3a:	4798      	blx	r3
      break;
 8007b3c:	e04e      	b.n	8007bdc <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	785b      	ldrb	r3, [r3, #1]
 8007b42:	2b0b      	cmp	r3, #11
 8007b44:	d02e      	beq.n	8007ba4 <USBD_CDC_Setup+0x104>
 8007b46:	2b0b      	cmp	r3, #11
 8007b48:	dc38      	bgt.n	8007bbc <USBD_CDC_Setup+0x11c>
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d002      	beq.n	8007b54 <USBD_CDC_Setup+0xb4>
 8007b4e:	2b0a      	cmp	r3, #10
 8007b50:	d014      	beq.n	8007b7c <USBD_CDC_Setup+0xdc>
 8007b52:	e033      	b.n	8007bbc <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b5a:	2b03      	cmp	r3, #3
 8007b5c:	d107      	bne.n	8007b6e <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007b5e:	f107 030c 	add.w	r3, r7, #12
 8007b62:	2202      	movs	r2, #2
 8007b64:	4619      	mov	r1, r3
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f001 f9da 	bl	8008f20 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b6c:	e02e      	b.n	8007bcc <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007b6e:	6839      	ldr	r1, [r7, #0]
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f001 f96b 	bl	8008e4c <USBD_CtlError>
            ret = USBD_FAIL;
 8007b76:	2302      	movs	r3, #2
 8007b78:	75fb      	strb	r3, [r7, #23]
          break;
 8007b7a:	e027      	b.n	8007bcc <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b82:	2b03      	cmp	r3, #3
 8007b84:	d107      	bne.n	8007b96 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007b86:	f107 030f 	add.w	r3, r7, #15
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	4619      	mov	r1, r3
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f001 f9c6 	bl	8008f20 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b94:	e01a      	b.n	8007bcc <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007b96:	6839      	ldr	r1, [r7, #0]
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f001 f957 	bl	8008e4c <USBD_CtlError>
            ret = USBD_FAIL;
 8007b9e:	2302      	movs	r3, #2
 8007ba0:	75fb      	strb	r3, [r7, #23]
          break;
 8007ba2:	e013      	b.n	8007bcc <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007baa:	2b03      	cmp	r3, #3
 8007bac:	d00d      	beq.n	8007bca <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007bae:	6839      	ldr	r1, [r7, #0]
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f001 f94b 	bl	8008e4c <USBD_CtlError>
            ret = USBD_FAIL;
 8007bb6:	2302      	movs	r3, #2
 8007bb8:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007bba:	e006      	b.n	8007bca <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007bbc:	6839      	ldr	r1, [r7, #0]
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f001 f944 	bl	8008e4c <USBD_CtlError>
          ret = USBD_FAIL;
 8007bc4:	2302      	movs	r3, #2
 8007bc6:	75fb      	strb	r3, [r7, #23]
          break;
 8007bc8:	e000      	b.n	8007bcc <USBD_CDC_Setup+0x12c>
          break;
 8007bca:	bf00      	nop
      }
      break;
 8007bcc:	e006      	b.n	8007bdc <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007bce:	6839      	ldr	r1, [r7, #0]
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f001 f93b 	bl	8008e4c <USBD_CtlError>
      ret = USBD_FAIL;
 8007bd6:	2302      	movs	r3, #2
 8007bd8:	75fb      	strb	r3, [r7, #23]
      break;
 8007bda:	bf00      	nop
  }

  return ret;
 8007bdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	3718      	adds	r7, #24
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}

08007be6 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007be6:	b580      	push	{r7, lr}
 8007be8:	b084      	sub	sp, #16
 8007bea:	af00      	add	r7, sp, #0
 8007bec:	6078      	str	r0, [r7, #4]
 8007bee:	460b      	mov	r3, r1
 8007bf0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bf8:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007c00:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d03a      	beq.n	8007c82 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007c0c:	78fa      	ldrb	r2, [r7, #3]
 8007c0e:	6879      	ldr	r1, [r7, #4]
 8007c10:	4613      	mov	r3, r2
 8007c12:	009b      	lsls	r3, r3, #2
 8007c14:	4413      	add	r3, r2
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	440b      	add	r3, r1
 8007c1a:	331c      	adds	r3, #28
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d029      	beq.n	8007c76 <USBD_CDC_DataIn+0x90>
 8007c22:	78fa      	ldrb	r2, [r7, #3]
 8007c24:	6879      	ldr	r1, [r7, #4]
 8007c26:	4613      	mov	r3, r2
 8007c28:	009b      	lsls	r3, r3, #2
 8007c2a:	4413      	add	r3, r2
 8007c2c:	009b      	lsls	r3, r3, #2
 8007c2e:	440b      	add	r3, r1
 8007c30:	331c      	adds	r3, #28
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	78f9      	ldrb	r1, [r7, #3]
 8007c36:	68b8      	ldr	r0, [r7, #8]
 8007c38:	460b      	mov	r3, r1
 8007c3a:	00db      	lsls	r3, r3, #3
 8007c3c:	440b      	add	r3, r1
 8007c3e:	009b      	lsls	r3, r3, #2
 8007c40:	4403      	add	r3, r0
 8007c42:	331c      	adds	r3, #28
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	fbb2 f1f3 	udiv	r1, r2, r3
 8007c4a:	fb01 f303 	mul.w	r3, r1, r3
 8007c4e:	1ad3      	subs	r3, r2, r3
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d110      	bne.n	8007c76 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007c54:	78fa      	ldrb	r2, [r7, #3]
 8007c56:	6879      	ldr	r1, [r7, #4]
 8007c58:	4613      	mov	r3, r2
 8007c5a:	009b      	lsls	r3, r3, #2
 8007c5c:	4413      	add	r3, r2
 8007c5e:	009b      	lsls	r3, r3, #2
 8007c60:	440b      	add	r3, r1
 8007c62:	331c      	adds	r3, #28
 8007c64:	2200      	movs	r2, #0
 8007c66:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007c68:	78f9      	ldrb	r1, [r7, #3]
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f001 fe1c 	bl	80098ac <USBD_LL_Transmit>
 8007c74:	e003      	b.n	8007c7e <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	e000      	b.n	8007c84 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007c82:	2302      	movs	r3, #2
  }
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3710      	adds	r7, #16
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}

08007c8c <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b084      	sub	sp, #16
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
 8007c94:	460b      	mov	r3, r1
 8007c96:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c9e:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007ca0:	78fb      	ldrb	r3, [r7, #3]
 8007ca2:	4619      	mov	r1, r3
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	f001 fe47 	bl	8009938 <USBD_LL_GetRxDataSize>
 8007caa:	4602      	mov	r2, r0
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d00d      	beq.n	8007cd8 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007cc2:	68db      	ldr	r3, [r3, #12]
 8007cc4:	68fa      	ldr	r2, [r7, #12]
 8007cc6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007cca:	68fa      	ldr	r2, [r7, #12]
 8007ccc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007cd0:	4611      	mov	r1, r2
 8007cd2:	4798      	blx	r3

    return USBD_OK;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	e000      	b.n	8007cda <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007cd8:	2302      	movs	r3, #2
  }
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3710      	adds	r7, #16
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}

08007ce2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007ce2:	b580      	push	{r7, lr}
 8007ce4:	b084      	sub	sp, #16
 8007ce6:	af00      	add	r7, sp, #0
 8007ce8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cf0:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d014      	beq.n	8007d26 <USBD_CDC_EP0_RxReady+0x44>
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007d02:	2bff      	cmp	r3, #255	@ 0xff
 8007d04:	d00f      	beq.n	8007d26 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	68fa      	ldr	r2, [r7, #12]
 8007d10:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007d14:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007d16:	68fa      	ldr	r2, [r7, #12]
 8007d18:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007d1c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	22ff      	movs	r2, #255	@ 0xff
 8007d22:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8007d26:	2300      	movs	r3, #0
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3710      	adds	r7, #16
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}

08007d30 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b083      	sub	sp, #12
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2243      	movs	r2, #67	@ 0x43
 8007d3c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007d3e:	4b03      	ldr	r3, [pc, #12]	@ (8007d4c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	370c      	adds	r7, #12
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bc80      	pop	{r7}
 8007d48:	4770      	bx	lr
 8007d4a:	bf00      	nop
 8007d4c:	2000009c 	.word	0x2000009c

08007d50 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b083      	sub	sp, #12
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2243      	movs	r2, #67	@ 0x43
 8007d5c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007d5e:	4b03      	ldr	r3, [pc, #12]	@ (8007d6c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	370c      	adds	r7, #12
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bc80      	pop	{r7}
 8007d68:	4770      	bx	lr
 8007d6a:	bf00      	nop
 8007d6c:	20000058 	.word	0x20000058

08007d70 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007d70:	b480      	push	{r7}
 8007d72:	b083      	sub	sp, #12
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2243      	movs	r2, #67	@ 0x43
 8007d7c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007d7e:	4b03      	ldr	r3, [pc, #12]	@ (8007d8c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007d80:	4618      	mov	r0, r3
 8007d82:	370c      	adds	r7, #12
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bc80      	pop	{r7}
 8007d88:	4770      	bx	lr
 8007d8a:	bf00      	nop
 8007d8c:	200000e0 	.word	0x200000e0

08007d90 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b083      	sub	sp, #12
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	220a      	movs	r2, #10
 8007d9c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007d9e:	4b03      	ldr	r3, [pc, #12]	@ (8007dac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	370c      	adds	r7, #12
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bc80      	pop	{r7}
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	20000014 	.word	0x20000014

08007db0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007db0:	b480      	push	{r7}
 8007db2:	b085      	sub	sp, #20
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
 8007db8:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007dba:	2302      	movs	r3, #2
 8007dbc:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d005      	beq.n	8007dd0 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	683a      	ldr	r2, [r7, #0]
 8007dc8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8007dcc:	2300      	movs	r3, #0
 8007dce:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3714      	adds	r7, #20
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bc80      	pop	{r7}
 8007dda:	4770      	bx	lr

08007ddc <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b087      	sub	sp, #28
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	60f8      	str	r0, [r7, #12]
 8007de4:	60b9      	str	r1, [r7, #8]
 8007de6:	4613      	mov	r3, r2
 8007de8:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007df0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	68ba      	ldr	r2, [r7, #8]
 8007df6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007dfa:	88fa      	ldrh	r2, [r7, #6]
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8007e02:	2300      	movs	r3, #0
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	371c      	adds	r7, #28
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bc80      	pop	{r7}
 8007e0c:	4770      	bx	lr

08007e0e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007e0e:	b480      	push	{r7}
 8007e10:	b085      	sub	sp, #20
 8007e12:	af00      	add	r7, sp, #0
 8007e14:	6078      	str	r0, [r7, #4]
 8007e16:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e1e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	683a      	ldr	r2, [r7, #0]
 8007e24:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8007e28:	2300      	movs	r3, #0
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3714      	adds	r7, #20
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bc80      	pop	{r7}
 8007e32:	4770      	bx	lr

08007e34 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b084      	sub	sp, #16
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e42:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d017      	beq.n	8007e7e <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	7c1b      	ldrb	r3, [r3, #16]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d109      	bne.n	8007e6a <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007e5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007e60:	2101      	movs	r1, #1
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f001 fd45 	bl	80098f2 <USBD_LL_PrepareReceive>
 8007e68:	e007      	b.n	8007e7a <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007e70:	2340      	movs	r3, #64	@ 0x40
 8007e72:	2101      	movs	r1, #1
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	f001 fd3c 	bl	80098f2 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	e000      	b.n	8007e80 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007e7e:	2302      	movs	r3, #2
  }
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	3710      	adds	r7, #16
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}

08007e88 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b084      	sub	sp, #16
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	60f8      	str	r0, [r7, #12]
 8007e90:	60b9      	str	r1, [r7, #8]
 8007e92:	4613      	mov	r3, r2
 8007e94:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d101      	bne.n	8007ea0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007e9c:	2302      	movs	r3, #2
 8007e9e:	e01a      	b.n	8007ed6 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d003      	beq.n	8007eb2 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	2200      	movs	r2, #0
 8007eae:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d003      	beq.n	8007ec0 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	68ba      	ldr	r2, [r7, #8]
 8007ebc:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	79fa      	ldrb	r2, [r7, #7]
 8007ecc:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007ece:	68f8      	ldr	r0, [r7, #12]
 8007ed0:	f001 fbba 	bl	8009648 <USBD_LL_Init>

  return USBD_OK;
 8007ed4:	2300      	movs	r3, #0
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	3710      	adds	r7, #16
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}

08007ede <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007ede:	b480      	push	{r7}
 8007ee0:	b085      	sub	sp, #20
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	6078      	str	r0, [r7, #4]
 8007ee6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d006      	beq.n	8007f00 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	683a      	ldr	r2, [r7, #0]
 8007ef6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8007efa:	2300      	movs	r3, #0
 8007efc:	73fb      	strb	r3, [r7, #15]
 8007efe:	e001      	b.n	8007f04 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007f00:	2302      	movs	r3, #2
 8007f02:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007f04:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f06:	4618      	mov	r0, r3
 8007f08:	3714      	adds	r7, #20
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bc80      	pop	{r7}
 8007f0e:	4770      	bx	lr

08007f10 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b082      	sub	sp, #8
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f001 fbdf 	bl	80096dc <USBD_LL_Start>

  return USBD_OK;
 8007f1e:	2300      	movs	r3, #0
}
 8007f20:	4618      	mov	r0, r3
 8007f22:	3708      	adds	r7, #8
 8007f24:	46bd      	mov	sp, r7
 8007f26:	bd80      	pop	{r7, pc}

08007f28 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b083      	sub	sp, #12
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007f30:	2300      	movs	r3, #0
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	370c      	adds	r7, #12
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bc80      	pop	{r7}
 8007f3a:	4770      	bx	lr

08007f3c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b084      	sub	sp, #16
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	460b      	mov	r3, r1
 8007f46:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007f48:	2302      	movs	r3, #2
 8007f4a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d00c      	beq.n	8007f70 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	78fa      	ldrb	r2, [r7, #3]
 8007f60:	4611      	mov	r1, r2
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	4798      	blx	r3
 8007f66:	4603      	mov	r3, r0
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d101      	bne.n	8007f70 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3710      	adds	r7, #16
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}

08007f7a <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007f7a:	b580      	push	{r7, lr}
 8007f7c:	b082      	sub	sp, #8
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	6078      	str	r0, [r7, #4]
 8007f82:	460b      	mov	r3, r1
 8007f84:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	78fa      	ldrb	r2, [r7, #3]
 8007f90:	4611      	mov	r1, r2
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	4798      	blx	r3

  return USBD_OK;
 8007f96:	2300      	movs	r3, #0
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3708      	adds	r7, #8
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}

08007fa0 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b082      	sub	sp, #8
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
 8007fa8:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007fb0:	6839      	ldr	r1, [r7, #0]
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	f000 ff11 	bl	8008dda <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007fc6:	461a      	mov	r2, r3
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8007fd4:	f003 031f 	and.w	r3, r3, #31
 8007fd8:	2b02      	cmp	r3, #2
 8007fda:	d016      	beq.n	800800a <USBD_LL_SetupStage+0x6a>
 8007fdc:	2b02      	cmp	r3, #2
 8007fde:	d81c      	bhi.n	800801a <USBD_LL_SetupStage+0x7a>
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d002      	beq.n	8007fea <USBD_LL_SetupStage+0x4a>
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	d008      	beq.n	8007ffa <USBD_LL_SetupStage+0x5a>
 8007fe8:	e017      	b.n	800801a <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007ff0:	4619      	mov	r1, r3
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f000 fa04 	bl	8008400 <USBD_StdDevReq>
      break;
 8007ff8:	e01a      	b.n	8008030 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008000:	4619      	mov	r1, r3
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f000 fa66 	bl	80084d4 <USBD_StdItfReq>
      break;
 8008008:	e012      	b.n	8008030 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008010:	4619      	mov	r1, r3
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f000 faa6 	bl	8008564 <USBD_StdEPReq>
      break;
 8008018:	e00a      	b.n	8008030 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8008020:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008024:	b2db      	uxtb	r3, r3
 8008026:	4619      	mov	r1, r3
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	f001 fbb7 	bl	800979c <USBD_LL_StallEP>
      break;
 800802e:	bf00      	nop
  }

  return USBD_OK;
 8008030:	2300      	movs	r3, #0
}
 8008032:	4618      	mov	r0, r3
 8008034:	3708      	adds	r7, #8
 8008036:	46bd      	mov	sp, r7
 8008038:	bd80      	pop	{r7, pc}

0800803a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800803a:	b580      	push	{r7, lr}
 800803c:	b086      	sub	sp, #24
 800803e:	af00      	add	r7, sp, #0
 8008040:	60f8      	str	r0, [r7, #12]
 8008042:	460b      	mov	r3, r1
 8008044:	607a      	str	r2, [r7, #4]
 8008046:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008048:	7afb      	ldrb	r3, [r7, #11]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d14b      	bne.n	80080e6 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008054:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800805c:	2b03      	cmp	r3, #3
 800805e:	d134      	bne.n	80080ca <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008060:	697b      	ldr	r3, [r7, #20]
 8008062:	68da      	ldr	r2, [r3, #12]
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	691b      	ldr	r3, [r3, #16]
 8008068:	429a      	cmp	r2, r3
 800806a:	d919      	bls.n	80080a0 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	68da      	ldr	r2, [r3, #12]
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	691b      	ldr	r3, [r3, #16]
 8008074:	1ad2      	subs	r2, r2, r3
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800807a:	697b      	ldr	r3, [r7, #20]
 800807c:	68da      	ldr	r2, [r3, #12]
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008082:	429a      	cmp	r2, r3
 8008084:	d203      	bcs.n	800808e <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800808a:	b29b      	uxth	r3, r3
 800808c:	e002      	b.n	8008094 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008092:	b29b      	uxth	r3, r3
 8008094:	461a      	mov	r2, r3
 8008096:	6879      	ldr	r1, [r7, #4]
 8008098:	68f8      	ldr	r0, [r7, #12]
 800809a:	f000 ff8d 	bl	8008fb8 <USBD_CtlContinueRx>
 800809e:	e038      	b.n	8008112 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080a6:	691b      	ldr	r3, [r3, #16]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d00a      	beq.n	80080c2 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80080b2:	2b03      	cmp	r3, #3
 80080b4:	d105      	bne.n	80080c2 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080bc:	691b      	ldr	r3, [r3, #16]
 80080be:	68f8      	ldr	r0, [r7, #12]
 80080c0:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80080c2:	68f8      	ldr	r0, [r7, #12]
 80080c4:	f000 ff8a 	bl	8008fdc <USBD_CtlSendStatus>
 80080c8:	e023      	b.n	8008112 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80080d0:	2b05      	cmp	r3, #5
 80080d2:	d11e      	bne.n	8008112 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2200      	movs	r2, #0
 80080d8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 80080dc:	2100      	movs	r1, #0
 80080de:	68f8      	ldr	r0, [r7, #12]
 80080e0:	f001 fb5c 	bl	800979c <USBD_LL_StallEP>
 80080e4:	e015      	b.n	8008112 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080ec:	699b      	ldr	r3, [r3, #24]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d00d      	beq.n	800810e <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80080f8:	2b03      	cmp	r3, #3
 80080fa:	d108      	bne.n	800810e <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008102:	699b      	ldr	r3, [r3, #24]
 8008104:	7afa      	ldrb	r2, [r7, #11]
 8008106:	4611      	mov	r1, r2
 8008108:	68f8      	ldr	r0, [r7, #12]
 800810a:	4798      	blx	r3
 800810c:	e001      	b.n	8008112 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800810e:	2302      	movs	r3, #2
 8008110:	e000      	b.n	8008114 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008112:	2300      	movs	r3, #0
}
 8008114:	4618      	mov	r0, r3
 8008116:	3718      	adds	r7, #24
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}

0800811c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b086      	sub	sp, #24
 8008120:	af00      	add	r7, sp, #0
 8008122:	60f8      	str	r0, [r7, #12]
 8008124:	460b      	mov	r3, r1
 8008126:	607a      	str	r2, [r7, #4]
 8008128:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800812a:	7afb      	ldrb	r3, [r7, #11]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d17f      	bne.n	8008230 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	3314      	adds	r3, #20
 8008134:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800813c:	2b02      	cmp	r3, #2
 800813e:	d15c      	bne.n	80081fa <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	68da      	ldr	r2, [r3, #12]
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	691b      	ldr	r3, [r3, #16]
 8008148:	429a      	cmp	r2, r3
 800814a:	d915      	bls.n	8008178 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800814c:	697b      	ldr	r3, [r7, #20]
 800814e:	68da      	ldr	r2, [r3, #12]
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	691b      	ldr	r3, [r3, #16]
 8008154:	1ad2      	subs	r2, r2, r3
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	68db      	ldr	r3, [r3, #12]
 800815e:	b29b      	uxth	r3, r3
 8008160:	461a      	mov	r2, r3
 8008162:	6879      	ldr	r1, [r7, #4]
 8008164:	68f8      	ldr	r0, [r7, #12]
 8008166:	f000 fef7 	bl	8008f58 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800816a:	2300      	movs	r3, #0
 800816c:	2200      	movs	r2, #0
 800816e:	2100      	movs	r1, #0
 8008170:	68f8      	ldr	r0, [r7, #12]
 8008172:	f001 fbbe 	bl	80098f2 <USBD_LL_PrepareReceive>
 8008176:	e04e      	b.n	8008216 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	689b      	ldr	r3, [r3, #8]
 800817c:	697a      	ldr	r2, [r7, #20]
 800817e:	6912      	ldr	r2, [r2, #16]
 8008180:	fbb3 f1f2 	udiv	r1, r3, r2
 8008184:	fb01 f202 	mul.w	r2, r1, r2
 8008188:	1a9b      	subs	r3, r3, r2
 800818a:	2b00      	cmp	r3, #0
 800818c:	d11c      	bne.n	80081c8 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	689a      	ldr	r2, [r3, #8]
 8008192:	697b      	ldr	r3, [r7, #20]
 8008194:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008196:	429a      	cmp	r2, r3
 8008198:	d316      	bcc.n	80081c8 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	689a      	ldr	r2, [r3, #8]
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d20f      	bcs.n	80081c8 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80081a8:	2200      	movs	r2, #0
 80081aa:	2100      	movs	r1, #0
 80081ac:	68f8      	ldr	r0, [r7, #12]
 80081ae:	f000 fed3 	bl	8008f58 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2200      	movs	r2, #0
 80081b6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80081ba:	2300      	movs	r3, #0
 80081bc:	2200      	movs	r2, #0
 80081be:	2100      	movs	r1, #0
 80081c0:	68f8      	ldr	r0, [r7, #12]
 80081c2:	f001 fb96 	bl	80098f2 <USBD_LL_PrepareReceive>
 80081c6:	e026      	b.n	8008216 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081ce:	68db      	ldr	r3, [r3, #12]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d00a      	beq.n	80081ea <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80081da:	2b03      	cmp	r3, #3
 80081dc:	d105      	bne.n	80081ea <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081e4:	68db      	ldr	r3, [r3, #12]
 80081e6:	68f8      	ldr	r0, [r7, #12]
 80081e8:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80081ea:	2180      	movs	r1, #128	@ 0x80
 80081ec:	68f8      	ldr	r0, [r7, #12]
 80081ee:	f001 fad5 	bl	800979c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80081f2:	68f8      	ldr	r0, [r7, #12]
 80081f4:	f000 ff05 	bl	8009002 <USBD_CtlReceiveStatus>
 80081f8:	e00d      	b.n	8008216 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008200:	2b04      	cmp	r3, #4
 8008202:	d004      	beq.n	800820e <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800820a:	2b00      	cmp	r3, #0
 800820c:	d103      	bne.n	8008216 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800820e:	2180      	movs	r1, #128	@ 0x80
 8008210:	68f8      	ldr	r0, [r7, #12]
 8008212:	f001 fac3 	bl	800979c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800821c:	2b01      	cmp	r3, #1
 800821e:	d11d      	bne.n	800825c <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008220:	68f8      	ldr	r0, [r7, #12]
 8008222:	f7ff fe81 	bl	8007f28 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2200      	movs	r2, #0
 800822a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800822e:	e015      	b.n	800825c <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008236:	695b      	ldr	r3, [r3, #20]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d00d      	beq.n	8008258 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008242:	2b03      	cmp	r3, #3
 8008244:	d108      	bne.n	8008258 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800824c:	695b      	ldr	r3, [r3, #20]
 800824e:	7afa      	ldrb	r2, [r7, #11]
 8008250:	4611      	mov	r1, r2
 8008252:	68f8      	ldr	r0, [r7, #12]
 8008254:	4798      	blx	r3
 8008256:	e001      	b.n	800825c <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008258:	2302      	movs	r3, #2
 800825a:	e000      	b.n	800825e <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800825c:	2300      	movs	r3, #0
}
 800825e:	4618      	mov	r0, r3
 8008260:	3718      	adds	r7, #24
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}

08008266 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008266:	b580      	push	{r7, lr}
 8008268:	b082      	sub	sp, #8
 800826a:	af00      	add	r7, sp, #0
 800826c:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800826e:	2340      	movs	r3, #64	@ 0x40
 8008270:	2200      	movs	r2, #0
 8008272:	2100      	movs	r1, #0
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f001 fa4c 	bl	8009712 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2201      	movs	r2, #1
 800827e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2240      	movs	r2, #64	@ 0x40
 8008286:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800828a:	2340      	movs	r3, #64	@ 0x40
 800828c:	2200      	movs	r2, #0
 800828e:	2180      	movs	r1, #128	@ 0x80
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f001 fa3e 	bl	8009712 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2201      	movs	r2, #1
 800829a:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2240      	movs	r2, #64	@ 0x40
 80082a0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2201      	movs	r2, #1
 80082a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2200      	movs	r2, #0
 80082ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2200      	movs	r2, #0
 80082b6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2200      	movs	r2, #0
 80082bc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d009      	beq.n	80082de <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	687a      	ldr	r2, [r7, #4]
 80082d4:	6852      	ldr	r2, [r2, #4]
 80082d6:	b2d2      	uxtb	r2, r2
 80082d8:	4611      	mov	r1, r2
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	4798      	blx	r3
  }

  return USBD_OK;
 80082de:	2300      	movs	r3, #0
}
 80082e0:	4618      	mov	r0, r3
 80082e2:	3708      	adds	r7, #8
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bd80      	pop	{r7, pc}

080082e8 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b083      	sub	sp, #12
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	460b      	mov	r3, r1
 80082f2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	78fa      	ldrb	r2, [r7, #3]
 80082f8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80082fa:	2300      	movs	r3, #0
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	370c      	adds	r7, #12
 8008300:	46bd      	mov	sp, r7
 8008302:	bc80      	pop	{r7}
 8008304:	4770      	bx	lr

08008306 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008306:	b480      	push	{r7}
 8008308:	b083      	sub	sp, #12
 800830a:	af00      	add	r7, sp, #0
 800830c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2204      	movs	r2, #4
 800831e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008322:	2300      	movs	r3, #0
}
 8008324:	4618      	mov	r0, r3
 8008326:	370c      	adds	r7, #12
 8008328:	46bd      	mov	sp, r7
 800832a:	bc80      	pop	{r7}
 800832c:	4770      	bx	lr

0800832e <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800832e:	b480      	push	{r7}
 8008330:	b083      	sub	sp, #12
 8008332:	af00      	add	r7, sp, #0
 8008334:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800833c:	2b04      	cmp	r3, #4
 800833e:	d105      	bne.n	800834c <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800834c:	2300      	movs	r3, #0
}
 800834e:	4618      	mov	r0, r3
 8008350:	370c      	adds	r7, #12
 8008352:	46bd      	mov	sp, r7
 8008354:	bc80      	pop	{r7}
 8008356:	4770      	bx	lr

08008358 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b082      	sub	sp, #8
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008366:	2b03      	cmp	r3, #3
 8008368:	d10b      	bne.n	8008382 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008370:	69db      	ldr	r3, [r3, #28]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d005      	beq.n	8008382 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800837c:	69db      	ldr	r3, [r3, #28]
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008382:	2300      	movs	r3, #0
}
 8008384:	4618      	mov	r0, r3
 8008386:	3708      	adds	r7, #8
 8008388:	46bd      	mov	sp, r7
 800838a:	bd80      	pop	{r7, pc}

0800838c <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800838c:	b480      	push	{r7}
 800838e:	b083      	sub	sp, #12
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
 8008394:	460b      	mov	r3, r1
 8008396:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8008398:	2300      	movs	r3, #0
}
 800839a:	4618      	mov	r0, r3
 800839c:	370c      	adds	r7, #12
 800839e:	46bd      	mov	sp, r7
 80083a0:	bc80      	pop	{r7}
 80083a2:	4770      	bx	lr

080083a4 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80083a4:	b480      	push	{r7}
 80083a6:	b083      	sub	sp, #12
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
 80083ac:	460b      	mov	r3, r1
 80083ae:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80083b0:	2300      	movs	r3, #0
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	370c      	adds	r7, #12
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bc80      	pop	{r7}
 80083ba:	4770      	bx	lr

080083bc <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80083bc:	b480      	push	{r7}
 80083be:	b083      	sub	sp, #12
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80083c4:	2300      	movs	r3, #0
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	370c      	adds	r7, #12
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bc80      	pop	{r7}
 80083ce:	4770      	bx	lr

080083d0 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b082      	sub	sp, #8
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2201      	movs	r2, #1
 80083dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	687a      	ldr	r2, [r7, #4]
 80083ea:	6852      	ldr	r2, [r2, #4]
 80083ec:	b2d2      	uxtb	r2, r2
 80083ee:	4611      	mov	r1, r2
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	4798      	blx	r3

  return USBD_OK;
 80083f4:	2300      	movs	r3, #0
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	3708      	adds	r7, #8
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}
	...

08008400 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b084      	sub	sp, #16
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
 8008408:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800840a:	2300      	movs	r3, #0
 800840c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	781b      	ldrb	r3, [r3, #0]
 8008412:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008416:	2b40      	cmp	r3, #64	@ 0x40
 8008418:	d005      	beq.n	8008426 <USBD_StdDevReq+0x26>
 800841a:	2b40      	cmp	r3, #64	@ 0x40
 800841c:	d84f      	bhi.n	80084be <USBD_StdDevReq+0xbe>
 800841e:	2b00      	cmp	r3, #0
 8008420:	d009      	beq.n	8008436 <USBD_StdDevReq+0x36>
 8008422:	2b20      	cmp	r3, #32
 8008424:	d14b      	bne.n	80084be <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	6839      	ldr	r1, [r7, #0]
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	4798      	blx	r3
      break;
 8008434:	e048      	b.n	80084c8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	785b      	ldrb	r3, [r3, #1]
 800843a:	2b09      	cmp	r3, #9
 800843c:	d839      	bhi.n	80084b2 <USBD_StdDevReq+0xb2>
 800843e:	a201      	add	r2, pc, #4	@ (adr r2, 8008444 <USBD_StdDevReq+0x44>)
 8008440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008444:	08008495 	.word	0x08008495
 8008448:	080084a9 	.word	0x080084a9
 800844c:	080084b3 	.word	0x080084b3
 8008450:	0800849f 	.word	0x0800849f
 8008454:	080084b3 	.word	0x080084b3
 8008458:	08008477 	.word	0x08008477
 800845c:	0800846d 	.word	0x0800846d
 8008460:	080084b3 	.word	0x080084b3
 8008464:	0800848b 	.word	0x0800848b
 8008468:	08008481 	.word	0x08008481
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800846c:	6839      	ldr	r1, [r7, #0]
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 f9dc 	bl	800882c <USBD_GetDescriptor>
          break;
 8008474:	e022      	b.n	80084bc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008476:	6839      	ldr	r1, [r7, #0]
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f000 fb3f 	bl	8008afc <USBD_SetAddress>
          break;
 800847e:	e01d      	b.n	80084bc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008480:	6839      	ldr	r1, [r7, #0]
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f000 fb7e 	bl	8008b84 <USBD_SetConfig>
          break;
 8008488:	e018      	b.n	80084bc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800848a:	6839      	ldr	r1, [r7, #0]
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f000 fc07 	bl	8008ca0 <USBD_GetConfig>
          break;
 8008492:	e013      	b.n	80084bc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008494:	6839      	ldr	r1, [r7, #0]
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f000 fc37 	bl	8008d0a <USBD_GetStatus>
          break;
 800849c:	e00e      	b.n	80084bc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800849e:	6839      	ldr	r1, [r7, #0]
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f000 fc65 	bl	8008d70 <USBD_SetFeature>
          break;
 80084a6:	e009      	b.n	80084bc <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80084a8:	6839      	ldr	r1, [r7, #0]
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f000 fc74 	bl	8008d98 <USBD_ClrFeature>
          break;
 80084b0:	e004      	b.n	80084bc <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80084b2:	6839      	ldr	r1, [r7, #0]
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f000 fcc9 	bl	8008e4c <USBD_CtlError>
          break;
 80084ba:	bf00      	nop
      }
      break;
 80084bc:	e004      	b.n	80084c8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80084be:	6839      	ldr	r1, [r7, #0]
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f000 fcc3 	bl	8008e4c <USBD_CtlError>
      break;
 80084c6:	bf00      	nop
  }

  return ret;
 80084c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3710      	adds	r7, #16
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}
 80084d2:	bf00      	nop

080084d4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b084      	sub	sp, #16
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
 80084dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80084de:	2300      	movs	r3, #0
 80084e0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	781b      	ldrb	r3, [r3, #0]
 80084e6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80084ea:	2b40      	cmp	r3, #64	@ 0x40
 80084ec:	d005      	beq.n	80084fa <USBD_StdItfReq+0x26>
 80084ee:	2b40      	cmp	r3, #64	@ 0x40
 80084f0:	d82e      	bhi.n	8008550 <USBD_StdItfReq+0x7c>
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d001      	beq.n	80084fa <USBD_StdItfReq+0x26>
 80084f6:	2b20      	cmp	r3, #32
 80084f8:	d12a      	bne.n	8008550 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008500:	3b01      	subs	r3, #1
 8008502:	2b02      	cmp	r3, #2
 8008504:	d81d      	bhi.n	8008542 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	889b      	ldrh	r3, [r3, #4]
 800850a:	b2db      	uxtb	r3, r3
 800850c:	2b01      	cmp	r3, #1
 800850e:	d813      	bhi.n	8008538 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008516:	689b      	ldr	r3, [r3, #8]
 8008518:	6839      	ldr	r1, [r7, #0]
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	4798      	blx	r3
 800851e:	4603      	mov	r3, r0
 8008520:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	88db      	ldrh	r3, [r3, #6]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d110      	bne.n	800854c <USBD_StdItfReq+0x78>
 800852a:	7bfb      	ldrb	r3, [r7, #15]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d10d      	bne.n	800854c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f000 fd53 	bl	8008fdc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008536:	e009      	b.n	800854c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8008538:	6839      	ldr	r1, [r7, #0]
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f000 fc86 	bl	8008e4c <USBD_CtlError>
          break;
 8008540:	e004      	b.n	800854c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8008542:	6839      	ldr	r1, [r7, #0]
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f000 fc81 	bl	8008e4c <USBD_CtlError>
          break;
 800854a:	e000      	b.n	800854e <USBD_StdItfReq+0x7a>
          break;
 800854c:	bf00      	nop
      }
      break;
 800854e:	e004      	b.n	800855a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8008550:	6839      	ldr	r1, [r7, #0]
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f000 fc7a 	bl	8008e4c <USBD_CtlError>
      break;
 8008558:	bf00      	nop
  }

  return USBD_OK;
 800855a:	2300      	movs	r3, #0
}
 800855c:	4618      	mov	r0, r3
 800855e:	3710      	adds	r7, #16
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}

08008564 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b084      	sub	sp, #16
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
 800856c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800856e:	2300      	movs	r3, #0
 8008570:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	889b      	ldrh	r3, [r3, #4]
 8008576:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	781b      	ldrb	r3, [r3, #0]
 800857c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008580:	2b40      	cmp	r3, #64	@ 0x40
 8008582:	d007      	beq.n	8008594 <USBD_StdEPReq+0x30>
 8008584:	2b40      	cmp	r3, #64	@ 0x40
 8008586:	f200 8146 	bhi.w	8008816 <USBD_StdEPReq+0x2b2>
 800858a:	2b00      	cmp	r3, #0
 800858c:	d00a      	beq.n	80085a4 <USBD_StdEPReq+0x40>
 800858e:	2b20      	cmp	r3, #32
 8008590:	f040 8141 	bne.w	8008816 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800859a:	689b      	ldr	r3, [r3, #8]
 800859c:	6839      	ldr	r1, [r7, #0]
 800859e:	6878      	ldr	r0, [r7, #4]
 80085a0:	4798      	blx	r3
      break;
 80085a2:	e13d      	b.n	8008820 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	781b      	ldrb	r3, [r3, #0]
 80085a8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80085ac:	2b20      	cmp	r3, #32
 80085ae:	d10a      	bne.n	80085c6 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085b6:	689b      	ldr	r3, [r3, #8]
 80085b8:	6839      	ldr	r1, [r7, #0]
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	4798      	blx	r3
 80085be:	4603      	mov	r3, r0
 80085c0:	73fb      	strb	r3, [r7, #15]

        return ret;
 80085c2:	7bfb      	ldrb	r3, [r7, #15]
 80085c4:	e12d      	b.n	8008822 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	785b      	ldrb	r3, [r3, #1]
 80085ca:	2b03      	cmp	r3, #3
 80085cc:	d007      	beq.n	80085de <USBD_StdEPReq+0x7a>
 80085ce:	2b03      	cmp	r3, #3
 80085d0:	f300 811b 	bgt.w	800880a <USBD_StdEPReq+0x2a6>
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d072      	beq.n	80086be <USBD_StdEPReq+0x15a>
 80085d8:	2b01      	cmp	r3, #1
 80085da:	d03a      	beq.n	8008652 <USBD_StdEPReq+0xee>
 80085dc:	e115      	b.n	800880a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085e4:	2b02      	cmp	r3, #2
 80085e6:	d002      	beq.n	80085ee <USBD_StdEPReq+0x8a>
 80085e8:	2b03      	cmp	r3, #3
 80085ea:	d015      	beq.n	8008618 <USBD_StdEPReq+0xb4>
 80085ec:	e02b      	b.n	8008646 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80085ee:	7bbb      	ldrb	r3, [r7, #14]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d00c      	beq.n	800860e <USBD_StdEPReq+0xaa>
 80085f4:	7bbb      	ldrb	r3, [r7, #14]
 80085f6:	2b80      	cmp	r3, #128	@ 0x80
 80085f8:	d009      	beq.n	800860e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80085fa:	7bbb      	ldrb	r3, [r7, #14]
 80085fc:	4619      	mov	r1, r3
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f001 f8cc 	bl	800979c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008604:	2180      	movs	r1, #128	@ 0x80
 8008606:	6878      	ldr	r0, [r7, #4]
 8008608:	f001 f8c8 	bl	800979c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800860c:	e020      	b.n	8008650 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800860e:	6839      	ldr	r1, [r7, #0]
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f000 fc1b 	bl	8008e4c <USBD_CtlError>
              break;
 8008616:	e01b      	b.n	8008650 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	885b      	ldrh	r3, [r3, #2]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d10e      	bne.n	800863e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8008620:	7bbb      	ldrb	r3, [r7, #14]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d00b      	beq.n	800863e <USBD_StdEPReq+0xda>
 8008626:	7bbb      	ldrb	r3, [r7, #14]
 8008628:	2b80      	cmp	r3, #128	@ 0x80
 800862a:	d008      	beq.n	800863e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	88db      	ldrh	r3, [r3, #6]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d104      	bne.n	800863e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008634:	7bbb      	ldrb	r3, [r7, #14]
 8008636:	4619      	mov	r1, r3
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f001 f8af 	bl	800979c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f000 fccc 	bl	8008fdc <USBD_CtlSendStatus>

              break;
 8008644:	e004      	b.n	8008650 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8008646:	6839      	ldr	r1, [r7, #0]
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f000 fbff 	bl	8008e4c <USBD_CtlError>
              break;
 800864e:	bf00      	nop
          }
          break;
 8008650:	e0e0      	b.n	8008814 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008658:	2b02      	cmp	r3, #2
 800865a:	d002      	beq.n	8008662 <USBD_StdEPReq+0xfe>
 800865c:	2b03      	cmp	r3, #3
 800865e:	d015      	beq.n	800868c <USBD_StdEPReq+0x128>
 8008660:	e026      	b.n	80086b0 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008662:	7bbb      	ldrb	r3, [r7, #14]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d00c      	beq.n	8008682 <USBD_StdEPReq+0x11e>
 8008668:	7bbb      	ldrb	r3, [r7, #14]
 800866a:	2b80      	cmp	r3, #128	@ 0x80
 800866c:	d009      	beq.n	8008682 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800866e:	7bbb      	ldrb	r3, [r7, #14]
 8008670:	4619      	mov	r1, r3
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f001 f892 	bl	800979c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008678:	2180      	movs	r1, #128	@ 0x80
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f001 f88e 	bl	800979c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008680:	e01c      	b.n	80086bc <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8008682:	6839      	ldr	r1, [r7, #0]
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f000 fbe1 	bl	8008e4c <USBD_CtlError>
              break;
 800868a:	e017      	b.n	80086bc <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	885b      	ldrh	r3, [r3, #2]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d112      	bne.n	80086ba <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008694:	7bbb      	ldrb	r3, [r7, #14]
 8008696:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800869a:	2b00      	cmp	r3, #0
 800869c:	d004      	beq.n	80086a8 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800869e:	7bbb      	ldrb	r3, [r7, #14]
 80086a0:	4619      	mov	r1, r3
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f001 f899 	bl	80097da <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f000 fc97 	bl	8008fdc <USBD_CtlSendStatus>
              }
              break;
 80086ae:	e004      	b.n	80086ba <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80086b0:	6839      	ldr	r1, [r7, #0]
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f000 fbca 	bl	8008e4c <USBD_CtlError>
              break;
 80086b8:	e000      	b.n	80086bc <USBD_StdEPReq+0x158>
              break;
 80086ba:	bf00      	nop
          }
          break;
 80086bc:	e0aa      	b.n	8008814 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086c4:	2b02      	cmp	r3, #2
 80086c6:	d002      	beq.n	80086ce <USBD_StdEPReq+0x16a>
 80086c8:	2b03      	cmp	r3, #3
 80086ca:	d032      	beq.n	8008732 <USBD_StdEPReq+0x1ce>
 80086cc:	e097      	b.n	80087fe <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80086ce:	7bbb      	ldrb	r3, [r7, #14]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d007      	beq.n	80086e4 <USBD_StdEPReq+0x180>
 80086d4:	7bbb      	ldrb	r3, [r7, #14]
 80086d6:	2b80      	cmp	r3, #128	@ 0x80
 80086d8:	d004      	beq.n	80086e4 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 80086da:	6839      	ldr	r1, [r7, #0]
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f000 fbb5 	bl	8008e4c <USBD_CtlError>
                break;
 80086e2:	e091      	b.n	8008808 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80086e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	da0b      	bge.n	8008704 <USBD_StdEPReq+0x1a0>
 80086ec:	7bbb      	ldrb	r3, [r7, #14]
 80086ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80086f2:	4613      	mov	r3, r2
 80086f4:	009b      	lsls	r3, r3, #2
 80086f6:	4413      	add	r3, r2
 80086f8:	009b      	lsls	r3, r3, #2
 80086fa:	3310      	adds	r3, #16
 80086fc:	687a      	ldr	r2, [r7, #4]
 80086fe:	4413      	add	r3, r2
 8008700:	3304      	adds	r3, #4
 8008702:	e00b      	b.n	800871c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008704:	7bbb      	ldrb	r3, [r7, #14]
 8008706:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800870a:	4613      	mov	r3, r2
 800870c:	009b      	lsls	r3, r3, #2
 800870e:	4413      	add	r3, r2
 8008710:	009b      	lsls	r3, r3, #2
 8008712:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008716:	687a      	ldr	r2, [r7, #4]
 8008718:	4413      	add	r3, r2
 800871a:	3304      	adds	r3, #4
 800871c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	2200      	movs	r2, #0
 8008722:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	2202      	movs	r2, #2
 8008728:	4619      	mov	r1, r3
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f000 fbf8 	bl	8008f20 <USBD_CtlSendData>
              break;
 8008730:	e06a      	b.n	8008808 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008732:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008736:	2b00      	cmp	r3, #0
 8008738:	da11      	bge.n	800875e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800873a:	7bbb      	ldrb	r3, [r7, #14]
 800873c:	f003 020f 	and.w	r2, r3, #15
 8008740:	6879      	ldr	r1, [r7, #4]
 8008742:	4613      	mov	r3, r2
 8008744:	009b      	lsls	r3, r3, #2
 8008746:	4413      	add	r3, r2
 8008748:	009b      	lsls	r3, r3, #2
 800874a:	440b      	add	r3, r1
 800874c:	3318      	adds	r3, #24
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d117      	bne.n	8008784 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008754:	6839      	ldr	r1, [r7, #0]
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f000 fb78 	bl	8008e4c <USBD_CtlError>
                  break;
 800875c:	e054      	b.n	8008808 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800875e:	7bbb      	ldrb	r3, [r7, #14]
 8008760:	f003 020f 	and.w	r2, r3, #15
 8008764:	6879      	ldr	r1, [r7, #4]
 8008766:	4613      	mov	r3, r2
 8008768:	009b      	lsls	r3, r3, #2
 800876a:	4413      	add	r3, r2
 800876c:	009b      	lsls	r3, r3, #2
 800876e:	440b      	add	r3, r1
 8008770:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d104      	bne.n	8008784 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800877a:	6839      	ldr	r1, [r7, #0]
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f000 fb65 	bl	8008e4c <USBD_CtlError>
                  break;
 8008782:	e041      	b.n	8008808 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008784:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008788:	2b00      	cmp	r3, #0
 800878a:	da0b      	bge.n	80087a4 <USBD_StdEPReq+0x240>
 800878c:	7bbb      	ldrb	r3, [r7, #14]
 800878e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008792:	4613      	mov	r3, r2
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	4413      	add	r3, r2
 8008798:	009b      	lsls	r3, r3, #2
 800879a:	3310      	adds	r3, #16
 800879c:	687a      	ldr	r2, [r7, #4]
 800879e:	4413      	add	r3, r2
 80087a0:	3304      	adds	r3, #4
 80087a2:	e00b      	b.n	80087bc <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80087a4:	7bbb      	ldrb	r3, [r7, #14]
 80087a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80087aa:	4613      	mov	r3, r2
 80087ac:	009b      	lsls	r3, r3, #2
 80087ae:	4413      	add	r3, r2
 80087b0:	009b      	lsls	r3, r3, #2
 80087b2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80087b6:	687a      	ldr	r2, [r7, #4]
 80087b8:	4413      	add	r3, r2
 80087ba:	3304      	adds	r3, #4
 80087bc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80087be:	7bbb      	ldrb	r3, [r7, #14]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d002      	beq.n	80087ca <USBD_StdEPReq+0x266>
 80087c4:	7bbb      	ldrb	r3, [r7, #14]
 80087c6:	2b80      	cmp	r3, #128	@ 0x80
 80087c8:	d103      	bne.n	80087d2 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	2200      	movs	r2, #0
 80087ce:	601a      	str	r2, [r3, #0]
 80087d0:	e00e      	b.n	80087f0 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80087d2:	7bbb      	ldrb	r3, [r7, #14]
 80087d4:	4619      	mov	r1, r3
 80087d6:	6878      	ldr	r0, [r7, #4]
 80087d8:	f001 f81e 	bl	8009818 <USBD_LL_IsStallEP>
 80087dc:	4603      	mov	r3, r0
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d003      	beq.n	80087ea <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	2201      	movs	r2, #1
 80087e6:	601a      	str	r2, [r3, #0]
 80087e8:	e002      	b.n	80087f0 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	2200      	movs	r2, #0
 80087ee:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	2202      	movs	r2, #2
 80087f4:	4619      	mov	r1, r3
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f000 fb92 	bl	8008f20 <USBD_CtlSendData>
              break;
 80087fc:	e004      	b.n	8008808 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 80087fe:	6839      	ldr	r1, [r7, #0]
 8008800:	6878      	ldr	r0, [r7, #4]
 8008802:	f000 fb23 	bl	8008e4c <USBD_CtlError>
              break;
 8008806:	bf00      	nop
          }
          break;
 8008808:	e004      	b.n	8008814 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800880a:	6839      	ldr	r1, [r7, #0]
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f000 fb1d 	bl	8008e4c <USBD_CtlError>
          break;
 8008812:	bf00      	nop
      }
      break;
 8008814:	e004      	b.n	8008820 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8008816:	6839      	ldr	r1, [r7, #0]
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f000 fb17 	bl	8008e4c <USBD_CtlError>
      break;
 800881e:	bf00      	nop
  }

  return ret;
 8008820:	7bfb      	ldrb	r3, [r7, #15]
}
 8008822:	4618      	mov	r0, r3
 8008824:	3710      	adds	r7, #16
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}
	...

0800882c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b084      	sub	sp, #16
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
 8008834:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008836:	2300      	movs	r3, #0
 8008838:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800883a:	2300      	movs	r3, #0
 800883c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800883e:	2300      	movs	r3, #0
 8008840:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	885b      	ldrh	r3, [r3, #2]
 8008846:	0a1b      	lsrs	r3, r3, #8
 8008848:	b29b      	uxth	r3, r3
 800884a:	3b01      	subs	r3, #1
 800884c:	2b06      	cmp	r3, #6
 800884e:	f200 8128 	bhi.w	8008aa2 <USBD_GetDescriptor+0x276>
 8008852:	a201      	add	r2, pc, #4	@ (adr r2, 8008858 <USBD_GetDescriptor+0x2c>)
 8008854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008858:	08008875 	.word	0x08008875
 800885c:	0800888d 	.word	0x0800888d
 8008860:	080088cd 	.word	0x080088cd
 8008864:	08008aa3 	.word	0x08008aa3
 8008868:	08008aa3 	.word	0x08008aa3
 800886c:	08008a43 	.word	0x08008a43
 8008870:	08008a6f 	.word	0x08008a6f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	687a      	ldr	r2, [r7, #4]
 800887e:	7c12      	ldrb	r2, [r2, #16]
 8008880:	f107 0108 	add.w	r1, r7, #8
 8008884:	4610      	mov	r0, r2
 8008886:	4798      	blx	r3
 8008888:	60f8      	str	r0, [r7, #12]
      break;
 800888a:	e112      	b.n	8008ab2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	7c1b      	ldrb	r3, [r3, #16]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d10d      	bne.n	80088b0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800889a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800889c:	f107 0208 	add.w	r2, r7, #8
 80088a0:	4610      	mov	r0, r2
 80088a2:	4798      	blx	r3
 80088a4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	3301      	adds	r3, #1
 80088aa:	2202      	movs	r2, #2
 80088ac:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80088ae:	e100      	b.n	8008ab2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80088b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088b8:	f107 0208 	add.w	r2, r7, #8
 80088bc:	4610      	mov	r0, r2
 80088be:	4798      	blx	r3
 80088c0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	3301      	adds	r3, #1
 80088c6:	2202      	movs	r2, #2
 80088c8:	701a      	strb	r2, [r3, #0]
      break;
 80088ca:	e0f2      	b.n	8008ab2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	885b      	ldrh	r3, [r3, #2]
 80088d0:	b2db      	uxtb	r3, r3
 80088d2:	2b05      	cmp	r3, #5
 80088d4:	f200 80ac 	bhi.w	8008a30 <USBD_GetDescriptor+0x204>
 80088d8:	a201      	add	r2, pc, #4	@ (adr r2, 80088e0 <USBD_GetDescriptor+0xb4>)
 80088da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088de:	bf00      	nop
 80088e0:	080088f9 	.word	0x080088f9
 80088e4:	0800892d 	.word	0x0800892d
 80088e8:	08008961 	.word	0x08008961
 80088ec:	08008995 	.word	0x08008995
 80088f0:	080089c9 	.word	0x080089c9
 80088f4:	080089fd 	.word	0x080089fd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d00b      	beq.n	800891c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800890a:	685b      	ldr	r3, [r3, #4]
 800890c:	687a      	ldr	r2, [r7, #4]
 800890e:	7c12      	ldrb	r2, [r2, #16]
 8008910:	f107 0108 	add.w	r1, r7, #8
 8008914:	4610      	mov	r0, r2
 8008916:	4798      	blx	r3
 8008918:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800891a:	e091      	b.n	8008a40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800891c:	6839      	ldr	r1, [r7, #0]
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f000 fa94 	bl	8008e4c <USBD_CtlError>
            err++;
 8008924:	7afb      	ldrb	r3, [r7, #11]
 8008926:	3301      	adds	r3, #1
 8008928:	72fb      	strb	r3, [r7, #11]
          break;
 800892a:	e089      	b.n	8008a40 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008932:	689b      	ldr	r3, [r3, #8]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d00b      	beq.n	8008950 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800893e:	689b      	ldr	r3, [r3, #8]
 8008940:	687a      	ldr	r2, [r7, #4]
 8008942:	7c12      	ldrb	r2, [r2, #16]
 8008944:	f107 0108 	add.w	r1, r7, #8
 8008948:	4610      	mov	r0, r2
 800894a:	4798      	blx	r3
 800894c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800894e:	e077      	b.n	8008a40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008950:	6839      	ldr	r1, [r7, #0]
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f000 fa7a 	bl	8008e4c <USBD_CtlError>
            err++;
 8008958:	7afb      	ldrb	r3, [r7, #11]
 800895a:	3301      	adds	r3, #1
 800895c:	72fb      	strb	r3, [r7, #11]
          break;
 800895e:	e06f      	b.n	8008a40 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008966:	68db      	ldr	r3, [r3, #12]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d00b      	beq.n	8008984 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008972:	68db      	ldr	r3, [r3, #12]
 8008974:	687a      	ldr	r2, [r7, #4]
 8008976:	7c12      	ldrb	r2, [r2, #16]
 8008978:	f107 0108 	add.w	r1, r7, #8
 800897c:	4610      	mov	r0, r2
 800897e:	4798      	blx	r3
 8008980:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008982:	e05d      	b.n	8008a40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008984:	6839      	ldr	r1, [r7, #0]
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f000 fa60 	bl	8008e4c <USBD_CtlError>
            err++;
 800898c:	7afb      	ldrb	r3, [r7, #11]
 800898e:	3301      	adds	r3, #1
 8008990:	72fb      	strb	r3, [r7, #11]
          break;
 8008992:	e055      	b.n	8008a40 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800899a:	691b      	ldr	r3, [r3, #16]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d00b      	beq.n	80089b8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80089a6:	691b      	ldr	r3, [r3, #16]
 80089a8:	687a      	ldr	r2, [r7, #4]
 80089aa:	7c12      	ldrb	r2, [r2, #16]
 80089ac:	f107 0108 	add.w	r1, r7, #8
 80089b0:	4610      	mov	r0, r2
 80089b2:	4798      	blx	r3
 80089b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089b6:	e043      	b.n	8008a40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089b8:	6839      	ldr	r1, [r7, #0]
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f000 fa46 	bl	8008e4c <USBD_CtlError>
            err++;
 80089c0:	7afb      	ldrb	r3, [r7, #11]
 80089c2:	3301      	adds	r3, #1
 80089c4:	72fb      	strb	r3, [r7, #11]
          break;
 80089c6:	e03b      	b.n	8008a40 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80089ce:	695b      	ldr	r3, [r3, #20]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d00b      	beq.n	80089ec <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80089da:	695b      	ldr	r3, [r3, #20]
 80089dc:	687a      	ldr	r2, [r7, #4]
 80089de:	7c12      	ldrb	r2, [r2, #16]
 80089e0:	f107 0108 	add.w	r1, r7, #8
 80089e4:	4610      	mov	r0, r2
 80089e6:	4798      	blx	r3
 80089e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089ea:	e029      	b.n	8008a40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089ec:	6839      	ldr	r1, [r7, #0]
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f000 fa2c 	bl	8008e4c <USBD_CtlError>
            err++;
 80089f4:	7afb      	ldrb	r3, [r7, #11]
 80089f6:	3301      	adds	r3, #1
 80089f8:	72fb      	strb	r3, [r7, #11]
          break;
 80089fa:	e021      	b.n	8008a40 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008a02:	699b      	ldr	r3, [r3, #24]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d00b      	beq.n	8008a20 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008a0e:	699b      	ldr	r3, [r3, #24]
 8008a10:	687a      	ldr	r2, [r7, #4]
 8008a12:	7c12      	ldrb	r2, [r2, #16]
 8008a14:	f107 0108 	add.w	r1, r7, #8
 8008a18:	4610      	mov	r0, r2
 8008a1a:	4798      	blx	r3
 8008a1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a1e:	e00f      	b.n	8008a40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a20:	6839      	ldr	r1, [r7, #0]
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f000 fa12 	bl	8008e4c <USBD_CtlError>
            err++;
 8008a28:	7afb      	ldrb	r3, [r7, #11]
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	72fb      	strb	r3, [r7, #11]
          break;
 8008a2e:	e007      	b.n	8008a40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008a30:	6839      	ldr	r1, [r7, #0]
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f000 fa0a 	bl	8008e4c <USBD_CtlError>
          err++;
 8008a38:	7afb      	ldrb	r3, [r7, #11]
 8008a3a:	3301      	adds	r3, #1
 8008a3c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008a3e:	e038      	b.n	8008ab2 <USBD_GetDescriptor+0x286>
 8008a40:	e037      	b.n	8008ab2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	7c1b      	ldrb	r3, [r3, #16]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d109      	bne.n	8008a5e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a52:	f107 0208 	add.w	r2, r7, #8
 8008a56:	4610      	mov	r0, r2
 8008a58:	4798      	blx	r3
 8008a5a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008a5c:	e029      	b.n	8008ab2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008a5e:	6839      	ldr	r1, [r7, #0]
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f000 f9f3 	bl	8008e4c <USBD_CtlError>
        err++;
 8008a66:	7afb      	ldrb	r3, [r7, #11]
 8008a68:	3301      	adds	r3, #1
 8008a6a:	72fb      	strb	r3, [r7, #11]
      break;
 8008a6c:	e021      	b.n	8008ab2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	7c1b      	ldrb	r3, [r3, #16]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d10d      	bne.n	8008a92 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a7e:	f107 0208 	add.w	r2, r7, #8
 8008a82:	4610      	mov	r0, r2
 8008a84:	4798      	blx	r3
 8008a86:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	3301      	adds	r3, #1
 8008a8c:	2207      	movs	r2, #7
 8008a8e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008a90:	e00f      	b.n	8008ab2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008a92:	6839      	ldr	r1, [r7, #0]
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f000 f9d9 	bl	8008e4c <USBD_CtlError>
        err++;
 8008a9a:	7afb      	ldrb	r3, [r7, #11]
 8008a9c:	3301      	adds	r3, #1
 8008a9e:	72fb      	strb	r3, [r7, #11]
      break;
 8008aa0:	e007      	b.n	8008ab2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008aa2:	6839      	ldr	r1, [r7, #0]
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f000 f9d1 	bl	8008e4c <USBD_CtlError>
      err++;
 8008aaa:	7afb      	ldrb	r3, [r7, #11]
 8008aac:	3301      	adds	r3, #1
 8008aae:	72fb      	strb	r3, [r7, #11]
      break;
 8008ab0:	bf00      	nop
  }

  if (err != 0U)
 8008ab2:	7afb      	ldrb	r3, [r7, #11]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d11c      	bne.n	8008af2 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008ab8:	893b      	ldrh	r3, [r7, #8]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d011      	beq.n	8008ae2 <USBD_GetDescriptor+0x2b6>
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	88db      	ldrh	r3, [r3, #6]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d00d      	beq.n	8008ae2 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	88da      	ldrh	r2, [r3, #6]
 8008aca:	893b      	ldrh	r3, [r7, #8]
 8008acc:	4293      	cmp	r3, r2
 8008ace:	bf28      	it	cs
 8008ad0:	4613      	movcs	r3, r2
 8008ad2:	b29b      	uxth	r3, r3
 8008ad4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008ad6:	893b      	ldrh	r3, [r7, #8]
 8008ad8:	461a      	mov	r2, r3
 8008ada:	68f9      	ldr	r1, [r7, #12]
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f000 fa1f 	bl	8008f20 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	88db      	ldrh	r3, [r3, #6]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d104      	bne.n	8008af4 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f000 fa76 	bl	8008fdc <USBD_CtlSendStatus>
 8008af0:	e000      	b.n	8008af4 <USBD_GetDescriptor+0x2c8>
    return;
 8008af2:	bf00      	nop
    }
  }
}
 8008af4:	3710      	adds	r7, #16
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}
 8008afa:	bf00      	nop

08008afc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b084      	sub	sp, #16
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
 8008b04:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	889b      	ldrh	r3, [r3, #4]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d130      	bne.n	8008b70 <USBD_SetAddress+0x74>
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	88db      	ldrh	r3, [r3, #6]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d12c      	bne.n	8008b70 <USBD_SetAddress+0x74>
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	885b      	ldrh	r3, [r3, #2]
 8008b1a:	2b7f      	cmp	r3, #127	@ 0x7f
 8008b1c:	d828      	bhi.n	8008b70 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	885b      	ldrh	r3, [r3, #2]
 8008b22:	b2db      	uxtb	r3, r3
 8008b24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b28:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b30:	2b03      	cmp	r3, #3
 8008b32:	d104      	bne.n	8008b3e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008b34:	6839      	ldr	r1, [r7, #0]
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f000 f988 	bl	8008e4c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b3c:	e01d      	b.n	8008b7a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	7bfa      	ldrb	r2, [r7, #15]
 8008b42:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008b46:	7bfb      	ldrb	r3, [r7, #15]
 8008b48:	4619      	mov	r1, r3
 8008b4a:	6878      	ldr	r0, [r7, #4]
 8008b4c:	f000 fe8f 	bl	800986e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f000 fa43 	bl	8008fdc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008b56:	7bfb      	ldrb	r3, [r7, #15]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d004      	beq.n	8008b66 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2202      	movs	r2, #2
 8008b60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b64:	e009      	b.n	8008b7a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2201      	movs	r2, #1
 8008b6a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b6e:	e004      	b.n	8008b7a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008b70:	6839      	ldr	r1, [r7, #0]
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f000 f96a 	bl	8008e4c <USBD_CtlError>
  }
}
 8008b78:	bf00      	nop
 8008b7a:	bf00      	nop
 8008b7c:	3710      	adds	r7, #16
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}
	...

08008b84 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b082      	sub	sp, #8
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
 8008b8c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008b8e:	683b      	ldr	r3, [r7, #0]
 8008b90:	885b      	ldrh	r3, [r3, #2]
 8008b92:	b2da      	uxtb	r2, r3
 8008b94:	4b41      	ldr	r3, [pc, #260]	@ (8008c9c <USBD_SetConfig+0x118>)
 8008b96:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008b98:	4b40      	ldr	r3, [pc, #256]	@ (8008c9c <USBD_SetConfig+0x118>)
 8008b9a:	781b      	ldrb	r3, [r3, #0]
 8008b9c:	2b01      	cmp	r3, #1
 8008b9e:	d904      	bls.n	8008baa <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008ba0:	6839      	ldr	r1, [r7, #0]
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f000 f952 	bl	8008e4c <USBD_CtlError>
 8008ba8:	e075      	b.n	8008c96 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bb0:	2b02      	cmp	r3, #2
 8008bb2:	d002      	beq.n	8008bba <USBD_SetConfig+0x36>
 8008bb4:	2b03      	cmp	r3, #3
 8008bb6:	d023      	beq.n	8008c00 <USBD_SetConfig+0x7c>
 8008bb8:	e062      	b.n	8008c80 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008bba:	4b38      	ldr	r3, [pc, #224]	@ (8008c9c <USBD_SetConfig+0x118>)
 8008bbc:	781b      	ldrb	r3, [r3, #0]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d01a      	beq.n	8008bf8 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008bc2:	4b36      	ldr	r3, [pc, #216]	@ (8008c9c <USBD_SetConfig+0x118>)
 8008bc4:	781b      	ldrb	r3, [r3, #0]
 8008bc6:	461a      	mov	r2, r3
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2203      	movs	r2, #3
 8008bd0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008bd4:	4b31      	ldr	r3, [pc, #196]	@ (8008c9c <USBD_SetConfig+0x118>)
 8008bd6:	781b      	ldrb	r3, [r3, #0]
 8008bd8:	4619      	mov	r1, r3
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f7ff f9ae 	bl	8007f3c <USBD_SetClassConfig>
 8008be0:	4603      	mov	r3, r0
 8008be2:	2b02      	cmp	r3, #2
 8008be4:	d104      	bne.n	8008bf0 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008be6:	6839      	ldr	r1, [r7, #0]
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 f92f 	bl	8008e4c <USBD_CtlError>
            return;
 8008bee:	e052      	b.n	8008c96 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	f000 f9f3 	bl	8008fdc <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008bf6:	e04e      	b.n	8008c96 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f000 f9ef 	bl	8008fdc <USBD_CtlSendStatus>
        break;
 8008bfe:	e04a      	b.n	8008c96 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008c00:	4b26      	ldr	r3, [pc, #152]	@ (8008c9c <USBD_SetConfig+0x118>)
 8008c02:	781b      	ldrb	r3, [r3, #0]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d112      	bne.n	8008c2e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2202      	movs	r2, #2
 8008c0c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8008c10:	4b22      	ldr	r3, [pc, #136]	@ (8008c9c <USBD_SetConfig+0x118>)
 8008c12:	781b      	ldrb	r3, [r3, #0]
 8008c14:	461a      	mov	r2, r3
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008c1a:	4b20      	ldr	r3, [pc, #128]	@ (8008c9c <USBD_SetConfig+0x118>)
 8008c1c:	781b      	ldrb	r3, [r3, #0]
 8008c1e:	4619      	mov	r1, r3
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f7ff f9aa 	bl	8007f7a <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f000 f9d8 	bl	8008fdc <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008c2c:	e033      	b.n	8008c96 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008c2e:	4b1b      	ldr	r3, [pc, #108]	@ (8008c9c <USBD_SetConfig+0x118>)
 8008c30:	781b      	ldrb	r3, [r3, #0]
 8008c32:	461a      	mov	r2, r3
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	685b      	ldr	r3, [r3, #4]
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	d01d      	beq.n	8008c78 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	685b      	ldr	r3, [r3, #4]
 8008c40:	b2db      	uxtb	r3, r3
 8008c42:	4619      	mov	r1, r3
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f7ff f998 	bl	8007f7a <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008c4a:	4b14      	ldr	r3, [pc, #80]	@ (8008c9c <USBD_SetConfig+0x118>)
 8008c4c:	781b      	ldrb	r3, [r3, #0]
 8008c4e:	461a      	mov	r2, r3
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008c54:	4b11      	ldr	r3, [pc, #68]	@ (8008c9c <USBD_SetConfig+0x118>)
 8008c56:	781b      	ldrb	r3, [r3, #0]
 8008c58:	4619      	mov	r1, r3
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f7ff f96e 	bl	8007f3c <USBD_SetClassConfig>
 8008c60:	4603      	mov	r3, r0
 8008c62:	2b02      	cmp	r3, #2
 8008c64:	d104      	bne.n	8008c70 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008c66:	6839      	ldr	r1, [r7, #0]
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	f000 f8ef 	bl	8008e4c <USBD_CtlError>
            return;
 8008c6e:	e012      	b.n	8008c96 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 f9b3 	bl	8008fdc <USBD_CtlSendStatus>
        break;
 8008c76:	e00e      	b.n	8008c96 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	f000 f9af 	bl	8008fdc <USBD_CtlSendStatus>
        break;
 8008c7e:	e00a      	b.n	8008c96 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008c80:	6839      	ldr	r1, [r7, #0]
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f000 f8e2 	bl	8008e4c <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008c88:	4b04      	ldr	r3, [pc, #16]	@ (8008c9c <USBD_SetConfig+0x118>)
 8008c8a:	781b      	ldrb	r3, [r3, #0]
 8008c8c:	4619      	mov	r1, r3
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f7ff f973 	bl	8007f7a <USBD_ClrClassConfig>
        break;
 8008c94:	bf00      	nop
    }
  }
}
 8008c96:	3708      	adds	r7, #8
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}
 8008c9c:	20000404 	.word	0x20000404

08008ca0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b082      	sub	sp, #8
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
 8008ca8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	88db      	ldrh	r3, [r3, #6]
 8008cae:	2b01      	cmp	r3, #1
 8008cb0:	d004      	beq.n	8008cbc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008cb2:	6839      	ldr	r1, [r7, #0]
 8008cb4:	6878      	ldr	r0, [r7, #4]
 8008cb6:	f000 f8c9 	bl	8008e4c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008cba:	e022      	b.n	8008d02 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cc2:	2b02      	cmp	r3, #2
 8008cc4:	dc02      	bgt.n	8008ccc <USBD_GetConfig+0x2c>
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	dc03      	bgt.n	8008cd2 <USBD_GetConfig+0x32>
 8008cca:	e015      	b.n	8008cf8 <USBD_GetConfig+0x58>
 8008ccc:	2b03      	cmp	r3, #3
 8008cce:	d00b      	beq.n	8008ce8 <USBD_GetConfig+0x48>
 8008cd0:	e012      	b.n	8008cf8 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	3308      	adds	r3, #8
 8008cdc:	2201      	movs	r2, #1
 8008cde:	4619      	mov	r1, r3
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	f000 f91d 	bl	8008f20 <USBD_CtlSendData>
        break;
 8008ce6:	e00c      	b.n	8008d02 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	3304      	adds	r3, #4
 8008cec:	2201      	movs	r2, #1
 8008cee:	4619      	mov	r1, r3
 8008cf0:	6878      	ldr	r0, [r7, #4]
 8008cf2:	f000 f915 	bl	8008f20 <USBD_CtlSendData>
        break;
 8008cf6:	e004      	b.n	8008d02 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008cf8:	6839      	ldr	r1, [r7, #0]
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f000 f8a6 	bl	8008e4c <USBD_CtlError>
        break;
 8008d00:	bf00      	nop
}
 8008d02:	bf00      	nop
 8008d04:	3708      	adds	r7, #8
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}

08008d0a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d0a:	b580      	push	{r7, lr}
 8008d0c:	b082      	sub	sp, #8
 8008d0e:	af00      	add	r7, sp, #0
 8008d10:	6078      	str	r0, [r7, #4]
 8008d12:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d1a:	3b01      	subs	r3, #1
 8008d1c:	2b02      	cmp	r3, #2
 8008d1e:	d81e      	bhi.n	8008d5e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	88db      	ldrh	r3, [r3, #6]
 8008d24:	2b02      	cmp	r3, #2
 8008d26:	d004      	beq.n	8008d32 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008d28:	6839      	ldr	r1, [r7, #0]
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f000 f88e 	bl	8008e4c <USBD_CtlError>
        break;
 8008d30:	e01a      	b.n	8008d68 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2201      	movs	r2, #1
 8008d36:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d005      	beq.n	8008d4e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	68db      	ldr	r3, [r3, #12]
 8008d46:	f043 0202 	orr.w	r2, r3, #2
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	330c      	adds	r3, #12
 8008d52:	2202      	movs	r2, #2
 8008d54:	4619      	mov	r1, r3
 8008d56:	6878      	ldr	r0, [r7, #4]
 8008d58:	f000 f8e2 	bl	8008f20 <USBD_CtlSendData>
      break;
 8008d5c:	e004      	b.n	8008d68 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008d5e:	6839      	ldr	r1, [r7, #0]
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f000 f873 	bl	8008e4c <USBD_CtlError>
      break;
 8008d66:	bf00      	nop
  }
}
 8008d68:	bf00      	nop
 8008d6a:	3708      	adds	r7, #8
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}

08008d70 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b082      	sub	sp, #8
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
 8008d78:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	885b      	ldrh	r3, [r3, #2]
 8008d7e:	2b01      	cmp	r3, #1
 8008d80:	d106      	bne.n	8008d90 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2201      	movs	r2, #1
 8008d86:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f000 f926 	bl	8008fdc <USBD_CtlSendStatus>
  }
}
 8008d90:	bf00      	nop
 8008d92:	3708      	adds	r7, #8
 8008d94:	46bd      	mov	sp, r7
 8008d96:	bd80      	pop	{r7, pc}

08008d98 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b082      	sub	sp, #8
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
 8008da0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008da8:	3b01      	subs	r3, #1
 8008daa:	2b02      	cmp	r3, #2
 8008dac:	d80b      	bhi.n	8008dc6 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	885b      	ldrh	r3, [r3, #2]
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	d10c      	bne.n	8008dd0 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2200      	movs	r2, #0
 8008dba:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f000 f90c 	bl	8008fdc <USBD_CtlSendStatus>
      }
      break;
 8008dc4:	e004      	b.n	8008dd0 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008dc6:	6839      	ldr	r1, [r7, #0]
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f000 f83f 	bl	8008e4c <USBD_CtlError>
      break;
 8008dce:	e000      	b.n	8008dd2 <USBD_ClrFeature+0x3a>
      break;
 8008dd0:	bf00      	nop
  }
}
 8008dd2:	bf00      	nop
 8008dd4:	3708      	adds	r7, #8
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}

08008dda <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008dda:	b480      	push	{r7}
 8008ddc:	b083      	sub	sp, #12
 8008dde:	af00      	add	r7, sp, #0
 8008de0:	6078      	str	r0, [r7, #4]
 8008de2:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	781a      	ldrb	r2, [r3, #0]
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	785a      	ldrb	r2, [r3, #1]
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	3302      	adds	r3, #2
 8008df8:	781b      	ldrb	r3, [r3, #0]
 8008dfa:	461a      	mov	r2, r3
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	3303      	adds	r3, #3
 8008e00:	781b      	ldrb	r3, [r3, #0]
 8008e02:	021b      	lsls	r3, r3, #8
 8008e04:	b29b      	uxth	r3, r3
 8008e06:	4413      	add	r3, r2
 8008e08:	b29a      	uxth	r2, r3
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	3304      	adds	r3, #4
 8008e12:	781b      	ldrb	r3, [r3, #0]
 8008e14:	461a      	mov	r2, r3
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	3305      	adds	r3, #5
 8008e1a:	781b      	ldrb	r3, [r3, #0]
 8008e1c:	021b      	lsls	r3, r3, #8
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	4413      	add	r3, r2
 8008e22:	b29a      	uxth	r2, r3
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	3306      	adds	r3, #6
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	461a      	mov	r2, r3
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	3307      	adds	r3, #7
 8008e34:	781b      	ldrb	r3, [r3, #0]
 8008e36:	021b      	lsls	r3, r3, #8
 8008e38:	b29b      	uxth	r3, r3
 8008e3a:	4413      	add	r3, r2
 8008e3c:	b29a      	uxth	r2, r3
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	80da      	strh	r2, [r3, #6]

}
 8008e42:	bf00      	nop
 8008e44:	370c      	adds	r7, #12
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bc80      	pop	{r7}
 8008e4a:	4770      	bx	lr

08008e4c <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b082      	sub	sp, #8
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008e56:	2180      	movs	r1, #128	@ 0x80
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f000 fc9f 	bl	800979c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008e5e:	2100      	movs	r1, #0
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f000 fc9b 	bl	800979c <USBD_LL_StallEP>
}
 8008e66:	bf00      	nop
 8008e68:	3708      	adds	r7, #8
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}

08008e6e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008e6e:	b580      	push	{r7, lr}
 8008e70:	b086      	sub	sp, #24
 8008e72:	af00      	add	r7, sp, #0
 8008e74:	60f8      	str	r0, [r7, #12]
 8008e76:	60b9      	str	r1, [r7, #8]
 8008e78:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d032      	beq.n	8008eea <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008e84:	68f8      	ldr	r0, [r7, #12]
 8008e86:	f000 f834 	bl	8008ef2 <USBD_GetLen>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	3301      	adds	r3, #1
 8008e8e:	b29b      	uxth	r3, r3
 8008e90:	005b      	lsls	r3, r3, #1
 8008e92:	b29a      	uxth	r2, r3
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008e98:	7dfb      	ldrb	r3, [r7, #23]
 8008e9a:	1c5a      	adds	r2, r3, #1
 8008e9c:	75fa      	strb	r2, [r7, #23]
 8008e9e:	461a      	mov	r2, r3
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	4413      	add	r3, r2
 8008ea4:	687a      	ldr	r2, [r7, #4]
 8008ea6:	7812      	ldrb	r2, [r2, #0]
 8008ea8:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008eaa:	7dfb      	ldrb	r3, [r7, #23]
 8008eac:	1c5a      	adds	r2, r3, #1
 8008eae:	75fa      	strb	r2, [r7, #23]
 8008eb0:	461a      	mov	r2, r3
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	4413      	add	r3, r2
 8008eb6:	2203      	movs	r2, #3
 8008eb8:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008eba:	e012      	b.n	8008ee2 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	1c5a      	adds	r2, r3, #1
 8008ec0:	60fa      	str	r2, [r7, #12]
 8008ec2:	7dfa      	ldrb	r2, [r7, #23]
 8008ec4:	1c51      	adds	r1, r2, #1
 8008ec6:	75f9      	strb	r1, [r7, #23]
 8008ec8:	4611      	mov	r1, r2
 8008eca:	68ba      	ldr	r2, [r7, #8]
 8008ecc:	440a      	add	r2, r1
 8008ece:	781b      	ldrb	r3, [r3, #0]
 8008ed0:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008ed2:	7dfb      	ldrb	r3, [r7, #23]
 8008ed4:	1c5a      	adds	r2, r3, #1
 8008ed6:	75fa      	strb	r2, [r7, #23]
 8008ed8:	461a      	mov	r2, r3
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	4413      	add	r3, r2
 8008ede:	2200      	movs	r2, #0
 8008ee0:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	781b      	ldrb	r3, [r3, #0]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d1e8      	bne.n	8008ebc <USBD_GetString+0x4e>
    }
  }
}
 8008eea:	bf00      	nop
 8008eec:	3718      	adds	r7, #24
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}

08008ef2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008ef2:	b480      	push	{r7}
 8008ef4:	b085      	sub	sp, #20
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008efa:	2300      	movs	r3, #0
 8008efc:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008efe:	e005      	b.n	8008f0c <USBD_GetLen+0x1a>
  {
    len++;
 8008f00:	7bfb      	ldrb	r3, [r7, #15]
 8008f02:	3301      	adds	r3, #1
 8008f04:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	3301      	adds	r3, #1
 8008f0a:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	781b      	ldrb	r3, [r3, #0]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d1f5      	bne.n	8008f00 <USBD_GetLen+0xe>
  }

  return len;
 8008f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3714      	adds	r7, #20
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bc80      	pop	{r7}
 8008f1e:	4770      	bx	lr

08008f20 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b084      	sub	sp, #16
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	60f8      	str	r0, [r7, #12]
 8008f28:	60b9      	str	r1, [r7, #8]
 8008f2a:	4613      	mov	r3, r2
 8008f2c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2202      	movs	r2, #2
 8008f32:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008f36:	88fa      	ldrh	r2, [r7, #6]
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008f3c:	88fa      	ldrh	r2, [r7, #6]
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008f42:	88fb      	ldrh	r3, [r7, #6]
 8008f44:	68ba      	ldr	r2, [r7, #8]
 8008f46:	2100      	movs	r1, #0
 8008f48:	68f8      	ldr	r0, [r7, #12]
 8008f4a:	f000 fcaf 	bl	80098ac <USBD_LL_Transmit>

  return USBD_OK;
 8008f4e:	2300      	movs	r3, #0
}
 8008f50:	4618      	mov	r0, r3
 8008f52:	3710      	adds	r7, #16
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bd80      	pop	{r7, pc}

08008f58 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b084      	sub	sp, #16
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	60f8      	str	r0, [r7, #12]
 8008f60:	60b9      	str	r1, [r7, #8]
 8008f62:	4613      	mov	r3, r2
 8008f64:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008f66:	88fb      	ldrh	r3, [r7, #6]
 8008f68:	68ba      	ldr	r2, [r7, #8]
 8008f6a:	2100      	movs	r1, #0
 8008f6c:	68f8      	ldr	r0, [r7, #12]
 8008f6e:	f000 fc9d 	bl	80098ac <USBD_LL_Transmit>

  return USBD_OK;
 8008f72:	2300      	movs	r3, #0
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3710      	adds	r7, #16
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b084      	sub	sp, #16
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	60f8      	str	r0, [r7, #12]
 8008f84:	60b9      	str	r1, [r7, #8]
 8008f86:	4613      	mov	r3, r2
 8008f88:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2203      	movs	r2, #3
 8008f8e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008f92:	88fa      	ldrh	r2, [r7, #6]
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 8008f9a:	88fa      	ldrh	r2, [r7, #6]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008fa2:	88fb      	ldrh	r3, [r7, #6]
 8008fa4:	68ba      	ldr	r2, [r7, #8]
 8008fa6:	2100      	movs	r1, #0
 8008fa8:	68f8      	ldr	r0, [r7, #12]
 8008faa:	f000 fca2 	bl	80098f2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008fae:	2300      	movs	r3, #0
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	3710      	adds	r7, #16
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bd80      	pop	{r7, pc}

08008fb8 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b084      	sub	sp, #16
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	60f8      	str	r0, [r7, #12]
 8008fc0:	60b9      	str	r1, [r7, #8]
 8008fc2:	4613      	mov	r3, r2
 8008fc4:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008fc6:	88fb      	ldrh	r3, [r7, #6]
 8008fc8:	68ba      	ldr	r2, [r7, #8]
 8008fca:	2100      	movs	r1, #0
 8008fcc:	68f8      	ldr	r0, [r7, #12]
 8008fce:	f000 fc90 	bl	80098f2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008fd2:	2300      	movs	r3, #0
}
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	3710      	adds	r7, #16
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	bd80      	pop	{r7, pc}

08008fdc <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b082      	sub	sp, #8
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2204      	movs	r2, #4
 8008fe8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008fec:	2300      	movs	r3, #0
 8008fee:	2200      	movs	r2, #0
 8008ff0:	2100      	movs	r1, #0
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f000 fc5a 	bl	80098ac <USBD_LL_Transmit>

  return USBD_OK;
 8008ff8:	2300      	movs	r3, #0
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3708      	adds	r7, #8
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}

08009002 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009002:	b580      	push	{r7, lr}
 8009004:	b082      	sub	sp, #8
 8009006:	af00      	add	r7, sp, #0
 8009008:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2205      	movs	r2, #5
 800900e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009012:	2300      	movs	r3, #0
 8009014:	2200      	movs	r2, #0
 8009016:	2100      	movs	r1, #0
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f000 fc6a 	bl	80098f2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800901e:	2300      	movs	r3, #0
}
 8009020:	4618      	mov	r0, r3
 8009022:	3708      	adds	r7, #8
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}

08009028 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800902c:	2200      	movs	r2, #0
 800902e:	4912      	ldr	r1, [pc, #72]	@ (8009078 <MX_USB_DEVICE_Init+0x50>)
 8009030:	4812      	ldr	r0, [pc, #72]	@ (800907c <MX_USB_DEVICE_Init+0x54>)
 8009032:	f7fe ff29 	bl	8007e88 <USBD_Init>
 8009036:	4603      	mov	r3, r0
 8009038:	2b00      	cmp	r3, #0
 800903a:	d001      	beq.n	8009040 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800903c:	f7f8 f83e 	bl	80010bc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009040:	490f      	ldr	r1, [pc, #60]	@ (8009080 <MX_USB_DEVICE_Init+0x58>)
 8009042:	480e      	ldr	r0, [pc, #56]	@ (800907c <MX_USB_DEVICE_Init+0x54>)
 8009044:	f7fe ff4b 	bl	8007ede <USBD_RegisterClass>
 8009048:	4603      	mov	r3, r0
 800904a:	2b00      	cmp	r3, #0
 800904c:	d001      	beq.n	8009052 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800904e:	f7f8 f835 	bl	80010bc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009052:	490c      	ldr	r1, [pc, #48]	@ (8009084 <MX_USB_DEVICE_Init+0x5c>)
 8009054:	4809      	ldr	r0, [pc, #36]	@ (800907c <MX_USB_DEVICE_Init+0x54>)
 8009056:	f7fe feab 	bl	8007db0 <USBD_CDC_RegisterInterface>
 800905a:	4603      	mov	r3, r0
 800905c:	2b00      	cmp	r3, #0
 800905e:	d001      	beq.n	8009064 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009060:	f7f8 f82c 	bl	80010bc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009064:	4805      	ldr	r0, [pc, #20]	@ (800907c <MX_USB_DEVICE_Init+0x54>)
 8009066:	f7fe ff53 	bl	8007f10 <USBD_Start>
 800906a:	4603      	mov	r3, r0
 800906c:	2b00      	cmp	r3, #0
 800906e:	d001      	beq.n	8009074 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009070:	f7f8 f824 	bl	80010bc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009074:	bf00      	nop
 8009076:	bd80      	pop	{r7, pc}
 8009078:	20000134 	.word	0x20000134
 800907c:	20000408 	.word	0x20000408
 8009080:	20000020 	.word	0x20000020
 8009084:	20000124 	.word	0x20000124

08009088 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009088:	b580      	push	{r7, lr}
 800908a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800908c:	2200      	movs	r2, #0
 800908e:	4905      	ldr	r1, [pc, #20]	@ (80090a4 <CDC_Init_FS+0x1c>)
 8009090:	4805      	ldr	r0, [pc, #20]	@ (80090a8 <CDC_Init_FS+0x20>)
 8009092:	f7fe fea3 	bl	8007ddc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009096:	4905      	ldr	r1, [pc, #20]	@ (80090ac <CDC_Init_FS+0x24>)
 8009098:	4803      	ldr	r0, [pc, #12]	@ (80090a8 <CDC_Init_FS+0x20>)
 800909a:	f7fe feb8 	bl	8007e0e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800909e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	bd80      	pop	{r7, pc}
 80090a4:	20000acc 	.word	0x20000acc
 80090a8:	20000408 	.word	0x20000408
 80090ac:	200006cc 	.word	0x200006cc

080090b0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80090b0:	b480      	push	{r7}
 80090b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80090b4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bc80      	pop	{r7}
 80090bc:	4770      	bx	lr
	...

080090c0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	4603      	mov	r3, r0
 80090c8:	6039      	str	r1, [r7, #0]
 80090ca:	71fb      	strb	r3, [r7, #7]
 80090cc:	4613      	mov	r3, r2
 80090ce:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80090d0:	79fb      	ldrb	r3, [r7, #7]
 80090d2:	2b23      	cmp	r3, #35	@ 0x23
 80090d4:	d84a      	bhi.n	800916c <CDC_Control_FS+0xac>
 80090d6:	a201      	add	r2, pc, #4	@ (adr r2, 80090dc <CDC_Control_FS+0x1c>)
 80090d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090dc:	0800916d 	.word	0x0800916d
 80090e0:	0800916d 	.word	0x0800916d
 80090e4:	0800916d 	.word	0x0800916d
 80090e8:	0800916d 	.word	0x0800916d
 80090ec:	0800916d 	.word	0x0800916d
 80090f0:	0800916d 	.word	0x0800916d
 80090f4:	0800916d 	.word	0x0800916d
 80090f8:	0800916d 	.word	0x0800916d
 80090fc:	0800916d 	.word	0x0800916d
 8009100:	0800916d 	.word	0x0800916d
 8009104:	0800916d 	.word	0x0800916d
 8009108:	0800916d 	.word	0x0800916d
 800910c:	0800916d 	.word	0x0800916d
 8009110:	0800916d 	.word	0x0800916d
 8009114:	0800916d 	.word	0x0800916d
 8009118:	0800916d 	.word	0x0800916d
 800911c:	0800916d 	.word	0x0800916d
 8009120:	0800916d 	.word	0x0800916d
 8009124:	0800916d 	.word	0x0800916d
 8009128:	0800916d 	.word	0x0800916d
 800912c:	0800916d 	.word	0x0800916d
 8009130:	0800916d 	.word	0x0800916d
 8009134:	0800916d 	.word	0x0800916d
 8009138:	0800916d 	.word	0x0800916d
 800913c:	0800916d 	.word	0x0800916d
 8009140:	0800916d 	.word	0x0800916d
 8009144:	0800916d 	.word	0x0800916d
 8009148:	0800916d 	.word	0x0800916d
 800914c:	0800916d 	.word	0x0800916d
 8009150:	0800916d 	.word	0x0800916d
 8009154:	0800916d 	.word	0x0800916d
 8009158:	0800916d 	.word	0x0800916d
 800915c:	0800916d 	.word	0x0800916d
 8009160:	0800916d 	.word	0x0800916d
 8009164:	0800916d 	.word	0x0800916d
 8009168:	0800916d 	.word	0x0800916d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800916c:	bf00      	nop
  }

  return (USBD_OK);
 800916e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009170:	4618      	mov	r0, r3
 8009172:	370c      	adds	r7, #12
 8009174:	46bd      	mov	sp, r7
 8009176:	bc80      	pop	{r7}
 8009178:	4770      	bx	lr
 800917a:	bf00      	nop

0800917c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b082      	sub	sp, #8
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
 8009184:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009186:	6879      	ldr	r1, [r7, #4]
 8009188:	4805      	ldr	r0, [pc, #20]	@ (80091a0 <CDC_Receive_FS+0x24>)
 800918a:	f7fe fe40 	bl	8007e0e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800918e:	4804      	ldr	r0, [pc, #16]	@ (80091a0 <CDC_Receive_FS+0x24>)
 8009190:	f7fe fe50 	bl	8007e34 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009194:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009196:	4618      	mov	r0, r3
 8009198:	3708      	adds	r7, #8
 800919a:	46bd      	mov	sp, r7
 800919c:	bd80      	pop	{r7, pc}
 800919e:	bf00      	nop
 80091a0:	20000408 	.word	0x20000408

080091a4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091a4:	b480      	push	{r7}
 80091a6:	b083      	sub	sp, #12
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	4603      	mov	r3, r0
 80091ac:	6039      	str	r1, [r7, #0]
 80091ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	2212      	movs	r2, #18
 80091b4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80091b6:	4b03      	ldr	r3, [pc, #12]	@ (80091c4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80091b8:	4618      	mov	r0, r3
 80091ba:	370c      	adds	r7, #12
 80091bc:	46bd      	mov	sp, r7
 80091be:	bc80      	pop	{r7}
 80091c0:	4770      	bx	lr
 80091c2:	bf00      	nop
 80091c4:	20000150 	.word	0x20000150

080091c8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b083      	sub	sp, #12
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	4603      	mov	r3, r0
 80091d0:	6039      	str	r1, [r7, #0]
 80091d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	2204      	movs	r2, #4
 80091d8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80091da:	4b03      	ldr	r3, [pc, #12]	@ (80091e8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80091dc:	4618      	mov	r0, r3
 80091de:	370c      	adds	r7, #12
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bc80      	pop	{r7}
 80091e4:	4770      	bx	lr
 80091e6:	bf00      	nop
 80091e8:	20000164 	.word	0x20000164

080091ec <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b082      	sub	sp, #8
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	4603      	mov	r3, r0
 80091f4:	6039      	str	r1, [r7, #0]
 80091f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80091f8:	79fb      	ldrb	r3, [r7, #7]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d105      	bne.n	800920a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80091fe:	683a      	ldr	r2, [r7, #0]
 8009200:	4907      	ldr	r1, [pc, #28]	@ (8009220 <USBD_FS_ProductStrDescriptor+0x34>)
 8009202:	4808      	ldr	r0, [pc, #32]	@ (8009224 <USBD_FS_ProductStrDescriptor+0x38>)
 8009204:	f7ff fe33 	bl	8008e6e <USBD_GetString>
 8009208:	e004      	b.n	8009214 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800920a:	683a      	ldr	r2, [r7, #0]
 800920c:	4904      	ldr	r1, [pc, #16]	@ (8009220 <USBD_FS_ProductStrDescriptor+0x34>)
 800920e:	4805      	ldr	r0, [pc, #20]	@ (8009224 <USBD_FS_ProductStrDescriptor+0x38>)
 8009210:	f7ff fe2d 	bl	8008e6e <USBD_GetString>
  }
  return USBD_StrDesc;
 8009214:	4b02      	ldr	r3, [pc, #8]	@ (8009220 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009216:	4618      	mov	r0, r3
 8009218:	3708      	adds	r7, #8
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}
 800921e:	bf00      	nop
 8009220:	20000ecc 	.word	0x20000ecc
 8009224:	08009c64 	.word	0x08009c64

08009228 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b082      	sub	sp, #8
 800922c:	af00      	add	r7, sp, #0
 800922e:	4603      	mov	r3, r0
 8009230:	6039      	str	r1, [r7, #0]
 8009232:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009234:	683a      	ldr	r2, [r7, #0]
 8009236:	4904      	ldr	r1, [pc, #16]	@ (8009248 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009238:	4804      	ldr	r0, [pc, #16]	@ (800924c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800923a:	f7ff fe18 	bl	8008e6e <USBD_GetString>
  return USBD_StrDesc;
 800923e:	4b02      	ldr	r3, [pc, #8]	@ (8009248 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009240:	4618      	mov	r0, r3
 8009242:	3708      	adds	r7, #8
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}
 8009248:	20000ecc 	.word	0x20000ecc
 800924c:	08009c7c 	.word	0x08009c7c

08009250 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b082      	sub	sp, #8
 8009254:	af00      	add	r7, sp, #0
 8009256:	4603      	mov	r3, r0
 8009258:	6039      	str	r1, [r7, #0]
 800925a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	221a      	movs	r2, #26
 8009260:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009262:	f000 f843 	bl	80092ec <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009266:	4b02      	ldr	r3, [pc, #8]	@ (8009270 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009268:	4618      	mov	r0, r3
 800926a:	3708      	adds	r7, #8
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}
 8009270:	20000168 	.word	0x20000168

08009274 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b082      	sub	sp, #8
 8009278:	af00      	add	r7, sp, #0
 800927a:	4603      	mov	r3, r0
 800927c:	6039      	str	r1, [r7, #0]
 800927e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009280:	79fb      	ldrb	r3, [r7, #7]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d105      	bne.n	8009292 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009286:	683a      	ldr	r2, [r7, #0]
 8009288:	4907      	ldr	r1, [pc, #28]	@ (80092a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800928a:	4808      	ldr	r0, [pc, #32]	@ (80092ac <USBD_FS_ConfigStrDescriptor+0x38>)
 800928c:	f7ff fdef 	bl	8008e6e <USBD_GetString>
 8009290:	e004      	b.n	800929c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009292:	683a      	ldr	r2, [r7, #0]
 8009294:	4904      	ldr	r1, [pc, #16]	@ (80092a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009296:	4805      	ldr	r0, [pc, #20]	@ (80092ac <USBD_FS_ConfigStrDescriptor+0x38>)
 8009298:	f7ff fde9 	bl	8008e6e <USBD_GetString>
  }
  return USBD_StrDesc;
 800929c:	4b02      	ldr	r3, [pc, #8]	@ (80092a8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800929e:	4618      	mov	r0, r3
 80092a0:	3708      	adds	r7, #8
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}
 80092a6:	bf00      	nop
 80092a8:	20000ecc 	.word	0x20000ecc
 80092ac:	08009c90 	.word	0x08009c90

080092b0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b082      	sub	sp, #8
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	4603      	mov	r3, r0
 80092b8:	6039      	str	r1, [r7, #0]
 80092ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80092bc:	79fb      	ldrb	r3, [r7, #7]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d105      	bne.n	80092ce <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80092c2:	683a      	ldr	r2, [r7, #0]
 80092c4:	4907      	ldr	r1, [pc, #28]	@ (80092e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80092c6:	4808      	ldr	r0, [pc, #32]	@ (80092e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80092c8:	f7ff fdd1 	bl	8008e6e <USBD_GetString>
 80092cc:	e004      	b.n	80092d8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80092ce:	683a      	ldr	r2, [r7, #0]
 80092d0:	4904      	ldr	r1, [pc, #16]	@ (80092e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80092d2:	4805      	ldr	r0, [pc, #20]	@ (80092e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80092d4:	f7ff fdcb 	bl	8008e6e <USBD_GetString>
  }
  return USBD_StrDesc;
 80092d8:	4b02      	ldr	r3, [pc, #8]	@ (80092e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80092da:	4618      	mov	r0, r3
 80092dc:	3708      	adds	r7, #8
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}
 80092e2:	bf00      	nop
 80092e4:	20000ecc 	.word	0x20000ecc
 80092e8:	08009c9c 	.word	0x08009c9c

080092ec <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b084      	sub	sp, #16
 80092f0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 += deviceserial2;
 80092f2:	68fa      	ldr	r2, [r7, #12]
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	4413      	add	r3, r2
 80092f8:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d009      	beq.n	8009314 <Get_SerialNum+0x28>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009300:	2208      	movs	r2, #8
 8009302:	4906      	ldr	r1, [pc, #24]	@ (800931c <Get_SerialNum+0x30>)
 8009304:	68f8      	ldr	r0, [r7, #12]
 8009306:	f000 f80d 	bl	8009324 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800930a:	2204      	movs	r2, #4
 800930c:	4904      	ldr	r1, [pc, #16]	@ (8009320 <Get_SerialNum+0x34>)
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f000 f808 	bl	8009324 <IntToUnicode>
  }
}
 8009314:	bf00      	nop
 8009316:	3710      	adds	r7, #16
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}
 800931c:	2000016a 	.word	0x2000016a
 8009320:	2000017a 	.word	0x2000017a

08009324 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009324:	b480      	push	{r7}
 8009326:	b087      	sub	sp, #28
 8009328:	af00      	add	r7, sp, #0
 800932a:	60f8      	str	r0, [r7, #12]
 800932c:	60b9      	str	r1, [r7, #8]
 800932e:	4613      	mov	r3, r2
 8009330:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009332:	2300      	movs	r3, #0
 8009334:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009336:	2300      	movs	r3, #0
 8009338:	75fb      	strb	r3, [r7, #23]
 800933a:	e027      	b.n	800938c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	0f1b      	lsrs	r3, r3, #28
 8009340:	2b09      	cmp	r3, #9
 8009342:	d80b      	bhi.n	800935c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	0f1b      	lsrs	r3, r3, #28
 8009348:	b2da      	uxtb	r2, r3
 800934a:	7dfb      	ldrb	r3, [r7, #23]
 800934c:	005b      	lsls	r3, r3, #1
 800934e:	4619      	mov	r1, r3
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	440b      	add	r3, r1
 8009354:	3230      	adds	r2, #48	@ 0x30
 8009356:	b2d2      	uxtb	r2, r2
 8009358:	701a      	strb	r2, [r3, #0]
 800935a:	e00a      	b.n	8009372 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	0f1b      	lsrs	r3, r3, #28
 8009360:	b2da      	uxtb	r2, r3
 8009362:	7dfb      	ldrb	r3, [r7, #23]
 8009364:	005b      	lsls	r3, r3, #1
 8009366:	4619      	mov	r1, r3
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	440b      	add	r3, r1
 800936c:	3237      	adds	r2, #55	@ 0x37
 800936e:	b2d2      	uxtb	r2, r2
 8009370:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	011b      	lsls	r3, r3, #4
 8009376:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009378:	7dfb      	ldrb	r3, [r7, #23]
 800937a:	005b      	lsls	r3, r3, #1
 800937c:	3301      	adds	r3, #1
 800937e:	68ba      	ldr	r2, [r7, #8]
 8009380:	4413      	add	r3, r2
 8009382:	2200      	movs	r2, #0
 8009384:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009386:	7dfb      	ldrb	r3, [r7, #23]
 8009388:	3301      	adds	r3, #1
 800938a:	75fb      	strb	r3, [r7, #23]
 800938c:	7dfa      	ldrb	r2, [r7, #23]
 800938e:	79fb      	ldrb	r3, [r7, #7]
 8009390:	429a      	cmp	r2, r3
 8009392:	d3d3      	bcc.n	800933c <IntToUnicode+0x18>
  }
}
 8009394:	bf00      	nop
 8009396:	bf00      	nop
 8009398:	371c      	adds	r7, #28
 800939a:	46bd      	mov	sp, r7
 800939c:	bc80      	pop	{r7}
 800939e:	4770      	bx	lr

080093a0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b08a      	sub	sp, #40	@ 0x28
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80093a8:	f107 0314 	add.w	r3, r7, #20
 80093ac:	2200      	movs	r2, #0
 80093ae:	601a      	str	r2, [r3, #0]
 80093b0:	605a      	str	r2, [r3, #4]
 80093b2:	609a      	str	r2, [r3, #8]
 80093b4:	60da      	str	r2, [r3, #12]
 80093b6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80093c0:	d147      	bne.n	8009452 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80093c2:	2300      	movs	r3, #0
 80093c4:	613b      	str	r3, [r7, #16]
 80093c6:	4b25      	ldr	r3, [pc, #148]	@ (800945c <HAL_PCD_MspInit+0xbc>)
 80093c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093ca:	4a24      	ldr	r2, [pc, #144]	@ (800945c <HAL_PCD_MspInit+0xbc>)
 80093cc:	f043 0301 	orr.w	r3, r3, #1
 80093d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80093d2:	4b22      	ldr	r3, [pc, #136]	@ (800945c <HAL_PCD_MspInit+0xbc>)
 80093d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093d6:	f003 0301 	and.w	r3, r3, #1
 80093da:	613b      	str	r3, [r7, #16]
 80093dc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80093de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80093e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80093e4:	2300      	movs	r3, #0
 80093e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093e8:	2300      	movs	r3, #0
 80093ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80093ec:	f107 0314 	add.w	r3, r7, #20
 80093f0:	4619      	mov	r1, r3
 80093f2:	481b      	ldr	r0, [pc, #108]	@ (8009460 <HAL_PCD_MspInit+0xc0>)
 80093f4:	f7f9 fab2 	bl	800295c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80093f8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80093fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80093fe:	2302      	movs	r3, #2
 8009400:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009402:	2300      	movs	r3, #0
 8009404:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009406:	2303      	movs	r3, #3
 8009408:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800940a:	230a      	movs	r3, #10
 800940c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800940e:	f107 0314 	add.w	r3, r7, #20
 8009412:	4619      	mov	r1, r3
 8009414:	4812      	ldr	r0, [pc, #72]	@ (8009460 <HAL_PCD_MspInit+0xc0>)
 8009416:	f7f9 faa1 	bl	800295c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800941a:	4b10      	ldr	r3, [pc, #64]	@ (800945c <HAL_PCD_MspInit+0xbc>)
 800941c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800941e:	4a0f      	ldr	r2, [pc, #60]	@ (800945c <HAL_PCD_MspInit+0xbc>)
 8009420:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009424:	6353      	str	r3, [r2, #52]	@ 0x34
 8009426:	2300      	movs	r3, #0
 8009428:	60fb      	str	r3, [r7, #12]
 800942a:	4b0c      	ldr	r3, [pc, #48]	@ (800945c <HAL_PCD_MspInit+0xbc>)
 800942c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800942e:	4a0b      	ldr	r2, [pc, #44]	@ (800945c <HAL_PCD_MspInit+0xbc>)
 8009430:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009434:	6453      	str	r3, [r2, #68]	@ 0x44
 8009436:	4b09      	ldr	r3, [pc, #36]	@ (800945c <HAL_PCD_MspInit+0xbc>)
 8009438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800943a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800943e:	60fb      	str	r3, [r7, #12]
 8009440:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009442:	2200      	movs	r2, #0
 8009444:	2100      	movs	r1, #0
 8009446:	2043      	movs	r0, #67	@ 0x43
 8009448:	f7f9 fa51 	bl	80028ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800944c:	2043      	movs	r0, #67	@ 0x43
 800944e:	f7f9 fa6a 	bl	8002926 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009452:	bf00      	nop
 8009454:	3728      	adds	r7, #40	@ 0x28
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}
 800945a:	bf00      	nop
 800945c:	40023800 	.word	0x40023800
 8009460:	40020000 	.word	0x40020000

08009464 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b082      	sub	sp, #8
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	f8d3 24d8 	ldr.w	r2, [r3, #1240]	@ 0x4d8
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009478:	4619      	mov	r1, r3
 800947a:	4610      	mov	r0, r2
 800947c:	f7fe fd90 	bl	8007fa0 <USBD_LL_SetupStage>
}
 8009480:	bf00      	nop
 8009482:	3708      	adds	r7, #8
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}

08009488 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b082      	sub	sp, #8
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
 8009490:	460b      	mov	r3, r1
 8009492:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 800949a:	78fa      	ldrb	r2, [r7, #3]
 800949c:	6879      	ldr	r1, [r7, #4]
 800949e:	4613      	mov	r3, r2
 80094a0:	00db      	lsls	r3, r3, #3
 80094a2:	4413      	add	r3, r2
 80094a4:	009b      	lsls	r3, r3, #2
 80094a6:	440b      	add	r3, r1
 80094a8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80094ac:	681a      	ldr	r2, [r3, #0]
 80094ae:	78fb      	ldrb	r3, [r7, #3]
 80094b0:	4619      	mov	r1, r3
 80094b2:	f7fe fdc2 	bl	800803a <USBD_LL_DataOutStage>
}
 80094b6:	bf00      	nop
 80094b8:	3708      	adds	r7, #8
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bd80      	pop	{r7, pc}

080094be <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094be:	b580      	push	{r7, lr}
 80094c0:	b082      	sub	sp, #8
 80094c2:	af00      	add	r7, sp, #0
 80094c4:	6078      	str	r0, [r7, #4]
 80094c6:	460b      	mov	r3, r1
 80094c8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 80094d0:	78fa      	ldrb	r2, [r7, #3]
 80094d2:	6879      	ldr	r1, [r7, #4]
 80094d4:	4613      	mov	r3, r2
 80094d6:	00db      	lsls	r3, r3, #3
 80094d8:	4413      	add	r3, r2
 80094da:	009b      	lsls	r3, r3, #2
 80094dc:	440b      	add	r3, r1
 80094de:	3320      	adds	r3, #32
 80094e0:	681a      	ldr	r2, [r3, #0]
 80094e2:	78fb      	ldrb	r3, [r7, #3]
 80094e4:	4619      	mov	r1, r3
 80094e6:	f7fe fe19 	bl	800811c <USBD_LL_DataInStage>
}
 80094ea:	bf00      	nop
 80094ec:	3708      	adds	r7, #8
 80094ee:	46bd      	mov	sp, r7
 80094f0:	bd80      	pop	{r7, pc}

080094f2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094f2:	b580      	push	{r7, lr}
 80094f4:	b082      	sub	sp, #8
 80094f6:	af00      	add	r7, sp, #0
 80094f8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009500:	4618      	mov	r0, r3
 8009502:	f7fe ff29 	bl	8008358 <USBD_LL_SOF>
}
 8009506:	bf00      	nop
 8009508:	3708      	adds	r7, #8
 800950a:	46bd      	mov	sp, r7
 800950c:	bd80      	pop	{r7, pc}

0800950e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800950e:	b580      	push	{r7, lr}
 8009510:	b084      	sub	sp, #16
 8009512:	af00      	add	r7, sp, #0
 8009514:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009516:	2301      	movs	r3, #1
 8009518:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	79db      	ldrb	r3, [r3, #7]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d102      	bne.n	8009528 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009522:	2300      	movs	r3, #0
 8009524:	73fb      	strb	r3, [r7, #15]
 8009526:	e008      	b.n	800953a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	79db      	ldrb	r3, [r3, #7]
 800952c:	2b02      	cmp	r3, #2
 800952e:	d102      	bne.n	8009536 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009530:	2301      	movs	r3, #1
 8009532:	73fb      	strb	r3, [r7, #15]
 8009534:	e001      	b.n	800953a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009536:	f7f7 fdc1 	bl	80010bc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009540:	7bfa      	ldrb	r2, [r7, #15]
 8009542:	4611      	mov	r1, r2
 8009544:	4618      	mov	r0, r3
 8009546:	f7fe fecf 	bl	80082e8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009550:	4618      	mov	r0, r3
 8009552:	f7fe fe88 	bl	8008266 <USBD_LL_Reset>
}
 8009556:	bf00      	nop
 8009558:	3710      	adds	r7, #16
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}
	...

08009560 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b082      	sub	sp, #8
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800956e:	4618      	mov	r0, r3
 8009570:	f7fe fec9 	bl	8008306 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	687a      	ldr	r2, [r7, #4]
 8009580:	6812      	ldr	r2, [r2, #0]
 8009582:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009586:	f043 0301 	orr.w	r3, r3, #1
 800958a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	7adb      	ldrb	r3, [r3, #11]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d005      	beq.n	80095a0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009594:	4b04      	ldr	r3, [pc, #16]	@ (80095a8 <HAL_PCD_SuspendCallback+0x48>)
 8009596:	691b      	ldr	r3, [r3, #16]
 8009598:	4a03      	ldr	r2, [pc, #12]	@ (80095a8 <HAL_PCD_SuspendCallback+0x48>)
 800959a:	f043 0306 	orr.w	r3, r3, #6
 800959e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80095a0:	bf00      	nop
 80095a2:	3708      	adds	r7, #8
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bd80      	pop	{r7, pc}
 80095a8:	e000ed00 	.word	0xe000ed00

080095ac <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b082      	sub	sp, #8
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 80095ba:	4618      	mov	r0, r3
 80095bc:	f7fe feb7 	bl	800832e <USBD_LL_Resume>
}
 80095c0:	bf00      	nop
 80095c2:	3708      	adds	r7, #8
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}

080095c8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b082      	sub	sp, #8
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
 80095d0:	460b      	mov	r3, r1
 80095d2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 80095da:	78fa      	ldrb	r2, [r7, #3]
 80095dc:	4611      	mov	r1, r2
 80095de:	4618      	mov	r0, r3
 80095e0:	f7fe fee0 	bl	80083a4 <USBD_LL_IsoOUTIncomplete>
}
 80095e4:	bf00      	nop
 80095e6:	3708      	adds	r7, #8
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd80      	pop	{r7, pc}

080095ec <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b082      	sub	sp, #8
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
 80095f4:	460b      	mov	r3, r1
 80095f6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 80095fe:	78fa      	ldrb	r2, [r7, #3]
 8009600:	4611      	mov	r1, r2
 8009602:	4618      	mov	r0, r3
 8009604:	f7fe fec2 	bl	800838c <USBD_LL_IsoINIncomplete>
}
 8009608:	bf00      	nop
 800960a:	3708      	adds	r7, #8
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}

08009610 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b082      	sub	sp, #8
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800961e:	4618      	mov	r0, r3
 8009620:	f7fe fecc 	bl	80083bc <USBD_LL_DevConnected>
}
 8009624:	bf00      	nop
 8009626:	3708      	adds	r7, #8
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}

0800962c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b082      	sub	sp, #8
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800963a:	4618      	mov	r0, r3
 800963c:	f7fe fec8 	bl	80083d0 <USBD_LL_DevDisconnected>
}
 8009640:	bf00      	nop
 8009642:	3708      	adds	r7, #8
 8009644:	46bd      	mov	sp, r7
 8009646:	bd80      	pop	{r7, pc}

08009648 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b082      	sub	sp, #8
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	781b      	ldrb	r3, [r3, #0]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d139      	bne.n	80096cc <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009658:	4a1f      	ldr	r2, [pc, #124]	@ (80096d8 <USBD_LL_Init+0x90>)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	f8c2 34d8 	str.w	r3, [r2, #1240]	@ 0x4d8
  pdev->pData = &hpcd_USB_OTG_FS;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	4a1d      	ldr	r2, [pc, #116]	@ (80096d8 <USBD_LL_Init+0x90>)
 8009664:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009668:	4b1b      	ldr	r3, [pc, #108]	@ (80096d8 <USBD_LL_Init+0x90>)
 800966a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800966e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009670:	4b19      	ldr	r3, [pc, #100]	@ (80096d8 <USBD_LL_Init+0x90>)
 8009672:	2204      	movs	r2, #4
 8009674:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009676:	4b18      	ldr	r3, [pc, #96]	@ (80096d8 <USBD_LL_Init+0x90>)
 8009678:	2202      	movs	r2, #2
 800967a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800967c:	4b16      	ldr	r3, [pc, #88]	@ (80096d8 <USBD_LL_Init+0x90>)
 800967e:	2200      	movs	r2, #0
 8009680:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009682:	4b15      	ldr	r3, [pc, #84]	@ (80096d8 <USBD_LL_Init+0x90>)
 8009684:	2202      	movs	r2, #2
 8009686:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009688:	4b13      	ldr	r3, [pc, #76]	@ (80096d8 <USBD_LL_Init+0x90>)
 800968a:	2200      	movs	r2, #0
 800968c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800968e:	4b12      	ldr	r3, [pc, #72]	@ (80096d8 <USBD_LL_Init+0x90>)
 8009690:	2200      	movs	r2, #0
 8009692:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8009694:	4b10      	ldr	r3, [pc, #64]	@ (80096d8 <USBD_LL_Init+0x90>)
 8009696:	2201      	movs	r2, #1
 8009698:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800969a:	4b0f      	ldr	r3, [pc, #60]	@ (80096d8 <USBD_LL_Init+0x90>)
 800969c:	2200      	movs	r2, #0
 800969e:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80096a0:	480d      	ldr	r0, [pc, #52]	@ (80096d8 <USBD_LL_Init+0x90>)
 80096a2:	f7f9 fb2a 	bl	8002cfa <HAL_PCD_Init>
 80096a6:	4603      	mov	r3, r0
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d001      	beq.n	80096b0 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 80096ac:	f7f7 fd06 	bl	80010bc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80096b0:	2180      	movs	r1, #128	@ 0x80
 80096b2:	4809      	ldr	r0, [pc, #36]	@ (80096d8 <USBD_LL_Init+0x90>)
 80096b4:	f7fa fd32 	bl	800411c <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80096b8:	2240      	movs	r2, #64	@ 0x40
 80096ba:	2100      	movs	r1, #0
 80096bc:	4806      	ldr	r0, [pc, #24]	@ (80096d8 <USBD_LL_Init+0x90>)
 80096be:	f7fa fce7 	bl	8004090 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80096c2:	2280      	movs	r2, #128	@ 0x80
 80096c4:	2101      	movs	r1, #1
 80096c6:	4804      	ldr	r0, [pc, #16]	@ (80096d8 <USBD_LL_Init+0x90>)
 80096c8:	f7fa fce2 	bl	8004090 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80096cc:	2300      	movs	r3, #0
}
 80096ce:	4618      	mov	r0, r3
 80096d0:	3708      	adds	r7, #8
 80096d2:	46bd      	mov	sp, r7
 80096d4:	bd80      	pop	{r7, pc}
 80096d6:	bf00      	nop
 80096d8:	200010cc 	.word	0x200010cc

080096dc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b084      	sub	sp, #16
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096e4:	2300      	movs	r3, #0
 80096e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096e8:	2300      	movs	r3, #0
 80096ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80096f2:	4618      	mov	r0, r3
 80096f4:	f7f9 fc10 	bl	8002f18 <HAL_PCD_Start>
 80096f8:	4603      	mov	r3, r0
 80096fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096fc:	7bfb      	ldrb	r3, [r7, #15]
 80096fe:	4618      	mov	r0, r3
 8009700:	f000 f92e 	bl	8009960 <USBD_Get_USB_Status>
 8009704:	4603      	mov	r3, r0
 8009706:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009708:	7bbb      	ldrb	r3, [r7, #14]
}
 800970a:	4618      	mov	r0, r3
 800970c:	3710      	adds	r7, #16
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}

08009712 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009712:	b580      	push	{r7, lr}
 8009714:	b084      	sub	sp, #16
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
 800971a:	4608      	mov	r0, r1
 800971c:	4611      	mov	r1, r2
 800971e:	461a      	mov	r2, r3
 8009720:	4603      	mov	r3, r0
 8009722:	70fb      	strb	r3, [r7, #3]
 8009724:	460b      	mov	r3, r1
 8009726:	70bb      	strb	r3, [r7, #2]
 8009728:	4613      	mov	r3, r2
 800972a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800972c:	2300      	movs	r3, #0
 800972e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009730:	2300      	movs	r3, #0
 8009732:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800973a:	78bb      	ldrb	r3, [r7, #2]
 800973c:	883a      	ldrh	r2, [r7, #0]
 800973e:	78f9      	ldrb	r1, [r7, #3]
 8009740:	f7fa f8c3 	bl	80038ca <HAL_PCD_EP_Open>
 8009744:	4603      	mov	r3, r0
 8009746:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009748:	7bfb      	ldrb	r3, [r7, #15]
 800974a:	4618      	mov	r0, r3
 800974c:	f000 f908 	bl	8009960 <USBD_Get_USB_Status>
 8009750:	4603      	mov	r3, r0
 8009752:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009754:	7bbb      	ldrb	r3, [r7, #14]
}
 8009756:	4618      	mov	r0, r3
 8009758:	3710      	adds	r7, #16
 800975a:	46bd      	mov	sp, r7
 800975c:	bd80      	pop	{r7, pc}

0800975e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800975e:	b580      	push	{r7, lr}
 8009760:	b084      	sub	sp, #16
 8009762:	af00      	add	r7, sp, #0
 8009764:	6078      	str	r0, [r7, #4]
 8009766:	460b      	mov	r3, r1
 8009768:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800976a:	2300      	movs	r3, #0
 800976c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800976e:	2300      	movs	r3, #0
 8009770:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009778:	78fa      	ldrb	r2, [r7, #3]
 800977a:	4611      	mov	r1, r2
 800977c:	4618      	mov	r0, r3
 800977e:	f7fa f90c 	bl	800399a <HAL_PCD_EP_Close>
 8009782:	4603      	mov	r3, r0
 8009784:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009786:	7bfb      	ldrb	r3, [r7, #15]
 8009788:	4618      	mov	r0, r3
 800978a:	f000 f8e9 	bl	8009960 <USBD_Get_USB_Status>
 800978e:	4603      	mov	r3, r0
 8009790:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009792:	7bbb      	ldrb	r3, [r7, #14]
}
 8009794:	4618      	mov	r0, r3
 8009796:	3710      	adds	r7, #16
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}

0800979c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b084      	sub	sp, #16
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
 80097a4:	460b      	mov	r3, r1
 80097a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097a8:	2300      	movs	r3, #0
 80097aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097ac:	2300      	movs	r3, #0
 80097ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80097b6:	78fa      	ldrb	r2, [r7, #3]
 80097b8:	4611      	mov	r1, r2
 80097ba:	4618      	mov	r0, r3
 80097bc:	f7fa f9c3 	bl	8003b46 <HAL_PCD_EP_SetStall>
 80097c0:	4603      	mov	r3, r0
 80097c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097c4:	7bfb      	ldrb	r3, [r7, #15]
 80097c6:	4618      	mov	r0, r3
 80097c8:	f000 f8ca 	bl	8009960 <USBD_Get_USB_Status>
 80097cc:	4603      	mov	r3, r0
 80097ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097d0:	7bbb      	ldrb	r3, [r7, #14]
}
 80097d2:	4618      	mov	r0, r3
 80097d4:	3710      	adds	r7, #16
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}

080097da <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097da:	b580      	push	{r7, lr}
 80097dc:	b084      	sub	sp, #16
 80097de:	af00      	add	r7, sp, #0
 80097e0:	6078      	str	r0, [r7, #4]
 80097e2:	460b      	mov	r3, r1
 80097e4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097e6:	2300      	movs	r3, #0
 80097e8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097ea:	2300      	movs	r3, #0
 80097ec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80097f4:	78fa      	ldrb	r2, [r7, #3]
 80097f6:	4611      	mov	r1, r2
 80097f8:	4618      	mov	r0, r3
 80097fa:	f7fa fa07 	bl	8003c0c <HAL_PCD_EP_ClrStall>
 80097fe:	4603      	mov	r3, r0
 8009800:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009802:	7bfb      	ldrb	r3, [r7, #15]
 8009804:	4618      	mov	r0, r3
 8009806:	f000 f8ab 	bl	8009960 <USBD_Get_USB_Status>
 800980a:	4603      	mov	r3, r0
 800980c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800980e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009810:	4618      	mov	r0, r3
 8009812:	3710      	adds	r7, #16
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}

08009818 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009818:	b480      	push	{r7}
 800981a:	b085      	sub	sp, #20
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
 8009820:	460b      	mov	r3, r1
 8009822:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800982a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800982c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009830:	2b00      	cmp	r3, #0
 8009832:	da0b      	bge.n	800984c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009834:	78fb      	ldrb	r3, [r7, #3]
 8009836:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800983a:	68f9      	ldr	r1, [r7, #12]
 800983c:	4613      	mov	r3, r2
 800983e:	00db      	lsls	r3, r3, #3
 8009840:	4413      	add	r3, r2
 8009842:	009b      	lsls	r3, r3, #2
 8009844:	440b      	add	r3, r1
 8009846:	3316      	adds	r3, #22
 8009848:	781b      	ldrb	r3, [r3, #0]
 800984a:	e00b      	b.n	8009864 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800984c:	78fb      	ldrb	r3, [r7, #3]
 800984e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009852:	68f9      	ldr	r1, [r7, #12]
 8009854:	4613      	mov	r3, r2
 8009856:	00db      	lsls	r3, r3, #3
 8009858:	4413      	add	r3, r2
 800985a:	009b      	lsls	r3, r3, #2
 800985c:	440b      	add	r3, r1
 800985e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009862:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009864:	4618      	mov	r0, r3
 8009866:	3714      	adds	r7, #20
 8009868:	46bd      	mov	sp, r7
 800986a:	bc80      	pop	{r7}
 800986c:	4770      	bx	lr

0800986e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800986e:	b580      	push	{r7, lr}
 8009870:	b084      	sub	sp, #16
 8009872:	af00      	add	r7, sp, #0
 8009874:	6078      	str	r0, [r7, #4]
 8009876:	460b      	mov	r3, r1
 8009878:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800987a:	2300      	movs	r3, #0
 800987c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800987e:	2300      	movs	r3, #0
 8009880:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009888:	78fa      	ldrb	r2, [r7, #3]
 800988a:	4611      	mov	r1, r2
 800988c:	4618      	mov	r0, r3
 800988e:	f7f9 fff8 	bl	8003882 <HAL_PCD_SetAddress>
 8009892:	4603      	mov	r3, r0
 8009894:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009896:	7bfb      	ldrb	r3, [r7, #15]
 8009898:	4618      	mov	r0, r3
 800989a:	f000 f861 	bl	8009960 <USBD_Get_USB_Status>
 800989e:	4603      	mov	r3, r0
 80098a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098a2:	7bbb      	ldrb	r3, [r7, #14]
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	3710      	adds	r7, #16
 80098a8:	46bd      	mov	sp, r7
 80098aa:	bd80      	pop	{r7, pc}

080098ac <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b086      	sub	sp, #24
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	60f8      	str	r0, [r7, #12]
 80098b4:	607a      	str	r2, [r7, #4]
 80098b6:	461a      	mov	r2, r3
 80098b8:	460b      	mov	r3, r1
 80098ba:	72fb      	strb	r3, [r7, #11]
 80098bc:	4613      	mov	r3, r2
 80098be:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098c0:	2300      	movs	r3, #0
 80098c2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098c4:	2300      	movs	r3, #0
 80098c6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80098ce:	893b      	ldrh	r3, [r7, #8]
 80098d0:	7af9      	ldrb	r1, [r7, #11]
 80098d2:	687a      	ldr	r2, [r7, #4]
 80098d4:	f7fa f8fd 	bl	8003ad2 <HAL_PCD_EP_Transmit>
 80098d8:	4603      	mov	r3, r0
 80098da:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098dc:	7dfb      	ldrb	r3, [r7, #23]
 80098de:	4618      	mov	r0, r3
 80098e0:	f000 f83e 	bl	8009960 <USBD_Get_USB_Status>
 80098e4:	4603      	mov	r3, r0
 80098e6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80098e8:	7dbb      	ldrb	r3, [r7, #22]
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3718      	adds	r7, #24
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}

080098f2 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80098f2:	b580      	push	{r7, lr}
 80098f4:	b086      	sub	sp, #24
 80098f6:	af00      	add	r7, sp, #0
 80098f8:	60f8      	str	r0, [r7, #12]
 80098fa:	607a      	str	r2, [r7, #4]
 80098fc:	461a      	mov	r2, r3
 80098fe:	460b      	mov	r3, r1
 8009900:	72fb      	strb	r3, [r7, #11]
 8009902:	4613      	mov	r3, r2
 8009904:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009906:	2300      	movs	r3, #0
 8009908:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800990a:	2300      	movs	r3, #0
 800990c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009914:	893b      	ldrh	r3, [r7, #8]
 8009916:	7af9      	ldrb	r1, [r7, #11]
 8009918:	687a      	ldr	r2, [r7, #4]
 800991a:	f7fa f888 	bl	8003a2e <HAL_PCD_EP_Receive>
 800991e:	4603      	mov	r3, r0
 8009920:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009922:	7dfb      	ldrb	r3, [r7, #23]
 8009924:	4618      	mov	r0, r3
 8009926:	f000 f81b 	bl	8009960 <USBD_Get_USB_Status>
 800992a:	4603      	mov	r3, r0
 800992c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800992e:	7dbb      	ldrb	r3, [r7, #22]
}
 8009930:	4618      	mov	r0, r3
 8009932:	3718      	adds	r7, #24
 8009934:	46bd      	mov	sp, r7
 8009936:	bd80      	pop	{r7, pc}

08009938 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b082      	sub	sp, #8
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
 8009940:	460b      	mov	r3, r1
 8009942:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800994a:	78fa      	ldrb	r2, [r7, #3]
 800994c:	4611      	mov	r1, r2
 800994e:	4618      	mov	r0, r3
 8009950:	f7fa f8a8 	bl	8003aa4 <HAL_PCD_EP_GetRxCount>
 8009954:	4603      	mov	r3, r0
}
 8009956:	4618      	mov	r0, r3
 8009958:	3708      	adds	r7, #8
 800995a:	46bd      	mov	sp, r7
 800995c:	bd80      	pop	{r7, pc}
	...

08009960 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009960:	b480      	push	{r7}
 8009962:	b085      	sub	sp, #20
 8009964:	af00      	add	r7, sp, #0
 8009966:	4603      	mov	r3, r0
 8009968:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800996a:	2300      	movs	r3, #0
 800996c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800996e:	79fb      	ldrb	r3, [r7, #7]
 8009970:	2b03      	cmp	r3, #3
 8009972:	d817      	bhi.n	80099a4 <USBD_Get_USB_Status+0x44>
 8009974:	a201      	add	r2, pc, #4	@ (adr r2, 800997c <USBD_Get_USB_Status+0x1c>)
 8009976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800997a:	bf00      	nop
 800997c:	0800998d 	.word	0x0800998d
 8009980:	08009993 	.word	0x08009993
 8009984:	08009999 	.word	0x08009999
 8009988:	0800999f 	.word	0x0800999f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800998c:	2300      	movs	r3, #0
 800998e:	73fb      	strb	r3, [r7, #15]
    break;
 8009990:	e00b      	b.n	80099aa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009992:	2302      	movs	r3, #2
 8009994:	73fb      	strb	r3, [r7, #15]
    break;
 8009996:	e008      	b.n	80099aa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009998:	2301      	movs	r3, #1
 800999a:	73fb      	strb	r3, [r7, #15]
    break;
 800999c:	e005      	b.n	80099aa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800999e:	2302      	movs	r3, #2
 80099a0:	73fb      	strb	r3, [r7, #15]
    break;
 80099a2:	e002      	b.n	80099aa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80099a4:	2302      	movs	r3, #2
 80099a6:	73fb      	strb	r3, [r7, #15]
    break;
 80099a8:	bf00      	nop
  }
  return usb_status;
 80099aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80099ac:	4618      	mov	r0, r3
 80099ae:	3714      	adds	r7, #20
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bc80      	pop	{r7}
 80099b4:	4770      	bx	lr
 80099b6:	bf00      	nop

080099b8 <malloc>:
 80099b8:	4b02      	ldr	r3, [pc, #8]	@ (80099c4 <malloc+0xc>)
 80099ba:	4601      	mov	r1, r0
 80099bc:	6818      	ldr	r0, [r3, #0]
 80099be:	f000 b82d 	b.w	8009a1c <_malloc_r>
 80099c2:	bf00      	nop
 80099c4:	20000184 	.word	0x20000184

080099c8 <free>:
 80099c8:	4b02      	ldr	r3, [pc, #8]	@ (80099d4 <free+0xc>)
 80099ca:	4601      	mov	r1, r0
 80099cc:	6818      	ldr	r0, [r3, #0]
 80099ce:	f000 b8f5 	b.w	8009bbc <_free_r>
 80099d2:	bf00      	nop
 80099d4:	20000184 	.word	0x20000184

080099d8 <sbrk_aligned>:
 80099d8:	b570      	push	{r4, r5, r6, lr}
 80099da:	4e0f      	ldr	r6, [pc, #60]	@ (8009a18 <sbrk_aligned+0x40>)
 80099dc:	460c      	mov	r4, r1
 80099de:	6831      	ldr	r1, [r6, #0]
 80099e0:	4605      	mov	r5, r0
 80099e2:	b911      	cbnz	r1, 80099ea <sbrk_aligned+0x12>
 80099e4:	f000 f8ae 	bl	8009b44 <_sbrk_r>
 80099e8:	6030      	str	r0, [r6, #0]
 80099ea:	4621      	mov	r1, r4
 80099ec:	4628      	mov	r0, r5
 80099ee:	f000 f8a9 	bl	8009b44 <_sbrk_r>
 80099f2:	1c43      	adds	r3, r0, #1
 80099f4:	d103      	bne.n	80099fe <sbrk_aligned+0x26>
 80099f6:	f04f 34ff 	mov.w	r4, #4294967295
 80099fa:	4620      	mov	r0, r4
 80099fc:	bd70      	pop	{r4, r5, r6, pc}
 80099fe:	1cc4      	adds	r4, r0, #3
 8009a00:	f024 0403 	bic.w	r4, r4, #3
 8009a04:	42a0      	cmp	r0, r4
 8009a06:	d0f8      	beq.n	80099fa <sbrk_aligned+0x22>
 8009a08:	1a21      	subs	r1, r4, r0
 8009a0a:	4628      	mov	r0, r5
 8009a0c:	f000 f89a 	bl	8009b44 <_sbrk_r>
 8009a10:	3001      	adds	r0, #1
 8009a12:	d1f2      	bne.n	80099fa <sbrk_aligned+0x22>
 8009a14:	e7ef      	b.n	80099f6 <sbrk_aligned+0x1e>
 8009a16:	bf00      	nop
 8009a18:	200015a8 	.word	0x200015a8

08009a1c <_malloc_r>:
 8009a1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a20:	1ccd      	adds	r5, r1, #3
 8009a22:	f025 0503 	bic.w	r5, r5, #3
 8009a26:	3508      	adds	r5, #8
 8009a28:	2d0c      	cmp	r5, #12
 8009a2a:	bf38      	it	cc
 8009a2c:	250c      	movcc	r5, #12
 8009a2e:	2d00      	cmp	r5, #0
 8009a30:	4606      	mov	r6, r0
 8009a32:	db01      	blt.n	8009a38 <_malloc_r+0x1c>
 8009a34:	42a9      	cmp	r1, r5
 8009a36:	d904      	bls.n	8009a42 <_malloc_r+0x26>
 8009a38:	230c      	movs	r3, #12
 8009a3a:	6033      	str	r3, [r6, #0]
 8009a3c:	2000      	movs	r0, #0
 8009a3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a42:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009b18 <_malloc_r+0xfc>
 8009a46:	f000 f869 	bl	8009b1c <__malloc_lock>
 8009a4a:	f8d8 3000 	ldr.w	r3, [r8]
 8009a4e:	461c      	mov	r4, r3
 8009a50:	bb44      	cbnz	r4, 8009aa4 <_malloc_r+0x88>
 8009a52:	4629      	mov	r1, r5
 8009a54:	4630      	mov	r0, r6
 8009a56:	f7ff ffbf 	bl	80099d8 <sbrk_aligned>
 8009a5a:	1c43      	adds	r3, r0, #1
 8009a5c:	4604      	mov	r4, r0
 8009a5e:	d158      	bne.n	8009b12 <_malloc_r+0xf6>
 8009a60:	f8d8 4000 	ldr.w	r4, [r8]
 8009a64:	4627      	mov	r7, r4
 8009a66:	2f00      	cmp	r7, #0
 8009a68:	d143      	bne.n	8009af2 <_malloc_r+0xd6>
 8009a6a:	2c00      	cmp	r4, #0
 8009a6c:	d04b      	beq.n	8009b06 <_malloc_r+0xea>
 8009a6e:	6823      	ldr	r3, [r4, #0]
 8009a70:	4639      	mov	r1, r7
 8009a72:	4630      	mov	r0, r6
 8009a74:	eb04 0903 	add.w	r9, r4, r3
 8009a78:	f000 f864 	bl	8009b44 <_sbrk_r>
 8009a7c:	4581      	cmp	r9, r0
 8009a7e:	d142      	bne.n	8009b06 <_malloc_r+0xea>
 8009a80:	6821      	ldr	r1, [r4, #0]
 8009a82:	4630      	mov	r0, r6
 8009a84:	1a6d      	subs	r5, r5, r1
 8009a86:	4629      	mov	r1, r5
 8009a88:	f7ff ffa6 	bl	80099d8 <sbrk_aligned>
 8009a8c:	3001      	adds	r0, #1
 8009a8e:	d03a      	beq.n	8009b06 <_malloc_r+0xea>
 8009a90:	6823      	ldr	r3, [r4, #0]
 8009a92:	442b      	add	r3, r5
 8009a94:	6023      	str	r3, [r4, #0]
 8009a96:	f8d8 3000 	ldr.w	r3, [r8]
 8009a9a:	685a      	ldr	r2, [r3, #4]
 8009a9c:	bb62      	cbnz	r2, 8009af8 <_malloc_r+0xdc>
 8009a9e:	f8c8 7000 	str.w	r7, [r8]
 8009aa2:	e00f      	b.n	8009ac4 <_malloc_r+0xa8>
 8009aa4:	6822      	ldr	r2, [r4, #0]
 8009aa6:	1b52      	subs	r2, r2, r5
 8009aa8:	d420      	bmi.n	8009aec <_malloc_r+0xd0>
 8009aaa:	2a0b      	cmp	r2, #11
 8009aac:	d917      	bls.n	8009ade <_malloc_r+0xc2>
 8009aae:	1961      	adds	r1, r4, r5
 8009ab0:	42a3      	cmp	r3, r4
 8009ab2:	6025      	str	r5, [r4, #0]
 8009ab4:	bf18      	it	ne
 8009ab6:	6059      	strne	r1, [r3, #4]
 8009ab8:	6863      	ldr	r3, [r4, #4]
 8009aba:	bf08      	it	eq
 8009abc:	f8c8 1000 	streq.w	r1, [r8]
 8009ac0:	5162      	str	r2, [r4, r5]
 8009ac2:	604b      	str	r3, [r1, #4]
 8009ac4:	4630      	mov	r0, r6
 8009ac6:	f000 f82f 	bl	8009b28 <__malloc_unlock>
 8009aca:	f104 000b 	add.w	r0, r4, #11
 8009ace:	1d23      	adds	r3, r4, #4
 8009ad0:	f020 0007 	bic.w	r0, r0, #7
 8009ad4:	1ac2      	subs	r2, r0, r3
 8009ad6:	bf1c      	itt	ne
 8009ad8:	1a1b      	subne	r3, r3, r0
 8009ada:	50a3      	strne	r3, [r4, r2]
 8009adc:	e7af      	b.n	8009a3e <_malloc_r+0x22>
 8009ade:	6862      	ldr	r2, [r4, #4]
 8009ae0:	42a3      	cmp	r3, r4
 8009ae2:	bf0c      	ite	eq
 8009ae4:	f8c8 2000 	streq.w	r2, [r8]
 8009ae8:	605a      	strne	r2, [r3, #4]
 8009aea:	e7eb      	b.n	8009ac4 <_malloc_r+0xa8>
 8009aec:	4623      	mov	r3, r4
 8009aee:	6864      	ldr	r4, [r4, #4]
 8009af0:	e7ae      	b.n	8009a50 <_malloc_r+0x34>
 8009af2:	463c      	mov	r4, r7
 8009af4:	687f      	ldr	r7, [r7, #4]
 8009af6:	e7b6      	b.n	8009a66 <_malloc_r+0x4a>
 8009af8:	461a      	mov	r2, r3
 8009afa:	685b      	ldr	r3, [r3, #4]
 8009afc:	42a3      	cmp	r3, r4
 8009afe:	d1fb      	bne.n	8009af8 <_malloc_r+0xdc>
 8009b00:	2300      	movs	r3, #0
 8009b02:	6053      	str	r3, [r2, #4]
 8009b04:	e7de      	b.n	8009ac4 <_malloc_r+0xa8>
 8009b06:	230c      	movs	r3, #12
 8009b08:	4630      	mov	r0, r6
 8009b0a:	6033      	str	r3, [r6, #0]
 8009b0c:	f000 f80c 	bl	8009b28 <__malloc_unlock>
 8009b10:	e794      	b.n	8009a3c <_malloc_r+0x20>
 8009b12:	6005      	str	r5, [r0, #0]
 8009b14:	e7d6      	b.n	8009ac4 <_malloc_r+0xa8>
 8009b16:	bf00      	nop
 8009b18:	200015ac 	.word	0x200015ac

08009b1c <__malloc_lock>:
 8009b1c:	4801      	ldr	r0, [pc, #4]	@ (8009b24 <__malloc_lock+0x8>)
 8009b1e:	f000 b84b 	b.w	8009bb8 <__retarget_lock_acquire_recursive>
 8009b22:	bf00      	nop
 8009b24:	200016ec 	.word	0x200016ec

08009b28 <__malloc_unlock>:
 8009b28:	4801      	ldr	r0, [pc, #4]	@ (8009b30 <__malloc_unlock+0x8>)
 8009b2a:	f000 b846 	b.w	8009bba <__retarget_lock_release_recursive>
 8009b2e:	bf00      	nop
 8009b30:	200016ec 	.word	0x200016ec

08009b34 <memset>:
 8009b34:	4603      	mov	r3, r0
 8009b36:	4402      	add	r2, r0
 8009b38:	4293      	cmp	r3, r2
 8009b3a:	d100      	bne.n	8009b3e <memset+0xa>
 8009b3c:	4770      	bx	lr
 8009b3e:	f803 1b01 	strb.w	r1, [r3], #1
 8009b42:	e7f9      	b.n	8009b38 <memset+0x4>

08009b44 <_sbrk_r>:
 8009b44:	b538      	push	{r3, r4, r5, lr}
 8009b46:	2300      	movs	r3, #0
 8009b48:	4d05      	ldr	r5, [pc, #20]	@ (8009b60 <_sbrk_r+0x1c>)
 8009b4a:	4604      	mov	r4, r0
 8009b4c:	4608      	mov	r0, r1
 8009b4e:	602b      	str	r3, [r5, #0]
 8009b50:	f7f7 fbe0 	bl	8001314 <_sbrk>
 8009b54:	1c43      	adds	r3, r0, #1
 8009b56:	d102      	bne.n	8009b5e <_sbrk_r+0x1a>
 8009b58:	682b      	ldr	r3, [r5, #0]
 8009b5a:	b103      	cbz	r3, 8009b5e <_sbrk_r+0x1a>
 8009b5c:	6023      	str	r3, [r4, #0]
 8009b5e:	bd38      	pop	{r3, r4, r5, pc}
 8009b60:	200016e8 	.word	0x200016e8

08009b64 <__errno>:
 8009b64:	4b01      	ldr	r3, [pc, #4]	@ (8009b6c <__errno+0x8>)
 8009b66:	6818      	ldr	r0, [r3, #0]
 8009b68:	4770      	bx	lr
 8009b6a:	bf00      	nop
 8009b6c:	20000184 	.word	0x20000184

08009b70 <__libc_init_array>:
 8009b70:	b570      	push	{r4, r5, r6, lr}
 8009b72:	2600      	movs	r6, #0
 8009b74:	4d0c      	ldr	r5, [pc, #48]	@ (8009ba8 <__libc_init_array+0x38>)
 8009b76:	4c0d      	ldr	r4, [pc, #52]	@ (8009bac <__libc_init_array+0x3c>)
 8009b78:	1b64      	subs	r4, r4, r5
 8009b7a:	10a4      	asrs	r4, r4, #2
 8009b7c:	42a6      	cmp	r6, r4
 8009b7e:	d109      	bne.n	8009b94 <__libc_init_array+0x24>
 8009b80:	f000 f864 	bl	8009c4c <_init>
 8009b84:	2600      	movs	r6, #0
 8009b86:	4d0a      	ldr	r5, [pc, #40]	@ (8009bb0 <__libc_init_array+0x40>)
 8009b88:	4c0a      	ldr	r4, [pc, #40]	@ (8009bb4 <__libc_init_array+0x44>)
 8009b8a:	1b64      	subs	r4, r4, r5
 8009b8c:	10a4      	asrs	r4, r4, #2
 8009b8e:	42a6      	cmp	r6, r4
 8009b90:	d105      	bne.n	8009b9e <__libc_init_array+0x2e>
 8009b92:	bd70      	pop	{r4, r5, r6, pc}
 8009b94:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b98:	4798      	blx	r3
 8009b9a:	3601      	adds	r6, #1
 8009b9c:	e7ee      	b.n	8009b7c <__libc_init_array+0xc>
 8009b9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ba2:	4798      	blx	r3
 8009ba4:	3601      	adds	r6, #1
 8009ba6:	e7f2      	b.n	8009b8e <__libc_init_array+0x1e>
 8009ba8:	0800a0c4 	.word	0x0800a0c4
 8009bac:	0800a0c4 	.word	0x0800a0c4
 8009bb0:	0800a0c4 	.word	0x0800a0c4
 8009bb4:	0800a0c8 	.word	0x0800a0c8

08009bb8 <__retarget_lock_acquire_recursive>:
 8009bb8:	4770      	bx	lr

08009bba <__retarget_lock_release_recursive>:
 8009bba:	4770      	bx	lr

08009bbc <_free_r>:
 8009bbc:	b538      	push	{r3, r4, r5, lr}
 8009bbe:	4605      	mov	r5, r0
 8009bc0:	2900      	cmp	r1, #0
 8009bc2:	d040      	beq.n	8009c46 <_free_r+0x8a>
 8009bc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bc8:	1f0c      	subs	r4, r1, #4
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	bfb8      	it	lt
 8009bce:	18e4      	addlt	r4, r4, r3
 8009bd0:	f7ff ffa4 	bl	8009b1c <__malloc_lock>
 8009bd4:	4a1c      	ldr	r2, [pc, #112]	@ (8009c48 <_free_r+0x8c>)
 8009bd6:	6813      	ldr	r3, [r2, #0]
 8009bd8:	b933      	cbnz	r3, 8009be8 <_free_r+0x2c>
 8009bda:	6063      	str	r3, [r4, #4]
 8009bdc:	6014      	str	r4, [r2, #0]
 8009bde:	4628      	mov	r0, r5
 8009be0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009be4:	f7ff bfa0 	b.w	8009b28 <__malloc_unlock>
 8009be8:	42a3      	cmp	r3, r4
 8009bea:	d908      	bls.n	8009bfe <_free_r+0x42>
 8009bec:	6820      	ldr	r0, [r4, #0]
 8009bee:	1821      	adds	r1, r4, r0
 8009bf0:	428b      	cmp	r3, r1
 8009bf2:	bf01      	itttt	eq
 8009bf4:	6819      	ldreq	r1, [r3, #0]
 8009bf6:	685b      	ldreq	r3, [r3, #4]
 8009bf8:	1809      	addeq	r1, r1, r0
 8009bfa:	6021      	streq	r1, [r4, #0]
 8009bfc:	e7ed      	b.n	8009bda <_free_r+0x1e>
 8009bfe:	461a      	mov	r2, r3
 8009c00:	685b      	ldr	r3, [r3, #4]
 8009c02:	b10b      	cbz	r3, 8009c08 <_free_r+0x4c>
 8009c04:	42a3      	cmp	r3, r4
 8009c06:	d9fa      	bls.n	8009bfe <_free_r+0x42>
 8009c08:	6811      	ldr	r1, [r2, #0]
 8009c0a:	1850      	adds	r0, r2, r1
 8009c0c:	42a0      	cmp	r0, r4
 8009c0e:	d10b      	bne.n	8009c28 <_free_r+0x6c>
 8009c10:	6820      	ldr	r0, [r4, #0]
 8009c12:	4401      	add	r1, r0
 8009c14:	1850      	adds	r0, r2, r1
 8009c16:	4283      	cmp	r3, r0
 8009c18:	6011      	str	r1, [r2, #0]
 8009c1a:	d1e0      	bne.n	8009bde <_free_r+0x22>
 8009c1c:	6818      	ldr	r0, [r3, #0]
 8009c1e:	685b      	ldr	r3, [r3, #4]
 8009c20:	4408      	add	r0, r1
 8009c22:	6010      	str	r0, [r2, #0]
 8009c24:	6053      	str	r3, [r2, #4]
 8009c26:	e7da      	b.n	8009bde <_free_r+0x22>
 8009c28:	d902      	bls.n	8009c30 <_free_r+0x74>
 8009c2a:	230c      	movs	r3, #12
 8009c2c:	602b      	str	r3, [r5, #0]
 8009c2e:	e7d6      	b.n	8009bde <_free_r+0x22>
 8009c30:	6820      	ldr	r0, [r4, #0]
 8009c32:	1821      	adds	r1, r4, r0
 8009c34:	428b      	cmp	r3, r1
 8009c36:	bf01      	itttt	eq
 8009c38:	6819      	ldreq	r1, [r3, #0]
 8009c3a:	685b      	ldreq	r3, [r3, #4]
 8009c3c:	1809      	addeq	r1, r1, r0
 8009c3e:	6021      	streq	r1, [r4, #0]
 8009c40:	6063      	str	r3, [r4, #4]
 8009c42:	6054      	str	r4, [r2, #4]
 8009c44:	e7cb      	b.n	8009bde <_free_r+0x22>
 8009c46:	bd38      	pop	{r3, r4, r5, pc}
 8009c48:	200015ac 	.word	0x200015ac

08009c4c <_init>:
 8009c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c4e:	bf00      	nop
 8009c50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c52:	bc08      	pop	{r3}
 8009c54:	469e      	mov	lr, r3
 8009c56:	4770      	bx	lr

08009c58 <_fini>:
 8009c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c5a:	bf00      	nop
 8009c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c5e:	bc08      	pop	{r3}
 8009c60:	469e      	mov	lr, r3
 8009c62:	4770      	bx	lr
