INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
