{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709718012811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709718012811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 13:10:12 2024 " "Processing started: Wed Mar 06 13:10:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709718012811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709718012811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_adder_1_bit -c full_adder_1_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_adder_1_bit -c full_adder_1_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709718012811 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1709718012986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1_bit " "Found entity 1: full_adder_1_bit" {  } { { "full_adder_1_bit.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/full_adder_1_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709718013011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709718013011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_8_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_8_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_8_bit " "Found entity 1: full_adder_8_bit" {  } { { "full_adder_8_bit.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/full_adder_8_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709718013012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709718013012 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test.bdf " "Can't analyze file -- file test.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1709718013014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/mux_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709718013015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709718013015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8 " "Found entity 1: mux_8" {  } { { "mux_8.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/mux_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709718013016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709718013016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register_8bit.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/register_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709718013016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709718013016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709718013017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709718013017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file q1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Q1 " "Found entity 1: Q1" {  } { { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709718013018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709718013018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Q1 " "Elaborating entity \"Q1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709718013042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst18 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst18\"" {  } { { "Q1.bdf" "inst18" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 632 2008 2208 728 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709718013051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_8_bit ALU:inst18\|full_adder_8_bit:inst " "Elaborating entity \"full_adder_8_bit\" for hierarchy \"ALU:inst18\|full_adder_8_bit:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/ALU.bdf" { { 168 384 512 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709718013053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1_bit ALU:inst18\|full_adder_8_bit:inst\|full_adder_1_bit:inst8 " "Elaborating entity \"full_adder_1_bit\" for hierarchy \"ALU:inst18\|full_adder_8_bit:inst\|full_adder_1_bit:inst8\"" {  } { { "full_adder_8_bit.bdf" "inst8" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/full_adder_8_bit.bdf" { { 1152 520 616 1248 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709718013054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8 mux_8:inst15 " "Elaborating entity \"mux_8\" for hierarchy \"mux_8:inst15\"" {  } { { "Q1.bdf" "inst15" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 496 1616 1824 688 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709718013058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX mux_8:inst15\|BUSMUX:inst2 " "Elaborating entity \"BUSMUX\" for hierarchy \"mux_8:inst15\|BUSMUX:inst2\"" {  } { { "mux_8.bdf" "inst2" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/mux_8.bdf" { { 344 864 976 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709718013070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_8:inst15\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"mux_8:inst15\|BUSMUX:inst2\"" {  } { { "mux_8.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/mux_8.bdf" { { 344 864 976 432 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709718013071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_8:inst15\|BUSMUX:inst2 " "Instantiated megafunction \"mux_8:inst15\|BUSMUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709718013072 ""}  } { { "mux_8.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/mux_8.bdf" { { 344 864 976 432 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1709718013072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux_8:inst15\|BUSMUX:inst2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"mux_8:inst15\|BUSMUX:inst2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709718013090 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mux_8:inst15\|BUSMUX:inst2\|lpm_mux:\$00000 mux_8:inst15\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"mux_8:inst15\|BUSMUX:inst2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"mux_8:inst15\|BUSMUX:inst2\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "mux_8.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/mux_8.bdf" { { 344 864 976 432 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709718013091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p6c " "Found entity 1: mux_p6c" {  } { { "db/mux_p6c.tdf" "" { Text "D:/University/Semester4/Assignments/Architecture/Exercise2/db/mux_p6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709718013136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709718013136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p6c mux_8:inst15\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_p6c:auto_generated " "Elaborating entity \"mux_p6c\" for hierarchy \"mux_8:inst15\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_p6c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709718013136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 mux_8:inst15\|mux_4:inst " "Elaborating entity \"mux_4\" for hierarchy \"mux_8:inst15\|mux_4:inst\"" {  } { { "mux_8.bdf" "inst" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/mux_8.bdf" { { 200 408 616 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709718013138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit register_8bit:instance1 " "Elaborating entity \"register_8bit\" for hierarchy \"register_8bit:instance1\"" {  } { { "Q1.bdf" "instance1" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 176 1128 1352 272 "instance1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709718013152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709718013789 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709718013789 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709718013789 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709718013789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709718013856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 13:10:13 2024 " "Processing ended: Wed Mar 06 13:10:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709718013856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709718013856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709718013856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709718013856 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709718015002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709718015002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 13:10:14 2024 " "Processing started: Wed Mar 06 13:10:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709718015002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1709718015002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off full_adder_1_bit -c full_adder_1_bit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off full_adder_1_bit -c full_adder_1_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1709718015002 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1709718015066 ""}
{ "Info" "0" "" "Project  = full_adder_1_bit" {  } {  } 0 0 "Project  = full_adder_1_bit" 0 0 "Fitter" 0 0 1709718015066 ""}
{ "Info" "0" "" "Revision = full_adder_1_bit" {  } {  } 0 0 "Revision = full_adder_1_bit" 0 0 "Fitter" 0 0 1709718015066 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1709718015086 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "full_adder_1_bit 5M240ZM68C4 " "Automatically selected device 5M240ZM68C4 for design full_adder_1_bit" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1709718015145 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1709718015146 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709718015184 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1709718015189 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM68C4 " "Device 5M80ZM68C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709718015242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZM68C4 " "Device 5M160ZM68C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709718015242 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1709718015242 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "No exact pin location assignment(s) for 27 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_pin\[7\] " "Pin result_pin\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result_pin[7] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 768 2248 2424 784 "result_pin\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_pin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 516 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_pin\[6\] " "Pin result_pin\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result_pin[6] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 768 2248 2424 784 "result_pin\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_pin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 517 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_pin\[5\] " "Pin result_pin\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result_pin[5] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 768 2248 2424 784 "result_pin\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_pin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 518 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_pin\[4\] " "Pin result_pin\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result_pin[4] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 768 2248 2424 784 "result_pin\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_pin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 519 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_pin\[3\] " "Pin result_pin\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result_pin[3] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 768 2248 2424 784 "result_pin\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_pin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 520 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_pin\[2\] " "Pin result_pin\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result_pin[2] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 768 2248 2424 784 "result_pin\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_pin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 521 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_pin\[1\] " "Pin result_pin\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result_pin[1] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 768 2248 2424 784 "result_pin\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_pin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 522 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_pin\[0\] " "Pin result_pin\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { result_pin[0] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 768 2248 2424 784 "result_pin\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_pin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 523 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operand1\[1\] " "Pin operand1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { operand1[1] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 616 1240 1408 632 "operand1\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operand1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 580 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operand1\[0\] " "Pin operand1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { operand1[0] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 616 1240 1408 632 "operand1\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operand1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 581 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operand1\[2\] " "Pin operand1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { operand1[2] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 616 1240 1408 632 "operand1\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operand1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 579 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opernad0\[1\] " "Pin opernad0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { opernad0[1] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 584 1232 1408 600 "opernad0\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opernad0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 577 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opernad0\[0\] " "Pin opernad0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { opernad0[0] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 584 1232 1408 600 "opernad0\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opernad0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 578 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opernad0\[2\] " "Pin opernad0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { opernad0[2] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 584 1232 1408 600 "opernad0\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opernad0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 576 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[2\] " "Pin instr2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr2[2] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 784 544 712 800 "instr2\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 567 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[1\] " "Pin instr2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr2[1] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 784 544 712 800 "instr2\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 568 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[0\] " "Pin instr2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr2[0] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 784 544 712 800 "instr2\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 569 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 152 864 1032 168 "clock" "" } { 144 1032 1088 160 "clock" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 582 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr1\[1\] " "Pin instr1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr1[1] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 488 544 712 504 "instr1\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 571 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr1\[0\] " "Pin instr1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr1[0] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 488 544 712 504 "instr1\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 572 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr1\[2\] " "Pin instr1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr1[2] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 488 544 712 504 "instr1\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 570 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr0\[1\] " "Pin instr0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr0[1] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 216 544 712 232 "instr0\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 574 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr0\[0\] " "Pin instr0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr0[0] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 216 544 712 232 "instr0\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 575 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr0\[2\] " "Pin instr0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr0[2] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 216 544 712 232 "instr0\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 573 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr3\[2\] " "Pin instr3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr3[2] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 1064 544 712 1080 "instr3\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 564 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr3\[1\] " "Pin instr3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr3[1] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 1064 544 712 1080 "instr3\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 565 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr3\[0\] " "Pin instr3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr3[0] } } } { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 1064 544 712 1080 "instr3\[2..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 0 { 0 ""} 0 566 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709718015247 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1709718015247 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "full_adder_1_bit.sdc " "Synopsys Design Constraints File file not found: 'full_adder_1_bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1709718015281 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1709718015281 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1709718015283 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1709718015283 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1709718015283 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1709718015283 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1709718015283 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1709718015283 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709718015284 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709718015284 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1709718015286 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock Global clock in PIN E1 " "Automatically promoted signal \"clock\" to use Global clock in PIN E1" {  } { { "Q1.bdf" "" { Schematic "D:/University/Semester4/Assignments/Architecture/Exercise2/Q1.bdf" { { 152 864 1032 168 "clock" "" } { 144 1032 1088 160 "clock" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1709718015289 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1709718015289 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1709718015290 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1709718015295 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1709718015299 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1709718015299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1709718015299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709718015300 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 18 8 0 " "Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 18 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1709718015300 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1709718015300 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1709718015300 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 24 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709718015300 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 27 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709718015300 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1709718015300 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1709718015300 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709718015311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709718015362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709718015432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1709718015436 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1709718015870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709718015871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1709718015885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "D:/University/Semester4/Assignments/Architecture/Exercise2/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1709718015959 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1709718015959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709718016116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1709718016116 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1709718016116 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1709718016122 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709718016124 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1709718016136 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University/Semester4/Assignments/Architecture/Exercise2/output_files/full_adder_1_bit.fit.smsg " "Generated suppressed messages file D:/University/Semester4/Assignments/Architecture/Exercise2/output_files/full_adder_1_bit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709718016166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709718016185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 13:10:16 2024 " "Processing ended: Wed Mar 06 13:10:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709718016185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709718016185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709718016185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709718016185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1709718017234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709718017234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 13:10:17 2024 " "Processing started: Wed Mar 06 13:10:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709718017234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1709718017234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off full_adder_1_bit -c full_adder_1_bit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off full_adder_1_bit -c full_adder_1_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1709718017234 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1709718017379 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1709718017382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709718017483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 13:10:17 2024 " "Processing ended: Wed Mar 06 13:10:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709718017483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709718017483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709718017483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1709718017483 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1709718018062 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1709718018615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709718018616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 13:10:18 2024 " "Processing started: Wed Mar 06 13:10:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709718018616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709718018616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta full_adder_1_bit -c full_adder_1_bit " "Command: quartus_sta full_adder_1_bit -c full_adder_1_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709718018616 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1709718018669 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1709718018738 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1709718018778 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1709718018915 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "full_adder_1_bit.sdc " "Synopsys Design Constraints File file not found: 'full_adder_1_bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1709718018935 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1709718018935 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1709718018936 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1709718018936 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1709718018937 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709718018943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.991 " "Worst-case setup slack is -14.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709718018944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709718018944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.991            -412.098 clock  " "  -14.991            -412.098 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709718018944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709718018944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.280 " "Worst-case hold slack is 2.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709718018945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709718018945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.280               0.000 clock  " "    2.280               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709718018945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709718018945 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709718018948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709718018948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709718018950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709718018950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clock  " "   -2.289              -2.289 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709718018950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709718018950 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1709718018965 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709718018973 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709718018974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709718018999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 13:10:18 2024 " "Processing ended: Wed Mar 06 13:10:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709718018999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709718018999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709718018999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709718018999 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709718020055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709718020055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 13:10:19 2024 " "Processing started: Wed Mar 06 13:10:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709718020055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709718020055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off full_adder_1_bit -c full_adder_1_bit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off full_adder_1_bit -c full_adder_1_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709718020055 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "full_adder_1_bit.vo D:/University/Semester4/Assignments/Architecture/Exercise2/simulation/qsim// simulation " "Generated file full_adder_1_bit.vo in folder \"D:/University/Semester4/Assignments/Architecture/Exercise2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709718020220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4532 " "Peak virtual memory: 4532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709718020236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 13:10:20 2024 " "Processing ended: Wed Mar 06 13:10:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709718020236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709718020236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709718020236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709718020236 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709718020834 ""}
