
*** Running vivado
    with args -log fpga_audio_processor_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_audio_processor_top.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga_audio_processor_top.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1343.570 ; gain = 0.023 ; free physical = 4527 ; free virtual = 9395
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/ip_repo/axis_fir_lpf_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/ip_repo/dbfs_converter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/utils_1/imports/synth_1/bd_filter_testing_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/utils_1/imports/synth_1/bd_filter_testing_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fpga_audio_processor_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 78316
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2149.184 ; gain = 403.715 ; free physical = 3443 ; free virtual = 8297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga_audio_processor_top' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/fpga_audio_processor_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/debouncer.v:22]
	Parameter SWITCH_COUNT bound to: 8 - type: integer 
	Parameter BUTTON_COUNT bound to: 5 - type: integer 
	Parameter DEBOUNCE_COUNTER_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debounce_fsm' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/debounce_fsm.v:23]
	Parameter DEBOUNCE_COUNTER_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/debounce_fsm.v:47]
INFO: [Synth 8-6155] done synthesizing module 'debounce_fsm' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/debounce_fsm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/debouncer.v:22]
INFO: [Synth 8-6157] synthesizing module 'spi_controller' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/spi_controller.v:23]
	Parameter SPI_CLOCK_DIVIDER_WIDTH bound to: 5 - type: integer 
	Parameter SPI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'spi_driver' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/spi_driver.v:23]
	Parameter SPI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_driver' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/spi_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'spi_master' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/spi_master.v:23]
	Parameter SPI_CLOCK_DIVIDER_WIDTH bound to: 5 - type: integer 
	Parameter SPI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/spi_master.v:23]
INFO: [Synth 8-6155] done synthesizing module 'spi_controller' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/spi_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_generator' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/clock_generator.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/clock_generator.v:31]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.runs/synth_1/.Xil/Vivado-78248-nisitha-laptop/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.runs/synth_1/.Xil/Vivado-78248-nisitha-laptop/realtime/clk_wiz_0_stub.v:6]
ERROR: [Synth 8-11365] for the instance 'clk_wiz_0_inst' of module 'clk_wiz_0' declared at '/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.runs/synth_1/.Xil/Vivado-78248-nisitha-laptop/realtime/clk_wiz_0_stub.v:6', named port connection 'clk_out1' does not exist [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/clock_generator.v:33]
ERROR: [Synth 8-11365] for the instance 'clk_wiz_0_inst' of module 'clk_wiz_0' declared at '/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.runs/synth_1/.Xil/Vivado-78248-nisitha-laptop/realtime/clk_wiz_0_stub.v:6', named port connection 'clk_out2' does not exist [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/clock_generator.v:34]
INFO: [Synth 8-6157] synthesizing module 'oddr_0' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.runs/synth_1/.Xil/Vivado-78248-nisitha-laptop/realtime/oddr_0_stub.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'oddr_0' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.runs/synth_1/.Xil/Vivado-78248-nisitha-laptop/realtime/oddr_0_stub.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'clock_generator' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/clock_generator.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'fpga_audio_processor_top' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.srcs/sources_1/new/fpga_audio_processor_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2234.121 ; gain = 488.652 ; free physical = 3354 ; free virtual = 8208
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Jul 14 18:00:14 2025...
