device:
  fpga_bitstream: ../cw/objs/lowrisc_systems_chip_earlgrey_cw310_0.1_kmac_dom.bit
  force_program_bitstream: False
  fw_bin: ../cw/objs/sha3_serial_fpga_cw310.bin
  # The clock frequency of the target block is equal to
  # pll_frequency * target_clk_mult. pll_frequency is controllable via
  # ChipWhisperer API, whereas target_clk_mult is baked into the FPGA
  # bitstream.
  pll_frequency: 100000000
  target_clk_mult: 0.24
  baudrate: 115200
capture:
  key_len_bytes: 16
  plain_text_len_bytes: 16
  output_len_bytes: 32
  # Switch the masking on or off. When off, messages aren't masked upon loading
  # into the SHA3 core and the PRNG isn't advanced during SHA3 processing.
  # Works for SHA3 only. Doesn't work when processing key material.
  masks_off: false
  # Number of target clock cycles per trace - SHA3 with DOM is doing 120
  # cycles (24 for loading and padding, 96 for processing) with 320 delay
  # cycles between loading the plaintext and adding the padding. The plaintext
  # loading and the delay cycles can be ignored.
  num_cycles: 125
  offset_cycles: 320
  # w/o ignoring the plaintext loading and delay
  #num_cycles: 445
  #offset_cycles: 0
  # 32-bit LFSR seed - Currently not used by the target for SHA3 captures.
  lfsr_seed: 0xdeadbeef
  batch_prng_seed: 0
  scope_gain: 27
  num_traces: 5000
  project_name: projects/opentitan_simple_sha3
  waverunner_ip: 192.168.1.228
plot_capture:
  show: true
  num_traces: 100
  trace_image_filename: projects/sample_traces_sha3.html
