// Seed: 312059683
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output tri id_1;
  logic id_3;
  ;
  wire id_4, id_5;
  assign id_1 = 1 == 1;
  assign module_3.id_4 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd6
) (
    _id_1
);
  input wire _id_1;
  logic [id_1 : id_1] id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    input  wire id_0,
    output tri  id_1
);
  uwire id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign id_3 = -1;
endmodule
module module_3 (
    input  tri  id_0,
    output wire id_1,
    input  wire id_2,
    input  wand id_3,
    input  tri  id_4
);
  wire id_6;
  not primCall (id_1, id_3);
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
