---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/arm/armisellowering-h
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `ARMISelLowering.h` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="MCTargetDesc/ARMBaseInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/arm/lib/target/arm/mctargetdesc/armbaseinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/ADT/SmallVector.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/smallvector-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/ADT/StringRef.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/stringref-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/CallingConvLower.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/callingconvlower-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/ISDOpcodes.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/MachineFunction.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/machinefunction-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/SelectionDAGNodes.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/TargetLowering.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/ValueTypes.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/valuetypes-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGenTypes/MachineValueType.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegentypes/machinevaluetype-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/IR/Attributes.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/ir/attributes-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/IR/CallingConv.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/ir/callingconv-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/IR/Function.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/ir/function-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/IR/InlineAsm.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/ir/inlineasm-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/CodeGen.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/codegen-h"
  isLocal="true" />
<IncludesListItem
  filePath="optional"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="utility"
  permalink=""
  isLocal="false" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm">llvm</a></>}>
This is an optimization pass for GlobalISel generic memory operations. <a href="/docs/api/namespaces/llvm/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm/armisd">llvm::ARMISD</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm/arm">llvm::ARM</a></>}>
Define some predicates that are used for node matching. <a href="/docs/api/namespaces/llvm/arm/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/armtargetlowering">ARMTargetLowering</a></>}>
</MembersIndexItem>

</MembersIndex>


## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><Highlight kind="comment">//===- ARMISelLowering.h - ARM DAG Lowering Interface -----------&#42;- C++ -&#42;-===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><Highlight kind="normal"></Highlight><Highlight kind="comment">// See https://llvm.org/LICENSE.txt for license information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><Highlight kind="normal"></Highlight><Highlight kind="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><Highlight kind="normal"></Highlight><Highlight kind="comment">// This file defines the interfaces that ARM uses to lower LLVM code into a</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><Highlight kind="normal"></Highlight><Highlight kind="comment">// selection DAG.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#ifndef LLVM&#95;LIB&#95;TARGET&#95;ARM&#95;ARMISELLOWERING&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define LLVM&#95;LIB&#95;TARGET&#95;ARM&#95;ARMISELLOWERING&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/arm/lib/target/arm/mctargetdesc/armbaseinfo-h">MCTargetDesc/ARMBaseInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/smallvector-h">llvm/ADT/SmallVector.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/stringref-h">llvm/ADT/StringRef.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/callingconvlower-h">llvm/CodeGen/CallingConvLower.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">llvm/CodeGen/ISDOpcodes.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinefunction-h">llvm/CodeGen/MachineFunction.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">llvm/CodeGen/TargetLowering.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/valuetypes-h">llvm/CodeGen/ValueTypes.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegentypes/machinevaluetype-h">llvm/CodeGenTypes/MachineValueType.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/ir/attributes-h">llvm/IR/Attributes.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/ir/callingconv-h">llvm/IR/CallingConv.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/ir/function-h">llvm/IR/Function.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/ir/inlineasm-h">llvm/IR/InlineAsm.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/codegen-h">llvm/Support/CodeGen.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;optional&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;utility&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a> &#123;</Highlight></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a>;</Highlight></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/datalayout">DataLayout</a>;</Highlight></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/fastisel">FastISel</a>;</Highlight></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/functionloweringinfo">FunctionLoweringInfo</a>;</Highlight></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a>;</Highlight></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/instritinerarydata">InstrItineraryData</a>;</Highlight></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/instruction">Instruction</a>;</Highlight></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a>;</Highlight></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a>;</Highlight></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a>;</Highlight></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a>;</Highlight></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/targetlibraryinfo">TargetLibraryInfo</a>;</Highlight></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/targetmachine">TargetMachine</a>;</Highlight></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a>;</Highlight></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/vectortype">VectorType</a>;</Highlight></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53" lineLink="/docs/api/namespaces/llvm/armisd"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/armisd">ARMISD</a> &#123;</Highlight></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// ARM Specific DAG Nodes</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38">NodeType</a> : </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Start the numbering where the builtin ops and target ops leave off.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a2da4296d7bd9b77819b2684f456cb3ab"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a2da4296d7bd9b77819b2684f456cb3ab">FIRST&#95;NUMBER</a> = <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN&#95;OP&#95;END</a>,</Highlight></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a029f48a0b5e0d471de85baca7745d1a0"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a029f48a0b5e0d471de85baca7745d1a0">Wrapper</a>,    </Highlight><Highlight kind="comment">// Wrapper - A wrapper node for TargetConstantPool,</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><Highlight kind="normal">                </Highlight><Highlight kind="comment">// TargetExternalSymbol, and TargetGlobalAddress.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a6a715cec66d0a16ea7b9fde9958f1546"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a6a715cec66d0a16ea7b9fde9958f1546">WrapperPIC</a>, </Highlight><Highlight kind="comment">// WrapperPIC - A wrapper node for TargetGlobalAddress in</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><Highlight kind="normal">                </Highlight><Highlight kind="comment">// PIC mode.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a114c5ea64df684330a0ec619fed19ffd"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a114c5ea64df684330a0ec619fed19ffd">WrapperJT</a>,  </Highlight><Highlight kind="comment">// WrapperJT - A wrapper node for TargetJumpTable</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Add pseudo op to model memcpy for struct byval.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a58ca12649e834dcfac522cec82df3793"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a58ca12649e834dcfac522cec82df3793">COPY&#95;STRUCT&#95;BYVAL</a>,</Highlight></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a2af8075cd139f844ae07ed7988cbb2b7"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a2af8075cd139f844ae07ed7988cbb2b7">CALL</a>,        </Highlight><Highlight kind="comment">// Function call.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ace024bb2e9c3935008e16e7be869af98"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ace024bb2e9c3935008e16e7be869af98">CALL&#95;PRED</a>,   </Highlight><Highlight kind="comment">// Function call that&#39;s predicable.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ab204e019469f4548ac436586a605f41f"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ab204e019469f4548ac436586a605f41f">CALL&#95;NOLINK</a>, </Highlight><Highlight kind="comment">// Function call with branch not branch-and-link.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af37e43d1efe2f7cdddcd4a7626fb5612"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af37e43d1efe2f7cdddcd4a7626fb5612">tSECALL</a>,     </Highlight><Highlight kind="comment">// CMSE non-secure function call.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a11eb299481204e113f0518f48d6ad65d"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a11eb299481204e113f0518f48d6ad65d">t2CALL&#95;BTI</a>,  </Highlight><Highlight kind="comment">// Thumb function call followed by BTI instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a4621d333784e3cd8c9f92a1443013dbe"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a4621d333784e3cd8c9f92a1443013dbe">BRCOND</a>,      </Highlight><Highlight kind="comment">// Conditional branch.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a8dfd4ea5a4e33bdb35fcafb11d1073cb"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a8dfd4ea5a4e33bdb35fcafb11d1073cb">BR&#95;JT</a>,       </Highlight><Highlight kind="comment">// Jumptable branch.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38abacb1d6d27b76e9aeb011e2302033470"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38abacb1d6d27b76e9aeb011e2302033470">BR2&#95;JT</a>,      </Highlight><Highlight kind="comment">// Jumptable branch (2 level - jumptable entry is a jump).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a672872cbaad3c84753f0d5a8f70ae17d"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a672872cbaad3c84753f0d5a8f70ae17d">RET&#95;GLUE</a>,    </Highlight><Highlight kind="comment">// Return with a flag operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aa8f29efa4adf770c4f955fc8f0da06dc"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aa8f29efa4adf770c4f955fc8f0da06dc">SERET&#95;GLUE</a>,  </Highlight><Highlight kind="comment">// CMSE Entry function return with a flag operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ad1ceedbd26427868e0370cbbeed597f3"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ad1ceedbd26427868e0370cbbeed597f3">INTRET&#95;GLUE</a>, </Highlight><Highlight kind="comment">// Interrupt return with an LR-offset and a flag operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a5bc71a39554a14104bfd1011dffbed0b"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a5bc71a39554a14104bfd1011dffbed0b">PIC&#95;ADD</a>, </Highlight><Highlight kind="comment">// Add with a PC operand and a PIC label.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae943be65cd3ae29f0032ad56a3875c42"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae943be65cd3ae29f0032ad56a3875c42">ASRL</a>, </Highlight><Highlight kind="comment">// MVE long arithmetic shift right.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ab729d2ded9bb455206f7944e09444c73"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ab729d2ded9bb455206f7944e09444c73">LSRL</a>, </Highlight><Highlight kind="comment">// MVE long shift right.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3e9bf86bbbfea029b1f065cc6fbab978"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3e9bf86bbbfea029b1f065cc6fbab978">LSLL</a>, </Highlight><Highlight kind="comment">// MVE long shift left.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aaed0e0931ede9056a03d792401e655a9"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aaed0e0931ede9056a03d792401e655a9">CMP</a>,      </Highlight><Highlight kind="comment">// ARM compare instructions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a73bd03dfbab0f65cbd59365be36c9637"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a73bd03dfbab0f65cbd59365be36c9637">CMN</a>,      </Highlight><Highlight kind="comment">// ARM CMN instructions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ab7f9acd96e942ca625335c36de28e60e"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ab7f9acd96e942ca625335c36de28e60e">CMPZ</a>,     </Highlight><Highlight kind="comment">// ARM compare that sets only Z flag.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38acefb30e98102150caa66322bfa40dd50"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38acefb30e98102150caa66322bfa40dd50">CMPFP</a>,    </Highlight><Highlight kind="comment">// ARM VFP compare instruction, sets FPSCR.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3bfec195f10a9950076570fda7745484"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3bfec195f10a9950076570fda7745484">CMPFPE</a>,   </Highlight><Highlight kind="comment">// ARM VFP signalling compare instruction, sets FPSCR.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a28ca54417ad23eee114779d2bb800ff0"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a28ca54417ad23eee114779d2bb800ff0">CMPFPw0</a>,  </Highlight><Highlight kind="comment">// ARM VFP compare against zero instruction, sets FPSCR.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af8ad86574b674ce3ed7a491df714b3d1"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af8ad86574b674ce3ed7a491df714b3d1">CMPFPEw0</a>, </Highlight><Highlight kind="comment">// ARM VFP signalling compare against zero instruction, sets</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"><Highlight kind="normal">              </Highlight><Highlight kind="comment">// FPSCR.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a6b4121a8201ef54013a43cce7972b532"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a6b4121a8201ef54013a43cce7972b532">FMSTAT</a>,   </Highlight><Highlight kind="comment">// ARM fmstat instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aee74cff1cb1ea095617b5fa044e342db"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aee74cff1cb1ea095617b5fa044e342db">CMOV</a>, </Highlight><Highlight kind="comment">// ARM conditional move instructions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aa173c041ee452fcdffb797075a892b84"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aa173c041ee452fcdffb797075a892b84">SSAT</a>, </Highlight><Highlight kind="comment">// Signed saturation</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae60ed52746753eeb5502fcfceb13f2fe"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae60ed52746753eeb5502fcfceb13f2fe">USAT</a>, </Highlight><Highlight kind="comment">// Unsigned saturation</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a93de4757f6b73b98f83df6c84ba335fe"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a93de4757f6b73b98f83df6c84ba335fe">BCC&#95;i64</a>,</Highlight></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a84182cd89ac8df2cb9309ad6e30181fd"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a84182cd89ac8df2cb9309ad6e30181fd">LSLS</a>,  </Highlight><Highlight kind="comment">// Flag-setting shift left.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a5aef4524ffbb7e5e7ccd6a073c9f6a2c"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a5aef4524ffbb7e5e7ccd6a073c9f6a2c">LSRS1</a>, </Highlight><Highlight kind="comment">// Flag-setting logical shift right by one bit.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a2bb669fe5faf69d683427c11ccea256f"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a2bb669fe5faf69d683427c11ccea256f">ASRS1</a>, </Highlight><Highlight kind="comment">// Flag-setting arithmetic shift right by one bit.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae14aa6c4f09a840b110709145e862660"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae14aa6c4f09a840b110709145e862660">RRX</a>,   </Highlight><Highlight kind="comment">// Shift right one bit with carry in.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a41f4297f00dc6d8d7445d13daf7eba26"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a41f4297f00dc6d8d7445d13daf7eba26">ADDC</a>, </Highlight><Highlight kind="comment">// Add with carry</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a38281aedc70f7c707027367acd3234cb"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a38281aedc70f7c707027367acd3234cb">ADDE</a>, </Highlight><Highlight kind="comment">// Add using carry</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a9cfc13d8dfcbb7d035be110b619ea741"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a9cfc13d8dfcbb7d035be110b619ea741">SUBC</a>, </Highlight><Highlight kind="comment">// Sub with carry</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a06e89dbcfaf0ceca94295988d35809c2"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a06e89dbcfaf0ceca94295988d35809c2">SUBE</a>, </Highlight><Highlight kind="comment">// Sub using carry</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a7f93dc1b4123a3d49e2a544960758ef1"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a7f93dc1b4123a3d49e2a544960758ef1">VMOVRRD</a>, </Highlight><Highlight kind="comment">// double to two gprs.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a0791f9172a1b74506504d1f22d81f389"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a0791f9172a1b74506504d1f22d81f389">VMOVDRR</a>, </Highlight><Highlight kind="comment">// Two gprs to double.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a240b00dd73991507ba0171aaad5613c2"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a240b00dd73991507ba0171aaad5613c2">VMOVSR</a>,  </Highlight><Highlight kind="comment">// move gpr to single, used for f32 literal constructed in a gpr</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ac40d2d97a5232355c7e4356a5b1b348f"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ac40d2d97a5232355c7e4356a5b1b348f">EH&#95;SJLJ&#95;SETJMP</a>,         </Highlight><Highlight kind="comment">// SjLj exception handling setjmp.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a9060e4d9fd2c82efb5271a282b477e6d"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a9060e4d9fd2c82efb5271a282b477e6d">EH&#95;SJLJ&#95;LONGJMP</a>,        </Highlight><Highlight kind="comment">// SjLj exception handling longjmp.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a415b28d48c69281b494b5676513b9729"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a415b28d48c69281b494b5676513b9729">EH&#95;SJLJ&#95;SETUP&#95;DISPATCH</a>, </Highlight><Highlight kind="comment">// SjLj exception handling setup&#95;dispatch.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae8db6245139cf9e51bf5d85ddb4aa40f"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae8db6245139cf9e51bf5d85ddb4aa40f">TC&#95;RETURN</a>, </Highlight><Highlight kind="comment">// Tail call return pseudo.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a663f1912d43363b57a06adfaabf0fedb"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a663f1912d43363b57a06adfaabf0fedb">THREAD&#95;POINTER</a>,</Highlight></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a91cab2531250dcbe6ff4002d96ba1f5a"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a91cab2531250dcbe6ff4002d96ba1f5a">DYN&#95;ALLOC</a>, </Highlight><Highlight kind="comment">// Dynamic allocation on the stack.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a7a2ddf62b8434c6d91a878826c541dad"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a7a2ddf62b8434c6d91a878826c541dad">MEMBARRIER&#95;MCR</a>, </Highlight><Highlight kind="comment">// Memory barrier (MCR)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a07da1ed30667d9280b73a46ef24e5fac"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a07da1ed30667d9280b73a46ef24e5fac">PRELOAD</a>, </Highlight><Highlight kind="comment">// Preload</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a6143acc30126957cfa4330ffa4383ba5"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a6143acc30126957cfa4330ffa4383ba5">WIN&#95;&#95;CHKSTK</a>, </Highlight><Highlight kind="comment">// Windows&#39; &#95;&#95;chkstk call to do stack probing.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a62d363916df0556c38dd1014c45b7a46"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a62d363916df0556c38dd1014c45b7a46">WIN&#95;&#95;DBZCHK</a>, </Highlight><Highlight kind="comment">// Windows&#39; divide by zero check</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a83135d8a8ab6d3b2bdc77560e7088a36"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a83135d8a8ab6d3b2bdc77560e7088a36">WLS</a>, </Highlight><Highlight kind="comment">// Low-overhead loops, While Loop Start branch. See t2WhileLoopStart</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ac09bfe85bbfd03505987fdae620a20bb"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ac09bfe85bbfd03505987fdae620a20bb">WLSSETUP</a>, </Highlight><Highlight kind="comment">// Setup for the iteration count of a WLS. See t2WhileLoopSetup.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a4dee32244ce74164a053c8c25bea9226"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a4dee32244ce74164a053c8c25bea9226">LOOP&#95;DEC</a>, </Highlight><Highlight kind="comment">// Really a part of LE, performs the sub</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38adaeab816ead72a28ed9c4282edcf2130"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38adaeab816ead72a28ed9c4282edcf2130">LE</a>,       </Highlight><Highlight kind="comment">// Low-overhead loops, Loop End</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a1e452bb26851eafc6364ba340c36ecf0"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a1e452bb26851eafc6364ba340c36ecf0">PREDICATE&#95;CAST</a>,  </Highlight><Highlight kind="comment">// Predicate cast for MVE i1 types</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a40f2efa7d8c9b15db57cc3500bba1f09"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a40f2efa7d8c9b15db57cc3500bba1f09">VECTOR&#95;REG&#95;CAST</a>, </Highlight><Highlight kind="comment">// Reinterpret the current contents of a vector register</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a9326d7ebc2b118b134db7934f6fa4713"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a9326d7ebc2b118b134db7934f6fa4713">MVESEXT</a>,  </Highlight><Highlight kind="comment">// Legalization aids for extending a vector into two/four vectors.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ad0fc91cb6c69b2e9e9ef67d896bd76a5"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ad0fc91cb6c69b2e9e9ef67d896bd76a5">MVEZEXT</a>,  </Highlight><Highlight kind="comment">//  or truncating two/four vectors into one. Eventually becomes</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38afcd7b69a3ab8e9b9c40b7a973d961b05"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38afcd7b69a3ab8e9b9c40b7a973d961b05">MVETRUNC</a>, </Highlight><Highlight kind="comment">//  stack store/load sequence, if not optimized to anything else.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a7c288956c8c8e43434e6ae8633daab64"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a7c288956c8c8e43434e6ae8633daab64">VCMP</a>,  </Highlight><Highlight kind="comment">// Vector compare.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a4ca5c4fa27f6ef68b659e9deaf7545c2"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a4ca5c4fa27f6ef68b659e9deaf7545c2">VCMPZ</a>, </Highlight><Highlight kind="comment">// Vector compare to zero.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a5878903e0ec87cb695f22d4851889df4"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a5878903e0ec87cb695f22d4851889df4">VTST</a>,  </Highlight><Highlight kind="comment">// Vector test bits.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Vector shift by vector</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a1a032e767ce6dc5a014b6cb6a980e15f"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a1a032e767ce6dc5a014b6cb6a980e15f">VSHLs</a>, </Highlight><Highlight kind="comment">// ...left/right by signed</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a051f7f7ea4fa4d22680fe300119e3b46"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a051f7f7ea4fa4d22680fe300119e3b46">VSHLu</a>, </Highlight><Highlight kind="comment">// ...left/right by unsigned</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Vector shift by immediate:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aee85fe37c0da86af1536a98c888f9150"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aee85fe37c0da86af1536a98c888f9150">VSHLIMM</a>,  </Highlight><Highlight kind="comment">// ...left</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a1eb3012ff65d306c3bfcda64ca53a17c"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a1eb3012ff65d306c3bfcda64ca53a17c">VSHRsIMM</a>, </Highlight><Highlight kind="comment">// ...right (signed)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ac2cc71438511eab862a4040d7dbdedc9"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ac2cc71438511eab862a4040d7dbdedc9">VSHRuIMM</a>, </Highlight><Highlight kind="comment">// ...right (unsigned)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Vector rounding shift by immediate:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae43d68e08454b25bde1237df049d4bfc"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae43d68e08454b25bde1237df049d4bfc">VRSHRsIMM</a>, </Highlight><Highlight kind="comment">// ...right (signed)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aeb906d5db57d71d1b2adf555f95ced45"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aeb906d5db57d71d1b2adf555f95ced45">VRSHRuIMM</a>, </Highlight><Highlight kind="comment">// ...right (unsigned)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a88fe6ff9aa04ed53f2d31971d85523c7"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a88fe6ff9aa04ed53f2d31971d85523c7">VRSHRNIMM</a>, </Highlight><Highlight kind="comment">// ...right narrow</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Vector saturating shift by immediate:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a0cd0628ba1ee0cbe2f3b27056d84e31d"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a0cd0628ba1ee0cbe2f3b27056d84e31d">VQSHLsIMM</a>,   </Highlight><Highlight kind="comment">// ...left (signed)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a49f0f08f662ff51ecc3221cee92c5ede"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a49f0f08f662ff51ecc3221cee92c5ede">VQSHLuIMM</a>,   </Highlight><Highlight kind="comment">// ...left (unsigned)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38adf824fd0265a67f9e20a992536543787"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38adf824fd0265a67f9e20a992536543787">VQSHLsuIMM</a>,  </Highlight><Highlight kind="comment">// ...left (signed to unsigned)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a9cecd45f88e494fe8828dd3b7e566547"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a9cecd45f88e494fe8828dd3b7e566547">VQSHRNsIMM</a>,  </Highlight><Highlight kind="comment">// ...right narrow (signed)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a1241f4af5ed5a4f37eed9e1490a3754e"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a1241f4af5ed5a4f37eed9e1490a3754e">VQSHRNuIMM</a>,  </Highlight><Highlight kind="comment">// ...right narrow (unsigned)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a1f8d979594f9d98e26744923151e7248"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a1f8d979594f9d98e26744923151e7248">VQSHRNsuIMM</a>, </Highlight><Highlight kind="comment">// ...right narrow (signed to unsigned)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Vector saturating rounding shift by immediate:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3bed0337c3e72d48b7acb7d944bc92a4"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3bed0337c3e72d48b7acb7d944bc92a4">VQRSHRNsIMM</a>,  </Highlight><Highlight kind="comment">// ...right narrow (signed)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a28fd5ec0d2731c2711f5019e65ea17fa"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a28fd5ec0d2731c2711f5019e65ea17fa">VQRSHRNuIMM</a>,  </Highlight><Highlight kind="comment">// ...right narrow (unsigned)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a8bbaf9840d99cfe346344a0fccf67870"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a8bbaf9840d99cfe346344a0fccf67870">VQRSHRNsuIMM</a>, </Highlight><Highlight kind="comment">// ...right narrow (signed to unsigned)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Vector shift and insert:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a1d077dec7708f42d7317b676157efc93"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a1d077dec7708f42d7317b676157efc93">VSLIIMM</a>, </Highlight><Highlight kind="comment">// ...left</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aa51bd387b70ce9454c4a1360f3479e1c"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aa51bd387b70ce9454c4a1360f3479e1c">VSRIIMM</a>, </Highlight><Highlight kind="comment">// ...right</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Vector get lane (VMOV scalar to ARM core register)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// (These are used for 8- and 16-bit element types only.)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ad78d1cfc271b51dc1c87c91401b87c57"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ad78d1cfc271b51dc1c87c91401b87c57">VGETLANEu</a>, </Highlight><Highlight kind="comment">// zero-extend vector extract element</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a29bc6cd8219e70572b8b113c230fea6e"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a29bc6cd8219e70572b8b113c230fea6e">VGETLANEs</a>, </Highlight><Highlight kind="comment">// sign-extend vector extract element</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Vector move immediate and move negated immediate:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a5efe47c12d5ebca8c56bd48eb9d612fc"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a5efe47c12d5ebca8c56bd48eb9d612fc">VMOVIMM</a>,</Highlight></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae3708ea7a9abaabaa0a7ae12fa5b5c4e"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae3708ea7a9abaabaa0a7ae12fa5b5c4e">VMVNIMM</a>,</Highlight></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Vector move f32 immediate:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a242d9487902c3ae2a3d9c3d1355f8246"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a242d9487902c3ae2a3d9c3d1355f8246">VMOVFPIMM</a>,</Highlight></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Move H &lt;-&gt; R, clearing top 16 bits</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3b1cd1c01c04128536b9cbe473629904"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3b1cd1c01c04128536b9cbe473629904">VMOVrh</a>,</Highlight></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38acb6fa97139e090fff02bc421e02451ed"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38acb6fa97139e090fff02bc421e02451ed">VMOVhr</a>,</Highlight></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Vector duplicate:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a50bbb022c555743f1805d3df3ee98adb"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a50bbb022c555743f1805d3df3ee98adb">VDUP</a>,</Highlight></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a64c0bb0345ba1b69528dd52da797f6a7"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a64c0bb0345ba1b69528dd52da797f6a7">VDUPLANE</a>,</Highlight></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Vector shuffles:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ad428215f2bb2c30a97d6de6d14d6ccdf"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ad428215f2bb2c30a97d6de6d14d6ccdf">VEXT</a>,   </Highlight><Highlight kind="comment">// extract</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aed9adca906655e17ad5db993e80cc90f"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aed9adca906655e17ad5db993e80cc90f">VREV64</a>, </Highlight><Highlight kind="comment">// reverse elements within 64-bit doublewords</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a96babbe11f5e86cf3b02a0064c03c84e"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a96babbe11f5e86cf3b02a0064c03c84e">VREV32</a>, </Highlight><Highlight kind="comment">// reverse elements within 32-bit words</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a612cd894d3df73b6e47707d1fc1da974"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a612cd894d3df73b6e47707d1fc1da974">VREV16</a>, </Highlight><Highlight kind="comment">// reverse elements within 16-bit halfwords</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a2ce278a3ff293b574f11d4ee0276770d"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a2ce278a3ff293b574f11d4ee0276770d">VZIP</a>,   </Highlight><Highlight kind="comment">// zip (interleave)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3d175a42f3d21e9d95bc684768de999a"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3d175a42f3d21e9d95bc684768de999a">VUZP</a>,   </Highlight><Highlight kind="comment">// unzip (deinterleave)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a78557d58c18ae631207ea472be421497"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a78557d58c18ae631207ea472be421497">VTRN</a>,   </Highlight><Highlight kind="comment">// transpose</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a23b7689832a24fd3eea55be8583bee87"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a23b7689832a24fd3eea55be8583bee87">VTBL1</a>,  </Highlight><Highlight kind="comment">// 1-register shuffle with mask</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38abf641d085a1191fdfe9f91624d8078a6"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38abf641d085a1191fdfe9f91624d8078a6">VTBL2</a>,  </Highlight><Highlight kind="comment">// 2-register shuffle with mask</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ac2f455684efb89d120029b7a65acd013"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ac2f455684efb89d120029b7a65acd013">VMOVN</a>,  </Highlight><Highlight kind="comment">// MVE vmovn</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// MVE Saturating truncates</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a883cd6fb091beb1d5da94e6bf2eb086a"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a883cd6fb091beb1d5da94e6bf2eb086a">VQMOVNs</a>, </Highlight><Highlight kind="comment">// Vector (V) Saturating (Q) Move and Narrow (N), signed (s)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af1218b9767cbe26dbbbd375286b55c0a"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af1218b9767cbe26dbbbd375286b55c0a">VQMOVNu</a>, </Highlight><Highlight kind="comment">// Vector (V) Saturating (Q) Move and Narrow (N), unsigned (u)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// MVE float &lt;&gt; half converts</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a9a82260a4232967f7e3cf177fa2e8ced"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a9a82260a4232967f7e3cf177fa2e8ced">VCVTN</a>, </Highlight><Highlight kind="comment">// MVE vcvt f32 -&gt; f16, truncating into either the bottom or top</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><Highlight kind="normal">           </Highlight><Highlight kind="comment">// lanes</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a99edb50eab987b63533cb44fe744a28e"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a99edb50eab987b63533cb44fe744a28e">VCVTL</a>, </Highlight><Highlight kind="comment">// MVE vcvt f16 -&gt; f32, extending from either the bottom or top lanes</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// MVE VIDUP instruction, taking a start value and increment.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a6fb8d68b511745372ea9df95347a6ea4"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a6fb8d68b511745372ea9df95347a6ea4">VIDUP</a>,</Highlight></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Vector multiply long:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af545e63f1ef20c06d5a6dbe6c1ec2097"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af545e63f1ef20c06d5a6dbe6c1ec2097">VMULLs</a>, </Highlight><Highlight kind="comment">// ...signed</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af8c95bf2b6ad98c19fbaeaef1e82dd28"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af8c95bf2b6ad98c19fbaeaef1e82dd28">VMULLu</a>, </Highlight><Highlight kind="comment">// ...unsigned</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a0ea65604b43fdf53982b2e0c2622abcc"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a0ea65604b43fdf53982b2e0c2622abcc">VQDMULH</a>, </Highlight><Highlight kind="comment">// MVE vqdmulh instruction</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// MVE reductions</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a2c3d99682d5c725adcbe430bc69b9c99"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a2c3d99682d5c725adcbe430bc69b9c99">VADDVs</a>,  </Highlight><Highlight kind="comment">// sign- or zero-extend the elements of a vector to i32,</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ada29df039613d536f11af709cf7691ee"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ada29df039613d536f11af709cf7691ee">VADDVu</a>,  </Highlight><Highlight kind="comment">//   add them all together, and return an i32 of their sum</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a4c7e4505cb2d2b464754f62cd8656c5c"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a4c7e4505cb2d2b464754f62cd8656c5c">VADDVps</a>, </Highlight><Highlight kind="comment">// Same as VADDV&#91;su&#93; but with a v4i1 predicate mask</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a242d064c1ca083654f87ca5f7278fff9"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a242d064c1ca083654f87ca5f7278fff9">VADDVpu</a>,</Highlight></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a7f60e06779eb757bcaadbbc7f1b38de2"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a7f60e06779eb757bcaadbbc7f1b38de2">VADDLVs</a>,  </Highlight><Highlight kind="comment">// sign- or zero-extend elements to i64 and sum, returning</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a28b0ceeefba427b139e09b5850ab9389"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a28b0ceeefba427b139e09b5850ab9389">VADDLVu</a>,  </Highlight><Highlight kind="comment">//   the low and high 32-bit halves of the sum</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a359ec09c5b0bea8d8e73795738c74b8f"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a359ec09c5b0bea8d8e73795738c74b8f">VADDLVAs</a>, </Highlight><Highlight kind="comment">// Same as VADDLV&#91;su&#93; but also add an input accumulator</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ac255df83083c0579aa5acc39a0a53b92"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ac255df83083c0579aa5acc39a0a53b92">VADDLVAu</a>, </Highlight><Highlight kind="comment">//   provided as low and high halves</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38add9d7dd92c2e0454947271184f9cea92"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38add9d7dd92c2e0454947271184f9cea92">VADDLVps</a>, </Highlight><Highlight kind="comment">// Same as VADDLV&#91;su&#93; but with a v4i1 predicate mask</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38adeeb8ac961b16f30b10b1dc668788211"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38adeeb8ac961b16f30b10b1dc668788211">VADDLVpu</a>,</Highlight></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a245dab1b37a3890669c0d774172abfe7"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a245dab1b37a3890669c0d774172abfe7">VADDLVAps</a>, </Highlight><Highlight kind="comment">// Same as VADDLVp&#91;su&#93; but with a v4i1 predicate mask</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a148d0603e46bd5ffddda6bbc2c835158"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a148d0603e46bd5ffddda6bbc2c835158">VADDLVApu</a>,</Highlight></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a67e82cfd8b584d35f5de2e40870dbde5"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a67e82cfd8b584d35f5de2e40870dbde5">VMLAVs</a>, </Highlight><Highlight kind="comment">// sign- or zero-extend the elements of two vectors to i32, multiply</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a5ba46f411106d2444bd93b563cf6da00"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a5ba46f411106d2444bd93b563cf6da00">VMLAVu</a>, </Highlight><Highlight kind="comment">//   them and add the results together, returning an i32 of the sum</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae82b066f510c369e1b2547cb8a79e1da"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae82b066f510c369e1b2547cb8a79e1da">VMLAVps</a>, </Highlight><Highlight kind="comment">// Same as VMLAV&#91;su&#93; with a v4i1 predicate mask</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a0fe5e78ddb0f285dc76fcb5205114739"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a0fe5e78ddb0f285dc76fcb5205114739">VMLAVpu</a>,</Highlight></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a214985f7b88b1d15a7103b432dba2dbb"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a214985f7b88b1d15a7103b432dba2dbb">VMLALVs</a>,  </Highlight><Highlight kind="comment">// Same as VMLAV but with i64, returning the low and</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ab4543c9ea891307c00d497963828365c"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ab4543c9ea891307c00d497963828365c">VMLALVu</a>,  </Highlight><Highlight kind="comment">//   high 32-bit halves of the sum</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a57f53fc571f810653378d8d37eac942f"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a57f53fc571f810653378d8d37eac942f">VMLALVps</a>, </Highlight><Highlight kind="comment">// Same as VMLALV&#91;su&#93; with a v4i1 predicate mask</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aed2014a73c494554ab58c7e78e321c0c"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aed2014a73c494554ab58c7e78e321c0c">VMLALVpu</a>,</Highlight></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aa21f7a01a26f04604b61652864d577c1"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aa21f7a01a26f04604b61652864d577c1">VMLALVAs</a>,  </Highlight><Highlight kind="comment">// Same as VMLALV but also add an input accumulator</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3fe835d935b0d36f42b92c9da35f3d03"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3fe835d935b0d36f42b92c9da35f3d03">VMLALVAu</a>,  </Highlight><Highlight kind="comment">//   provided as low and high halves</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a9ae951d2026826f66fdf04140182f172"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a9ae951d2026826f66fdf04140182f172">VMLALVAps</a>, </Highlight><Highlight kind="comment">// Same as VMLALVA&#91;su&#93; with a v4i1 predicate mask</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a0577099955f7fe7aa79056f0806e05b6"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a0577099955f7fe7aa79056f0806e05b6">VMLALVApu</a>,</Highlight></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a7c4161403878bfbc24c4d805a52f86a6"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a7c4161403878bfbc24c4d805a52f86a6">VMINVu</a>, </Highlight><Highlight kind="comment">// Find minimum unsigned value of a vector and register</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a7f9beb5d6e4fe4922bf922562b678d54"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a7f9beb5d6e4fe4922bf922562b678d54">VMINVs</a>, </Highlight><Highlight kind="comment">// Find minimum signed value of a vector and register</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a78c333b77e384722c73b2f1ecf172160"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a78c333b77e384722c73b2f1ecf172160">VMAXVu</a>, </Highlight><Highlight kind="comment">// Find maximum unsigned value of a vector and register</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a609627e5fb4559af076d1b1dbb0ff536"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a609627e5fb4559af076d1b1dbb0ff536">VMAXVs</a>, </Highlight><Highlight kind="comment">// Find maximum signed value of a vector and register</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aed7b9527784ba4e06dcf95704002dc24"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aed7b9527784ba4e06dcf95704002dc24">SMULWB</a>,  </Highlight><Highlight kind="comment">// Signed multiply word by half word, bottom</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a8193c5897199f248b53c6fff20ce18f2"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a8193c5897199f248b53c6fff20ce18f2">SMULWT</a>,  </Highlight><Highlight kind="comment">// Signed multiply word by half word, top</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a8d9d96ad008a475ebbff8e366bbc1eb6"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a8d9d96ad008a475ebbff8e366bbc1eb6">UMLAL</a>,   </Highlight><Highlight kind="comment">// 64bit Unsigned Accumulate Multiply</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aa174d9797327e782f169f497338fac95"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aa174d9797327e782f169f497338fac95">SMLAL</a>,   </Highlight><Highlight kind="comment">// 64bit Signed Accumulate Multiply</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ac3dd723ee353ee1368f2ff900ed799b5"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ac3dd723ee353ee1368f2ff900ed799b5">UMAAL</a>,   </Highlight><Highlight kind="comment">// 64-bit Unsigned Accumulate Accumulate Multiply</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a5faaa77b1082966846b8847f5d53479d"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a5faaa77b1082966846b8847f5d53479d">SMLALBB</a>, </Highlight><Highlight kind="comment">// 64-bit signed accumulate multiply bottom, bottom 16</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a9982953b4608d6356bd7fe3c4c4fe9c0"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a9982953b4608d6356bd7fe3c4c4fe9c0">SMLALBT</a>, </Highlight><Highlight kind="comment">// 64-bit signed accumulate multiply bottom, top 16</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a7304a9dad68e35cedd3286fc2d51bee5"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a7304a9dad68e35cedd3286fc2d51bee5">SMLALTB</a>, </Highlight><Highlight kind="comment">// 64-bit signed accumulate multiply top, bottom 16</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a33ecfe3938a12d2b6b83a69094a33d29"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a33ecfe3938a12d2b6b83a69094a33d29">SMLALTT</a>, </Highlight><Highlight kind="comment">// 64-bit signed accumulate multiply top, top 16</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a644e5045736cf38a240f0dfca62326a8"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a644e5045736cf38a240f0dfca62326a8">SMLALD</a>,  </Highlight><Highlight kind="comment">// Signed multiply accumulate long dual</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a5641512dd01cc6fe498224ca1eba86fb"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a5641512dd01cc6fe498224ca1eba86fb">SMLALDX</a>, </Highlight><Highlight kind="comment">// Signed multiply accumulate long dual exchange</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a480659fe96e678969ce3c1a631e48bb0"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a480659fe96e678969ce3c1a631e48bb0">SMLSLD</a>,  </Highlight><Highlight kind="comment">// Signed multiply subtract long dual</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38adb2fe2066e41ba120b8fb629da865cfd"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38adb2fe2066e41ba120b8fb629da865cfd">SMLSLDX</a>, </Highlight><Highlight kind="comment">// Signed multiply subtract long dual exchange</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a729d32c1741fc630eb5a56a1b49a82ab"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a729d32c1741fc630eb5a56a1b49a82ab">SMMLAR</a>,  </Highlight><Highlight kind="comment">// Signed multiply long, round and add</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3987385722cf9bbe7ea0d090bc06b722"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3987385722cf9bbe7ea0d090bc06b722">SMMLSR</a>,  </Highlight><Highlight kind="comment">// Signed multiply long, subtract and round</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Single Lane QADD8 and QADD16. Only the bottom lane. That&#39;s what the b</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// stands for.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af914da04c6db0f9697158bf86d51bd02"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af914da04c6db0f9697158bf86d51bd02">QADD8b</a>,</Highlight></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a41ec5a4a3fcc7e41263a4bc0b6a69c65"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a41ec5a4a3fcc7e41263a4bc0b6a69c65">QSUB8b</a>,</Highlight></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a83728aad1cd6a81514525c49fc23ce17"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a83728aad1cd6a81514525c49fc23ce17">QADD16b</a>,</Highlight></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aad9651faf4a6694a93228858973219b5"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aad9651faf4a6694a93228858973219b5">QSUB16b</a>,</Highlight></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a2ffd7790f42a2c3092b83e37c7fe3da9"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a2ffd7790f42a2c3092b83e37c7fe3da9">UQADD8b</a>,</Highlight></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae378627a128dd34c938348e5552bd468"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae378627a128dd34c938348e5552bd468">UQSUB8b</a>,</Highlight></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ad0f2aceb3ee7cd23f8b352d8580169a4"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ad0f2aceb3ee7cd23f8b352d8580169a4">UQADD16b</a>,</Highlight></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aeff71ef40fdc565429b4de72440a8500"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aeff71ef40fdc565429b4de72440a8500">UQSUB16b</a>,</Highlight></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Operands of the standard BUILD&#95;VECTOR node are not legalized, which</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// is fine if BUILD&#95;VECTORs are always lowered to shuffles or other</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// operations, but for ARM some BUILD&#95;VECTORs are legal as-is and their</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// operands need to be legalized.  Define an ARM-specific version of</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// BUILD&#95;VECTOR for this purpose.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a9b3b5c8aca58fc851520aab312b46637"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a9b3b5c8aca58fc851520aab312b46637">BUILD&#95;VECTOR</a>,</Highlight></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Bit-field insert</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a109dda4df2be3a46022e3600484f4efb"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a109dda4df2be3a46022e3600484f4efb">BFI</a>,</Highlight></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Vector OR with immediate</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a4fdb743470b16a85839369a93cc26368"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a4fdb743470b16a85839369a93cc26368">VORRIMM</a>,</Highlight></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Vector AND with NOT of immediate</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aeb5a51baba9276b3e2ea25b7ac5b8806"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aeb5a51baba9276b3e2ea25b7ac5b8806">VBICIMM</a>,</Highlight></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Pseudo vector bitwise select</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38acc417089525086253ff4296bd2f07f0b"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38acc417089525086253ff4296bd2f07f0b">VBSP</a>,</Highlight></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Pseudo-instruction representing a memory copy using ldm/stm</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// instructions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aec586817cf51a463ca101fab0ce085da"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aec586817cf51a463ca101fab0ce085da">MEMCPY</a>,</Highlight></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Pseudo-instruction representing a memory copy using a tail predicated</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// loop</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a98b514a4c87eb38220d1b8636145e6b2"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a98b514a4c87eb38220d1b8636145e6b2">MEMCPYLOOP</a>,</Highlight></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Pseudo-instruction representing a memset using a tail predicated</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// loop</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a8de12fac953b4c453629b726bc9e1f5f"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a8de12fac953b4c453629b726bc9e1f5f">MEMSETLOOP</a>,</Highlight></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// V8.1MMainline condition select</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a7fa873eda688ec241983ec07abb187bb"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a7fa873eda688ec241983ec07abb187bb">CSINV</a>, </Highlight><Highlight kind="comment">// Conditional select invert.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a2f975a28397d8aaddaf658d8f09f0086"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a2f975a28397d8aaddaf658d8f09f0086">CSNEG</a>, </Highlight><Highlight kind="comment">// Conditional select negate.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38abc844212c86a5d4665e522f7a7de6610"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38abc844212c86a5d4665e522f7a7de6610">CSINC</a>, </Highlight><Highlight kind="comment">// Conditional select increment.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Vector load N-element structure to all lanes:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aaf8a4de44ba3bf301fc2e0a53b21ddaf"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aaf8a4de44ba3bf301fc2e0a53b21ddaf">FIRST&#95;MEMORY&#95;OPCODE</a>,</Highlight></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a736037fbdc5e0e5d5c0fff76584255d4"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a736037fbdc5e0e5d5c0fff76584255d4">VLD1DUP</a> = <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aaf8a4de44ba3bf301fc2e0a53b21ddaf">FIRST&#95;MEMORY&#95;OPCODE</a>,</Highlight></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a81b77974c326f91d888b4f7c7346440d"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a81b77974c326f91d888b4f7c7346440d">VLD2DUP</a>,</Highlight></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aeb8a7ec48dfdbb30f676f1f9ed78515e"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aeb8a7ec48dfdbb30f676f1f9ed78515e">VLD3DUP</a>,</Highlight></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a682019fb60ebfdcb1b6c12bef90e81d1"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a682019fb60ebfdcb1b6c12bef90e81d1">VLD4DUP</a>,</Highlight></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// NEON loads with post-increment base updates:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aeb657e0aaf4405a13d3379c9ef08c5e1"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aeb657e0aaf4405a13d3379c9ef08c5e1">VLD1&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3e74c01534bbe58a9716c4ed9afb552b"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3e74c01534bbe58a9716c4ed9afb552b">VLD2&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a2dcef9e9a88a5601e3615bd024f89ebc"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a2dcef9e9a88a5601e3615bd024f89ebc">VLD3&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38acbc76b0e9da47cff86f227b76a101877"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38acbc76b0e9da47cff86f227b76a101877">VLD4&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aef111725b7a6bc348025dbe88c610e52"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aef111725b7a6bc348025dbe88c610e52">VLD2LN&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ad1a20b1fad0a456eeea32953e3711d67"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ad1a20b1fad0a456eeea32953e3711d67">VLD3LN&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af06cac064eb63dda89fc54210230c6c7"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af06cac064eb63dda89fc54210230c6c7">VLD4LN&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a78c1ef042ed87df90fd74a2b0aa328af"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a78c1ef042ed87df90fd74a2b0aa328af">VLD1DUP&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aeecdd98f156fccc64b091ed05e2a7fa2"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aeecdd98f156fccc64b091ed05e2a7fa2">VLD2DUP&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a55c84e4b70ccda76faa80ac003a66b86"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a55c84e4b70ccda76faa80ac003a66b86">VLD3DUP&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a8cae6c5ad12cf66a9b86fe48082bd9d1"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a8cae6c5ad12cf66a9b86fe48082bd9d1">VLD4DUP&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a45f54d04d055263cfafa769c509612fd"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a45f54d04d055263cfafa769c509612fd">VLD1x2&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a0d8581feb563228efaea68ab27e9c4d8"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a0d8581feb563228efaea68ab27e9c4d8">VLD1x3&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3b00cfff1a8708169d95c639b46e54ac"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a3b00cfff1a8708169d95c639b46e54ac">VLD1x4&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// NEON stores with post-increment base updates:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a66260b6c8cb9ac5ae51cb28d85f8609a"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a66260b6c8cb9ac5ae51cb28d85f8609a">VST1&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af6a4c6bf81470b0f47fb5ea7d02c9422"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af6a4c6bf81470b0f47fb5ea7d02c9422">VST2&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a46ce1e04c61117e5b760e27351c2c209"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a46ce1e04c61117e5b760e27351c2c209">VST3&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a8994129f9ac9818ba7865a6df6194a15"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a8994129f9ac9818ba7865a6df6194a15">VST4&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a4fb391704986986d277b0e9f9defe47d"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a4fb391704986986d277b0e9f9defe47d">VST2LN&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a0e4c9035a762f061faadf268d28ed841"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a0e4c9035a762f061faadf268d28ed841">VST3LN&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a1d949f0d6adbeca42c5d9084223611fa"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a1d949f0d6adbeca42c5d9084223611fa">VST4LN&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aec8fdde21c8237d416596c48a6c860b1"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aec8fdde21c8237d416596c48a6c860b1">VST1x2&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae328404e440614fcb54df7ac51f11044"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38ae328404e440614fcb54df7ac51f11044">VST1x3&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a38899d122ffababe99e5c66ba98a5c4a"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a38899d122ffababe99e5c66ba98a5c4a">VST1x4&#95;UPD</a>,</Highlight></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Load/Store of dual registers</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af367450e974cd6c5a4d38caf2ac57f40"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38af367450e974cd6c5a4d38caf2ac57f40">LDRD</a>,</Highlight></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a8a90f7542d552553f83027180bce5ca8"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a8a90f7542d552553f83027180bce5ca8">STRD</a>,</Highlight></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361" lineLink="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a10b8940aa5146883d97beb2f1b728168"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a10b8940aa5146883d97beb2f1b728168">LAST&#95;MEMORY&#95;OPCODE</a> = <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a8a90f7542d552553f83027180bce5ca8">STRD</a>,</Highlight></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="comment">// end namespace ARMISD</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal">ARM &#123;</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><Highlight kind="comment">  /// Possible values of current rounding mode, which is specified in bits</Highlight></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368"><Highlight kind="comment">  /// 23:22 of FPSCR.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369" lineLink="/docs/api/namespaces/llvm/arm/#a9823fab9646de6bf3198f3e1b87b63d3"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/arm/#a9823fab9646de6bf3198f3e1b87b63d3">Rounding</a> &#123;</Highlight></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370" lineLink="/docs/api/namespaces/llvm/arm/#a9823fab9646de6bf3198f3e1b87b63d3a22e64a34422d7bd71ae9b19851eabb08"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/arm/#a9823fab9646de6bf3198f3e1b87b63d3a22e64a34422d7bd71ae9b19851eabb08">RN</a> = 0,    </Highlight><Highlight kind="comment">// Round to Nearest</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371" lineLink="/docs/api/namespaces/llvm/arm/#a9823fab9646de6bf3198f3e1b87b63d3a2dfcc39d5e1fd86878ce67e756bd802b"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/arm/#a9823fab9646de6bf3198f3e1b87b63d3a2dfcc39d5e1fd86878ce67e756bd802b">RP</a> = 1,    </Highlight><Highlight kind="comment">// Round towards Plus infinity</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372" lineLink="/docs/api/namespaces/llvm/arm/#a9823fab9646de6bf3198f3e1b87b63d3a8bcbda81a2052d841f55ddaa848b1ba8"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/arm/#a9823fab9646de6bf3198f3e1b87b63d3a8bcbda81a2052d841f55ddaa848b1ba8">RM</a> = 2,    </Highlight><Highlight kind="comment">// Round towards Minus infinity</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373" lineLink="/docs/api/namespaces/llvm/arm/#a9823fab9646de6bf3198f3e1b87b63d3a5773efed7b44125b7228c1f1f8cef425"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/arm/#a9823fab9646de6bf3198f3e1b87b63d3a5773efed7b44125b7228c1f1f8cef425">RZ</a> = 3,    </Highlight><Highlight kind="comment">// Round towards Zero</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374" lineLink="/docs/api/namespaces/llvm/arm/#a9823fab9646de6bf3198f3e1b87b63d3a6601f08fe10ca07d434d5aa029990c08"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/arm/#a9823fab9646de6bf3198f3e1b87b63d3a6601f08fe10ca07d434d5aa029990c08">rmMask</a> = 3 </Highlight><Highlight kind="comment">// Bit mask selecting rounding mode</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Bit position of rounding mode bits in FPSCR.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378" lineLink="/docs/api/namespaces/llvm/arm/#aa15a7b8c66d1de152333d8a6424c82bb"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/arm/#aa15a7b8c66d1de152333d8a6424c82bb">RoundingBitsPos</a> = 22;</Highlight></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Bits of floating-point status. These are NZCV flags, QC bit and cumulative</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// FP exception bits.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382" lineLink="/docs/api/namespaces/llvm/arm/#a4715574e6e313707f118a156314bcb41"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/arm/#a4715574e6e313707f118a156314bcb41">FPStatusBits</a> = 0xf800009f;</Highlight></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Some bits in the FPSCR are not yet defined.  They must be preserved when</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// modifying the contents.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386" lineLink="/docs/api/namespaces/llvm/arm/#a877b4068130202e03dc283f3a6b70096"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/arm/#a877b4068130202e03dc283f3a6b70096">FPReservedBits</a> = 0x00006060;</Highlight></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="comment">// namespace ARM</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><Highlight kind="comment">  /// Define some predicates that are used for node matching.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/arm">ARM</a> &#123;</Highlight></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/arm/#a067ab6b664469ca9dd5082abb10cd2e9">isBitFieldInvertedMask</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> v);</Highlight></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="comment">// end namespace ARM</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//===--------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//  ARMTargetLowering - ARM Implementation of the TargetLowering interface</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399" lineLink="/docs/api/classes/llvm/armtargetlowering"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/armtargetlowering/#aa782c58995f9a6e00cf5a8500a9a8508">ARMTargetLowering</a> : </Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetlowering/#aaa96f111a59a7a2e7f9c689b344543df">TargetLowering</a> &#123;</Highlight></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Copying needed for an outgoing byval argument.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> ByValCopyKind &#123;</Highlight></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Argument is already in the correct location, no copy needed.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403"><Highlight kind="normal">      NoCopy,</Highlight></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Argument value is currently in the local stack frame, needs copying to</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// outgoing arguemnt area.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406"><Highlight kind="normal">      CopyOnce,</Highlight></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Argument value is currently in the outgoing argument area, but not at</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// the correct offset, so needs copying via a temporary in local stack</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// space.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><Highlight kind="normal">      CopyViaTemp,</Highlight></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"><Highlight kind="normal">    &#125;;</Highlight></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">explicit</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#aa782c58995f9a6e00cf5a8500a9a8508">ARMTargetLowering</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetmachine">TargetMachine</a> &amp;TM,</Highlight></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415"><Highlight kind="normal">                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> &amp;STI);</Highlight></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#abd1b16a5f1b13b4d1d5fdf835f43791c">getJumpTableEncoding</a>() </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#ad605f833179d4fecc1f4e0e8ca0fe2f1">useSoftFloat</a>() </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/classes/llvm/armtargetlowering/#a69482bf1572254076b1544aecb6fd46e">LowerOperation</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><Highlight kind="comment">    /// ReplaceNodeResults - Replace the results of node with an illegal result</Highlight></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><Highlight kind="comment">    /// type with new values built out of custom code.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a28af47b21a8953afd3568b40acf3424d">ReplaceNodeResults</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;SDValue&gt;</a>&amp;<a href="/docs/api/files/lib/lib/analysis/aliasanalysis-cpp/#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</Highlight></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><Highlight kind="normal">                            <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">char</Highlight><Highlight kind="normal"> &#42;<a href="/docs/api/classes/llvm/armtargetlowering/#ab05dc466c15a454c07f2993dab74472f">getTargetNodeName</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opcode) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429" lineLink="/docs/api/classes/llvm/armtargetlowering/#a839aa57e2284019e487e2dc66877e925"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a839aa57e2284019e487e2dc66877e925">isSelectSupported</a>(<a href="/docs/api/classes/llvm/targetloweringbase/#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a> Kind)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// ARM does not support scalar condition selects on vectors.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> (Kind != <a href="/docs/api/classes/llvm/targetloweringbase/#a575e134a5e8414029a5c4a284858e6cda14714058f9e9eb27b0a4ec62d23bddd5">ScalarCondVectorVal</a>);</Highlight></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a02f2e4fa534673c5a1afbba067f81319">isReadOnly</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a> &#42;GV) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436"><Highlight kind="comment">    /// getSetCCResultType - Return the value type to use for ISD::SETCC.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/evt">EVT</a> <a href="/docs/api/classes/llvm/armtargetlowering/#a667a905e2496f6b0b9c7915a97f58da1">getSetCCResultType</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp;Context,</Highlight></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><Highlight kind="normal">                           <a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</Highlight></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/armtargetlowering/#a6820d09b4db5654cd1377d3ab63b3e01">EmitInstrWithCustomInserter</a>(<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442"><Highlight kind="normal">                                <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a6cdddfff71264f7e1e744fdea34085d3">AdjustInstrPostInstrSelection</a>(<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"><Highlight kind="normal">                                       <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/classes/node">Node</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/classes/llvm/armtargetlowering/#a4ba6b9afcc5b700d4c09664b5fa009d9">PerformCMOVCombine</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/classes/llvm/armtargetlowering/#ab051a4c12430b297d1465afcb7cf8485">PerformBRCONDCombine</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/classes/llvm/armtargetlowering/#ada7b7dfe4d829cdafff6278e361547df">PerformCMOVToBFICombine</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/classes/llvm/armtargetlowering/#a42aa092f2811f72cad69b42cc2e4bb64">PerformIntrinsicCombine</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/classes/llvm/armtargetlowering/#a589928ae94c1e14b50e374c6a1146c60">PerformMVEExtCombine</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/classes/llvm/armtargetlowering/#a35a55a457bfc044d33bdeb4811532531">PerformMVETruncCombine</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/classes/llvm/armtargetlowering/#a8e96878324f2ca0f847e369f839cfd23">PerformDAGCombine</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a655de0b9ba51c463a01a23651abb0cf7">SimplifyDemandedBitsForTargetNode</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>,</Highlight></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456"><Highlight kind="normal">                                           </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp;OriginalDemandedBits,</Highlight></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457"><Highlight kind="normal">                                           </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp;OriginalDemandedElts,</Highlight></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458"><Highlight kind="normal">                                           <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp;Known,</Highlight></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459"><Highlight kind="normal">                                           TargetLoweringOpt &amp;TLO,</Highlight></CodeLine>
<Link id="l00460" /><CodeLine lineNumber="460"><Highlight kind="normal">                                           </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00461" /><CodeLine lineNumber="461"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00462" /><CodeLine lineNumber="462"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#ac2cd92359d9b981db40c3cc07f20249d">isDesirableToTransformToIntegerOp</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opc, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00463" /><CodeLine lineNumber="463"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00464" /><CodeLine lineNumber="464"><Highlight kind="comment">    /// allowsMisalignedMemoryAccesses - Returns true if the target allows</Highlight></CodeLine>
<Link id="l00465" /><CodeLine lineNumber="465"><Highlight kind="comment">    /// unaligned memory accesses of the specified type. Returns whether it</Highlight></CodeLine>
<Link id="l00466" /><CodeLine lineNumber="466"><Highlight kind="comment">    /// is &quot;fast&quot; by reference in the second argument.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00467" /><CodeLine lineNumber="467"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#ac897a80df1070effb9d5a5b6a023c5d0">allowsMisalignedMemoryAccesses</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> VT, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> AddrSpace,</Highlight></CodeLine>
<Link id="l00468" /><CodeLine lineNumber="468"><Highlight kind="normal">                                        <a href="/docs/api/structs/llvm/align">Align</a> Alignment,</Highlight></CodeLine>
<Link id="l00469" /><CodeLine lineNumber="469"><Highlight kind="normal">                                        <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags,</Highlight></CodeLine>
<Link id="l00470" /><CodeLine lineNumber="470"><Highlight kind="normal">                                        </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> &#42;<a href="/docs/api/namespaces/llvm/callingconv/#ac6aa1387c4375260e2468eb5a77fdb4cabc8e2ee40a84687a9e12fd08784b87ba">Fast</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00471" /><CodeLine lineNumber="471"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00472" /><CodeLine lineNumber="472"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/evt">EVT</a> <a href="/docs/api/classes/llvm/armtargetlowering/#abd29a7e70a14fb7b45ff277e5c935424">getOptimalMemOpType</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/memop">MemOp</a> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>,</Highlight></CodeLine>
<Link id="l00473" /><CodeLine lineNumber="473"><Highlight kind="normal">                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> AttributeList &amp;FuncAttributes) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00474" /><CodeLine lineNumber="474"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00475" /><CodeLine lineNumber="475"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a766bc050b0a294104d02f41e0047e0ba">isTruncateFree</a>(<a href="/docs/api/classes/llvm/type">Type</a> &#42;SrcTy, <a href="/docs/api/classes/llvm/type">Type</a> &#42;DstTy) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00476" /><CodeLine lineNumber="476"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a766bc050b0a294104d02f41e0047e0ba">isTruncateFree</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> SrcVT, <a href="/docs/api/structs/llvm/evt">EVT</a> DstVT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00477" /><CodeLine lineNumber="477"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a8d59d0a2b9e117e74cd61f315aabf247">isZExtFree</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, <a href="/docs/api/structs/llvm/evt">EVT</a> VT2) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00478" /><CodeLine lineNumber="478"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/type">Type</a>&#42; <a href="/docs/api/classes/llvm/armtargetlowering/#ab32574e30e8d85eaa2f692d8fc3c6766">shouldConvertSplatType</a>(<a href="/docs/api/classes/llvm/shufflevectorinst">ShuffleVectorInst</a>&#42; SVI) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00479" /><CodeLine lineNumber="479"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00480" /><CodeLine lineNumber="480"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a350cbdd9ddbb2a048799fca9d93f3993">isFNegFree</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00481" /><CodeLine lineNumber="481"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00482" /><CodeLine lineNumber="482"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#acb7284db7f63030c26cd605c4afd7fa6">isVectorLoadExtDesirable</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> ExtVal) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00483" /><CodeLine lineNumber="483"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00484" /><CodeLine lineNumber="484"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#adaf74e11d3b6f4feaee9dd7711e92202">allowTruncateForTailCall</a>(<a href="/docs/api/classes/llvm/type">Type</a> &#42;Ty1, <a href="/docs/api/classes/llvm/type">Type</a> &#42;Ty2) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00485" /><CodeLine lineNumber="485"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00486" /><CodeLine lineNumber="486"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00487" /><CodeLine lineNumber="487"><Highlight kind="comment">    /// isLegalAddressingMode - Return true if the addressing mode represented</Highlight></CodeLine>
<Link id="l00488" /><CodeLine lineNumber="488"><Highlight kind="comment">    /// by AM is legal for this target, for a load/store of the specified type.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00489" /><CodeLine lineNumber="489"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a14ba388c0893657958340f94a164faa9">isLegalAddressingMode</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/msp430/lib/target/msp430/disassembler/msp430disassembler-cpp/#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM,</Highlight></CodeLine>
<Link id="l00490" /><CodeLine lineNumber="490"><Highlight kind="normal">                               <a href="/docs/api/classes/llvm/type">Type</a> &#42;Ty, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> AS,</Highlight></CodeLine>
<Link id="l00491" /><CodeLine lineNumber="491"><Highlight kind="normal">                               <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00492" /><CodeLine lineNumber="492"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00493" /><CodeLine lineNumber="493"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a1b478e338eb3e2c6ab20ac7462896c58">isLegalT2ScaledAddressingMode</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/msp430/lib/target/msp430/disassembler/msp430disassembler-cpp/#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00494" /><CodeLine lineNumber="494"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00495" /><CodeLine lineNumber="495"><Highlight kind="comment">    /// Returns true if the addressing mode representing by AM is legal</Highlight></CodeLine>
<Link id="l00496" /><CodeLine lineNumber="496"><Highlight kind="comment">    /// for the Thumb1 target, for a load/store of the specified type.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00497" /><CodeLine lineNumber="497"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a221b01b74bd3f7ddd1779947901f5eec">isLegalT1ScaledAddressingMode</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/msp430/lib/target/msp430/disassembler/msp430disassembler-cpp/#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00498" /><CodeLine lineNumber="498"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00499" /><CodeLine lineNumber="499"><Highlight kind="comment">    /// isLegalICmpImmediate - Return true if the specified immediate is legal</Highlight></CodeLine>
<Link id="l00500" /><CodeLine lineNumber="500"><Highlight kind="comment">    /// icmp immediate, that is the target has icmp instructions which can</Highlight></CodeLine>
<Link id="l00501" /><CodeLine lineNumber="501"><Highlight kind="comment">    /// compare a register against the immediate without having to materialize</Highlight></CodeLine>
<Link id="l00502" /><CodeLine lineNumber="502"><Highlight kind="comment">    /// the immediate into a register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00503" /><CodeLine lineNumber="503"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#abb7f063013825d86c8d8d483e83d1123">isLegalICmpImmediate</a>(int64&#95;t Imm) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00504" /><CodeLine lineNumber="504"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00505" /><CodeLine lineNumber="505"><Highlight kind="comment">    /// isLegalAddImmediate - Return true if the specified immediate is legal</Highlight></CodeLine>
<Link id="l00506" /><CodeLine lineNumber="506"><Highlight kind="comment">    /// add immediate, that is the target has add instructions which can</Highlight></CodeLine>
<Link id="l00507" /><CodeLine lineNumber="507"><Highlight kind="comment">    /// add a register and the immediate without having to materialize</Highlight></CodeLine>
<Link id="l00508" /><CodeLine lineNumber="508"><Highlight kind="comment">    /// the immediate into a register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00509" /><CodeLine lineNumber="509"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a2dd0b703d836eccdef210b88ea83908b">isLegalAddImmediate</a>(int64&#95;t Imm) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00510" /><CodeLine lineNumber="510"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00511" /><CodeLine lineNumber="511"><Highlight kind="comment">    /// getPreIndexedAddressParts - returns true by value, base pointer and</Highlight></CodeLine>
<Link id="l00512" /><CodeLine lineNumber="512"><Highlight kind="comment">    /// offset pointer and addressing mode by reference if the node&#39;s address</Highlight></CodeLine>
<Link id="l00513" /><CodeLine lineNumber="513"><Highlight kind="comment">    /// can be legally represented as pre-indexed load / store address.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00514" /><CodeLine lineNumber="514"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a22338caf16030dc171ee6dfb5580d308">getPreIndexedAddressParts</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;<a href="/docs/api/namespaces/llvm/sampleprof/#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;<a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</Highlight></CodeLine>
<Link id="l00515" /><CodeLine lineNumber="515"><Highlight kind="normal">                                   <a href="/docs/api/namespaces/llvm/isd/#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</Highlight></CodeLine>
<Link id="l00516" /><CodeLine lineNumber="516"><Highlight kind="normal">                                   <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00517" /><CodeLine lineNumber="517"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00518" /><CodeLine lineNumber="518"><Highlight kind="comment">    /// getPostIndexedAddressParts - returns true by value, base pointer and</Highlight></CodeLine>
<Link id="l00519" /><CodeLine lineNumber="519"><Highlight kind="comment">    /// offset pointer and addressing mode by reference if this node can be</Highlight></CodeLine>
<Link id="l00520" /><CodeLine lineNumber="520"><Highlight kind="comment">    /// combined with a load / store to form a post-indexed load / store.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00521" /><CodeLine lineNumber="521"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#af4269b2cd295687cb69f61729f91de3b">getPostIndexedAddressParts</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;<a href="/docs/api/namespaces/llvm/sampleprof/#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>,</Highlight></CodeLine>
<Link id="l00522" /><CodeLine lineNumber="522"><Highlight kind="normal">                                    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;<a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a href="/docs/api/namespaces/llvm/isd/#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</Highlight></CodeLine>
<Link id="l00523" /><CodeLine lineNumber="523"><Highlight kind="normal">                                    <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00524" /><CodeLine lineNumber="524"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00525" /><CodeLine lineNumber="525"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a3e4b8ac086cdc9c81f7c2eabd77394fc">computeKnownBitsForTargetNode</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp;Known,</Highlight></CodeLine>
<Link id="l00526" /><CodeLine lineNumber="526"><Highlight kind="normal">                                       </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp;DemandedElts,</Highlight></CodeLine>
<Link id="l00527" /><CodeLine lineNumber="527"><Highlight kind="normal">                                       </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00528" /><CodeLine lineNumber="528"><Highlight kind="normal">                                       </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00529" /><CodeLine lineNumber="529"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00530" /><CodeLine lineNumber="530"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a98a503af3a695653b6093323a1c4b9cf">targetShrinkDemandedConstant</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp;<a href="/docs/api/classes/llvm/demandedbits">DemandedBits</a>,</Highlight></CodeLine>
<Link id="l00531" /><CodeLine lineNumber="531"><Highlight kind="normal">                                      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp;DemandedElts,</Highlight></CodeLine>
<Link id="l00532" /><CodeLine lineNumber="532"><Highlight kind="normal">                                      TargetLoweringOpt &amp;TLO) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00533" /><CodeLine lineNumber="533"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00534" /><CodeLine lineNumber="534"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a4b23196df4c243ce29f29f54a26cae7e">ExpandInlineAsm</a>(<a href="/docs/api/classes/llvm/callinst">CallInst</a> &#42;CI) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00535" /><CodeLine lineNumber="535"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00536" /><CodeLine lineNumber="536"><Highlight kind="normal">    ConstraintType <a href="/docs/api/classes/llvm/armtargetlowering/#a367c0fd240000e247269dee3f2db8d7f">getConstraintType</a>(<a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00537" /><CodeLine lineNumber="537"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00538" /><CodeLine lineNumber="538"><Highlight kind="comment">    /// Examine constraint string and operand type and determine a weight value.</Highlight></CodeLine>
<Link id="l00539" /><CodeLine lineNumber="539"><Highlight kind="comment">    /// The operand object must already have been set up with the operand type.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00540" /><CodeLine lineNumber="540"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/targetlowering/#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a> <a href="/docs/api/classes/llvm/armtargetlowering/#a0f12063b62264c753e65abb8e9ff29d8">getSingleConstraintMatchWeight</a>(</Highlight></CodeLine>
<Link id="l00541" /><CodeLine lineNumber="541"><Highlight kind="normal">      AsmOperandInfo &amp;<a href="/docs/api/files/lib/lib/analysis/lazyvalueinfo-cpp/#ad7f64bcc544dcefb2e068282af1c549d">info</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">char</Highlight><Highlight kind="normal"> &#42;constraint) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00542" /><CodeLine lineNumber="542"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00543" /><CodeLine lineNumber="543"><Highlight kind="normal">    std::pair&lt;unsigned, const TargetRegisterClass &#42;&gt;</Highlight></CodeLine>
<Link id="l00544" /><CodeLine lineNumber="544"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/armtargetlowering/#ae36dfcf0bacb4009b75fb2323aba6869">getRegForInlineAsmConstraint</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</Highlight></CodeLine>
<Link id="l00545" /><CodeLine lineNumber="545"><Highlight kind="normal">                                 <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint, <a href="/docs/api/classes/llvm/mvt">MVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00546" /><CodeLine lineNumber="546"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00547" /><CodeLine lineNumber="547"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">char</Highlight><Highlight kind="normal"> &#42;<a href="/docs/api/classes/llvm/armtargetlowering/#abc928b96601086c4735b9ea8331f0b9f">LowerXConstraint</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> ConstraintVT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00548" /><CodeLine lineNumber="548"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00549" /><CodeLine lineNumber="549"><Highlight kind="comment">    /// LowerAsmOperandForConstraint - Lower the specified operand into the Ops</Highlight></CodeLine>
<Link id="l00550" /><CodeLine lineNumber="550"><Highlight kind="comment">    /// vector.  If it is invalid, don&#39;t add anything to Ops. If hasMemory is</Highlight></CodeLine>
<Link id="l00551" /><CodeLine lineNumber="551"><Highlight kind="comment">    /// true it means one of the asm constraint of the inline asm instruction</Highlight></CodeLine>
<Link id="l00552" /><CodeLine lineNumber="552"><Highlight kind="comment">    /// being processed is &#39;m&#39;.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00553" /><CodeLine lineNumber="553"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#adb4ff7051f9fd7cfa91a1b20be1ac880">LowerAsmOperandForConstraint</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint,</Highlight></CodeLine>
<Link id="l00554" /><CodeLine lineNumber="554"><Highlight kind="normal">                                      std::vector&lt;SDValue&gt; &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/demangle/itaniumdemangle-h/#a926d7ce2143863b7a2afda0fca4d2b65">Ops</a>,</Highlight></CodeLine>
<Link id="l00555" /><CodeLine lineNumber="555"><Highlight kind="normal">                                      <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00556" /><CodeLine lineNumber="556"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00557" /><CodeLine lineNumber="557"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0">InlineAsm::ConstraintCode</a></Highlight></CodeLine>
<Link id="l00558" /><CodeLine lineNumber="558" lineLink="/docs/api/classes/llvm/armtargetlowering/#a2543fc561fd405e07d0d993a7854b34f"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/armtargetlowering/#a2543fc561fd405e07d0d993a7854b34f">getInlineAsmMemConstraint</a>(<a href="/docs/api/classes/llvm/stringref">StringRef</a> ConstraintCode)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00559" /><CodeLine lineNumber="559"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ConstraintCode == </Highlight><Highlight kind="stringliteral">&quot;Q&quot;</Highlight><Highlight kind="normal">)</Highlight></CodeLine>
<Link id="l00560" /><CodeLine lineNumber="560"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0af09564c9ca56850d4cd6b3319e541aee">InlineAsm::ConstraintCode::Q</a>;</Highlight></CodeLine>
<Link id="l00561" /><CodeLine lineNumber="561"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ConstraintCode.<a href="/docs/api/classes/llvm/stringref/#a5db9240c74644c67759dd0f901fc3c7d">size</a>() == 2) &#123;</Highlight></CodeLine>
<Link id="l00562" /><CodeLine lineNumber="562"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ConstraintCode&#91;0&#93; == </Highlight><Highlight kind="charliteral">&#39;U&#39;</Highlight><Highlight kind="normal">) &#123;</Highlight></CodeLine>
<Link id="l00563" /><CodeLine lineNumber="563"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal">(ConstraintCode&#91;1&#93;) &#123;</Highlight></CodeLine>
<Link id="l00564" /><CodeLine lineNumber="564"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00565" /><CodeLine lineNumber="565"><Highlight kind="normal">            </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00566" /><CodeLine lineNumber="566"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="charliteral">&#39;m&#39;</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00567" /><CodeLine lineNumber="567"><Highlight kind="normal">            </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0a96bc320e4d72edda450c7a9abc8a214f">InlineAsm::ConstraintCode::Um</a>;</Highlight></CodeLine>
<Link id="l00568" /><CodeLine lineNumber="568"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="charliteral">&#39;n&#39;</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00569" /><CodeLine lineNumber="569"><Highlight kind="normal">            </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0a80a9a9f289a503c7e4218d1c34e05a02">InlineAsm::ConstraintCode::Un</a>;</Highlight></CodeLine>
<Link id="l00570" /><CodeLine lineNumber="570"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="charliteral">&#39;q&#39;</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00571" /><CodeLine lineNumber="571"><Highlight kind="normal">            </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0a278aaecf82149517409e1b5ad208d723">InlineAsm::ConstraintCode::Uq</a>;</Highlight></CodeLine>
<Link id="l00572" /><CodeLine lineNumber="572"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="charliteral">&#39;s&#39;</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00573" /><CodeLine lineNumber="573"><Highlight kind="normal">            </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0a85e8f233669adc62acf13417cb9649ca">InlineAsm::ConstraintCode::Us</a>;</Highlight></CodeLine>
<Link id="l00574" /><CodeLine lineNumber="574"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="charliteral">&#39;t&#39;</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00575" /><CodeLine lineNumber="575"><Highlight kind="normal">            </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0a51de5514f3c808babd19f42217fcba49">InlineAsm::ConstraintCode::Ut</a>;</Highlight></CodeLine>
<Link id="l00576" /><CodeLine lineNumber="576"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="charliteral">&#39;v&#39;</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00577" /><CodeLine lineNumber="577"><Highlight kind="normal">            </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0a4efc6436bf7fb6078171376735b85588">InlineAsm::ConstraintCode::Uv</a>;</Highlight></CodeLine>
<Link id="l00578" /><CodeLine lineNumber="578"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="charliteral">&#39;y&#39;</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00579" /><CodeLine lineNumber="579"><Highlight kind="normal">            </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0adac43929efc16c2681ae620d0602b299">InlineAsm::ConstraintCode::Uy</a>;</Highlight></CodeLine>
<Link id="l00580" /><CodeLine lineNumber="580"><Highlight kind="normal">          &#125;</Highlight></CodeLine>
<Link id="l00581" /><CodeLine lineNumber="581"><Highlight kind="normal">        &#125;</Highlight></CodeLine>
<Link id="l00582" /><CodeLine lineNumber="582"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00583" /><CodeLine lineNumber="583"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetlowering/#a3acbc2d34d9a6d35b63a04f0ae20136c">TargetLowering::getInlineAsmMemConstraint</a>(ConstraintCode);</Highlight></CodeLine>
<Link id="l00584" /><CodeLine lineNumber="584"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00585" /><CodeLine lineNumber="585"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00586" /><CodeLine lineNumber="586" lineLink="/docs/api/classes/llvm/armtargetlowering/#a1a1a37ae8032008276a560318975cbac"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a>&#42; <a href="/docs/api/classes/llvm/armtargetlowering/#a1a1a37ae8032008276a560318975cbac">getSubtarget</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00587" /><CodeLine lineNumber="587"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Subtarget;</Highlight></CodeLine>
<Link id="l00588" /><CodeLine lineNumber="588"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00589" /><CodeLine lineNumber="589"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00590" /><CodeLine lineNumber="590"><Highlight kind="comment">    /// getRegClassFor - Return the register class that should be used for the</Highlight></CodeLine>
<Link id="l00591" /><CodeLine lineNumber="591"><Highlight kind="comment">    /// specified value type.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00592" /><CodeLine lineNumber="592"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</Highlight></CodeLine>
<Link id="l00593" /><CodeLine lineNumber="593"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/armtargetlowering/#a83b63333509486d44ab3c289b6119c10">getRegClassFor</a>(<a href="/docs/api/classes/llvm/mvt">MVT</a> VT, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isDivergent = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00594" /><CodeLine lineNumber="594"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00595" /><CodeLine lineNumber="595"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a26651869531ef2356ef2788595ad7c9c">shouldAlignPointerArgs</a>(<a href="/docs/api/classes/llvm/callinst">CallInst</a> &#42;CI, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> &amp;MinSize,</Highlight></CodeLine>
<Link id="l00596" /><CodeLine lineNumber="596"><Highlight kind="normal">                                <a href="/docs/api/structs/llvm/align">Align</a> &amp;PrefAlign) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00597" /><CodeLine lineNumber="597"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00598" /><CodeLine lineNumber="598"><Highlight kind="comment">    /// createFastISel - This method returns a target specific FastISel object,</Highlight></CodeLine>
<Link id="l00599" /><CodeLine lineNumber="599"><Highlight kind="comment">    /// or null if the target does not support &quot;fast&quot; ISel.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00600" /><CodeLine lineNumber="600"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/fastisel">FastISel</a> &#42;<a href="/docs/api/classes/llvm/armtargetlowering/#a6b62f6b6087313bdaea9534ec0b6f06d">createFastISel</a>(<a href="/docs/api/classes/llvm/functionloweringinfo">FunctionLoweringInfo</a> &amp;funcInfo,</Highlight></CodeLine>
<Link id="l00601" /><CodeLine lineNumber="601"><Highlight kind="normal">                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetlibraryinfo">TargetLibraryInfo</a> &#42;libInfo) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00602" /><CodeLine lineNumber="602"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00603" /><CodeLine lineNumber="603"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/sched/#ab8d854a5ce2331586bcc6830cca52f0f">Sched::Preference</a> <a href="/docs/api/classes/llvm/targetloweringbase/#a62d8f9b1392945a99d900e55b9a2727f">getSchedulingPreference</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00604" /><CodeLine lineNumber="604"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00605" /><CodeLine lineNumber="605" lineLink="/docs/api/classes/llvm/armtargetlowering/#ad4c3b6ad836d26fb542b86fafb89653b"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#ad4c3b6ad836d26fb542b86fafb89653b">preferZeroCompareBranch</a>()</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">; &#125;</Highlight></CodeLine>
<Link id="l00606" /><CodeLine lineNumber="606"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00607" /><CodeLine lineNumber="607"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#af1478848ccc7623d55d4666d293bb6d5">isMaskAndCmp0FoldingBeneficial</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/instruction">Instruction</a> &amp;AndI) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00608" /><CodeLine lineNumber="608"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00609" /><CodeLine lineNumber="609"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00610" /><CodeLine lineNumber="610"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/armtargetlowering/#a779e5a75f5bf9f3672698656b56663fc">isShuffleMaskLegal</a>(<a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;int&gt;</a> M, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00611" /><CodeLine lineNumber="611"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#ae88b69738e32f7322b54fd8b57a191a8">isOffsetFoldingLegal</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42;GA) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00612" /><CodeLine lineNumber="612"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00613" /><CodeLine lineNumber="613"><Highlight kind="comment">    /// isFPImmLegal - Returns true if the target can instruction select the</Highlight></CodeLine>
<Link id="l00614" /><CodeLine lineNumber="614"><Highlight kind="comment">    /// specified FP immediate natively. If false, the legalizer will</Highlight></CodeLine>
<Link id="l00615" /><CodeLine lineNumber="615"><Highlight kind="comment">    /// materialize the FP immediate as a load from a constant pool.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00616" /><CodeLine lineNumber="616"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a361a22a9d4bb3a3812c85f56f6b04e08">isFPImmLegal</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/apfloat">APFloat</a> &amp;Imm, <a href="/docs/api/structs/llvm/evt">EVT</a> VT,</Highlight></CodeLine>
<Link id="l00617" /><CodeLine lineNumber="617"><Highlight kind="normal">                      </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ForCodeSize = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00618" /><CodeLine lineNumber="618"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00619" /><CodeLine lineNumber="619"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a75880fa01f2a6719716b1e3ac002f40e">getTgtMemIntrinsic</a>(IntrinsicInfo &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/cseinfo-cpp/#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>,</Highlight></CodeLine>
<Link id="l00620" /><CodeLine lineNumber="620"><Highlight kind="normal">                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &amp;<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</Highlight></CodeLine>
<Link id="l00621" /><CodeLine lineNumber="621"><Highlight kind="normal">                            <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF,</Highlight></CodeLine>
<Link id="l00622" /><CodeLine lineNumber="622"><Highlight kind="normal">                            </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/intrinsic">Intrinsic</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00623" /><CodeLine lineNumber="623"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00624" /><CodeLine lineNumber="624"><Highlight kind="comment">    /// Returns true if it is beneficial to convert a load of a constant</Highlight></CodeLine>
<Link id="l00625" /><CodeLine lineNumber="625"><Highlight kind="comment">    /// to just the constant itself.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00626" /><CodeLine lineNumber="626"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a7a185e1e62cf599211822cc65db54242">shouldConvertConstantLoadToIntImm</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp;Imm,</Highlight></CodeLine>
<Link id="l00627" /><CodeLine lineNumber="627"><Highlight kind="normal">                                           <a href="/docs/api/classes/llvm/type">Type</a> &#42;Ty) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00628" /><CodeLine lineNumber="628"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00629" /><CodeLine lineNumber="629"><Highlight kind="comment">    /// Return true if EXTRACT&#95;SUBVECTOR is cheap for this result type</Highlight></CodeLine>
<Link id="l00630" /><CodeLine lineNumber="630"><Highlight kind="comment">    /// with this index.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00631" /><CodeLine lineNumber="631"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a73ff0ebe4440fb057e9206dd88bb8c7c">isExtractSubvectorCheap</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> ResVT, <a href="/docs/api/structs/llvm/evt">EVT</a> SrcVT,</Highlight></CodeLine>
<Link id="l00632" /><CodeLine lineNumber="632"><Highlight kind="normal">                                 </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Index) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00633" /><CodeLine lineNumber="633"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00634" /><CodeLine lineNumber="634" lineLink="/docs/api/classes/llvm/armtargetlowering/#a7b22b5c20474c62fa91bd60e856cec33"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a7b22b5c20474c62fa91bd60e856cec33">shouldFormOverflowOp</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opcode, <a href="/docs/api/structs/llvm/evt">EVT</a> VT,</Highlight></CodeLine>
<Link id="l00635" /><CodeLine lineNumber="635"><Highlight kind="normal">                              </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> MathUsed)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00636" /><CodeLine lineNumber="636"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Using overflow ops for overflow checks only should beneficial on ARM.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00637" /><CodeLine lineNumber="637"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetloweringbase/#a1b6f74fbe8b15567434fa5d20a540c5c">TargetLowering::shouldFormOverflowOp</a>(Opcode, VT, </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00638" /><CodeLine lineNumber="638"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00639" /><CodeLine lineNumber="639"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00640" /><CodeLine lineNumber="640" lineLink="/docs/api/classes/llvm/armtargetlowering/#a8df46690eb2ee31ed20a0afe37fc4e48"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a8df46690eb2ee31ed20a0afe37fc4e48">shouldReassociateReduction</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opc, <a href="/docs/api/structs/llvm/evt">EVT</a> VT)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00641" /><CodeLine lineNumber="641"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Opc != ISD::VECREDUCE&#95;ADD;</Highlight></CodeLine>
<Link id="l00642" /><CodeLine lineNumber="642"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00643" /><CodeLine lineNumber="643"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00644" /><CodeLine lineNumber="644"><Highlight kind="comment">    /// Returns true if an argument of type Ty needs to be passed in a</Highlight></CodeLine>
<Link id="l00645" /><CodeLine lineNumber="645"><Highlight kind="comment">    /// contiguous block of registers in calling convention CallConv.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00646" /><CodeLine lineNumber="646"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#ae4d962e48053d593dd7f02bb06f5710b">functionArgumentNeedsConsecutiveRegisters</a>(</Highlight></CodeLine>
<Link id="l00647" /><CodeLine lineNumber="647"><Highlight kind="normal">        <a href="/docs/api/classes/llvm/type">Type</a> &#42;Ty, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isVarArg,</Highlight></CodeLine>
<Link id="l00648" /><CodeLine lineNumber="648"><Highlight kind="normal">        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00649" /><CodeLine lineNumber="649"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00650" /><CodeLine lineNumber="650"><Highlight kind="comment">    /// If a physical register, this returns the register that receives the</Highlight></CodeLine>
<Link id="l00651" /><CodeLine lineNumber="651"><Highlight kind="comment">    /// exception address on entry to an EH pad.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00652" /><CodeLine lineNumber="652"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/register">Register</a></Highlight></CodeLine>
<Link id="l00653" /><CodeLine lineNumber="653"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/armtargetlowering/#a0ea645bf4979099839a35654aac5d755">getExceptionPointerRegister</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42;PersonalityFn) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00654" /><CodeLine lineNumber="654"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00655" /><CodeLine lineNumber="655"><Highlight kind="comment">    /// If a physical register, this returns the register that receives the</Highlight></CodeLine>
<Link id="l00656" /><CodeLine lineNumber="656"><Highlight kind="comment">    /// exception typeid on entry to a landing pad.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00657" /><CodeLine lineNumber="657"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/register">Register</a></Highlight></CodeLine>
<Link id="l00658" /><CodeLine lineNumber="658"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/armtargetlowering/#ab0632dd0936481e952514e2f8e18db07">getExceptionSelectorRegister</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42;PersonalityFn) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00659" /><CodeLine lineNumber="659"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00660" /><CodeLine lineNumber="660"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;<a href="/docs/api/classes/llvm/armtargetlowering/#abb0c61c0a16596abc08a5c2dc7fcddd8">makeDMB</a>(<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp;Builder, <a href="/docs/api/namespaces/llvm/arm-mb/#ad70272e2a9ec2a7e3a497458e1edbc85">ARM&#95;MB::MemBOpt</a> <a href="/docs/api/files/lib/lib/transforms/lib/transforms/scalar/correlatedvaluepropagation-cpp/#aad75d6f4f14a7b791076c6785aa59be4">Domain</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00661" /><CodeLine lineNumber="661"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/value">Value</a> &#42;<a href="/docs/api/classes/llvm/armtargetlowering/#ab439771b84f342c37a8823fb2f797642">emitLoadLinked</a>(<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp;Builder, <a href="/docs/api/classes/llvm/type">Type</a> &#42;ValueTy, <a href="/docs/api/classes/llvm/value">Value</a> &#42;Addr,</Highlight></CodeLine>
<Link id="l00662" /><CodeLine lineNumber="662"><Highlight kind="normal">                          <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00663" /><CodeLine lineNumber="663"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/value">Value</a> &#42;<a href="/docs/api/classes/llvm/armtargetlowering/#a68bc08431f00987920ce19e9a458e86d">emitStoreConditional</a>(<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp;Builder, <a href="/docs/api/classes/llvm/value">Value</a> &#42;Val, <a href="/docs/api/classes/llvm/value">Value</a> &#42;Addr,</Highlight></CodeLine>
<Link id="l00664" /><CodeLine lineNumber="664"><Highlight kind="normal">                                <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00665" /><CodeLine lineNumber="665"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00666" /><CodeLine lineNumber="666"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00667" /><CodeLine lineNumber="667"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/armtargetlowering/#a2b39ae6869400e3aad61ff8c837d0006">emitAtomicCmpXchgNoStoreLLBalance</a>(<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp;Builder) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00668" /><CodeLine lineNumber="668"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00669" /><CodeLine lineNumber="669"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;<a href="/docs/api/classes/llvm/armtargetlowering/#afa79830ec972611f4c1d1f8e23266aa4">emitLeadingFence</a>(<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp;Builder, <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;Inst,</Highlight></CodeLine>
<Link id="l00670" /><CodeLine lineNumber="670"><Highlight kind="normal">                                  <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00671" /><CodeLine lineNumber="671"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;<a href="/docs/api/classes/llvm/armtargetlowering/#a2ee99baef4e41314544119fa4a0e1ce5">emitTrailingFence</a>(<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp;Builder, <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;Inst,</Highlight></CodeLine>
<Link id="l00672" /><CodeLine lineNumber="672"><Highlight kind="normal">                                   <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00673" /><CodeLine lineNumber="673"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00674" /><CodeLine lineNumber="674"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a092ffa6880261ef3e0ca4ade2cb075ce">getMaxSupportedInterleaveFactor</a>() </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00675" /><CodeLine lineNumber="675"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00676" /><CodeLine lineNumber="676"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#ad190bc43c7fc8555debc7228fc5364b9">lowerInterleavedLoad</a>(<a href="/docs/api/classes/llvm/loadinst">LoadInst</a> &#42;LI,</Highlight></CodeLine>
<Link id="l00677" /><CodeLine lineNumber="677"><Highlight kind="normal">                              <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;ShuffleVectorInst &#42;&gt;</a> Shuffles,</Highlight></CodeLine>
<Link id="l00678" /><CodeLine lineNumber="678"><Highlight kind="normal">                              <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;unsigned&gt;</a> Indices,</Highlight></CodeLine>
<Link id="l00679" /><CodeLine lineNumber="679"><Highlight kind="normal">                              </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Factor) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00680" /><CodeLine lineNumber="680"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#aa3168bc53fc117710cec207cc6f60518">lowerInterleavedStore</a>(<a href="/docs/api/classes/llvm/storeinst">StoreInst</a> &#42;<a href="/docs/api/namespaces/llvm/si">SI</a>, <a href="/docs/api/classes/llvm/shufflevectorinst">ShuffleVectorInst</a> &#42;SVI,</Highlight></CodeLine>
<Link id="l00681" /><CodeLine lineNumber="681"><Highlight kind="normal">                               </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Factor) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00682" /><CodeLine lineNumber="682"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00683" /><CodeLine lineNumber="683"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a0a3f5a90fe18617c18aa780cd9445d57">shouldInsertFencesForAtomic</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00684" /><CodeLine lineNumber="684"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></Highlight></CodeLine>
<Link id="l00685" /><CodeLine lineNumber="685"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/armtargetlowering/#a0a17ad44231dd559dedb8ff61bcfe29e">shouldExpandAtomicLoadInIR</a>(<a href="/docs/api/classes/llvm/loadinst">LoadInst</a> &#42;LI) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00686" /><CodeLine lineNumber="686"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></Highlight></CodeLine>
<Link id="l00687" /><CodeLine lineNumber="687"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/armtargetlowering/#a3e78ac617e56bd040677cb06a69244b8">shouldExpandAtomicStoreInIR</a>(<a href="/docs/api/classes/llvm/storeinst">StoreInst</a> &#42;<a href="/docs/api/namespaces/llvm/si">SI</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00688" /><CodeLine lineNumber="688"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></Highlight></CodeLine>
<Link id="l00689" /><CodeLine lineNumber="689"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/armtargetlowering/#a6ed1fafeaecc08fe13e54b080e259dd2">shouldExpandAtomicRMWInIR</a>(<a href="/docs/api/classes/llvm/atomicrmwinst">AtomicRMWInst</a> &#42;AI) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00690" /><CodeLine lineNumber="690"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></Highlight></CodeLine>
<Link id="l00691" /><CodeLine lineNumber="691"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/armtargetlowering/#ac4b5d6d1333be49386e35e56c28647fe">shouldExpandAtomicCmpXchgInIR</a>(<a href="/docs/api/classes/llvm/atomiccmpxchginst">AtomicCmpXchgInst</a> &#42;AI) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00692" /><CodeLine lineNumber="692"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00693" /><CodeLine lineNumber="693"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a845ff631109e5c60ccdcf8921806ec74">useLoadStackGuardNode</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/module">Module</a> &amp;M) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00694" /><CodeLine lineNumber="694"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00695" /><CodeLine lineNumber="695"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a3f1fdc55e21406f8dd4612925fbe86a8">insertSSPDeclarations</a>(<a href="/docs/api/classes/llvm/module">Module</a> &amp;M) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00696" /><CodeLine lineNumber="696"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/value">Value</a> &#42;<a href="/docs/api/classes/llvm/armtargetlowering/#a549b4bb4e86e927f213a2175401b10e5">getSDagStackGuard</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/module">Module</a> &amp;M) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00697" /><CodeLine lineNumber="697"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/function">Function</a> &#42;<a href="/docs/api/classes/llvm/armtargetlowering/#a3a6814018ec7443c7df966784ad69064">getSSPStackGuardCheck</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/module">Module</a> &amp;M) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00698" /><CodeLine lineNumber="698"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00699" /><CodeLine lineNumber="699"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#ad07ba9d946b424c9de4782f4ae7879bb">canCombineStoreAndExtract</a>(<a href="/docs/api/classes/llvm/type">Type</a> &#42;VectorTy, <a href="/docs/api/classes/llvm/value">Value</a> &#42;Idx,</Highlight></CodeLine>
<Link id="l00700" /><CodeLine lineNumber="700"><Highlight kind="normal">                                   </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> &amp;<a href="/docs/api/namespaces/llvm/#a19921a3ceb99548f498d3df118eda9ed">Cost</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00701" /><CodeLine lineNumber="701"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00702" /><CodeLine lineNumber="702" lineLink="/docs/api/classes/llvm/armtargetlowering/#ad4d6848e5070beeb8a9d0a8711ecd671"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#ad4d6848e5070beeb8a9d0a8711ecd671">canMergeStoresTo</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/nvptxas/#ad7d00b71af84502be65ae2de3f8d91dc">AddressSpace</a>, <a href="/docs/api/structs/llvm/evt">EVT</a> MemVT,</Highlight></CodeLine>
<Link id="l00703" /><CodeLine lineNumber="703"><Highlight kind="normal">                          </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00704" /><CodeLine lineNumber="704"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Do not merge to larger than i32.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00705" /><CodeLine lineNumber="705"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> (MemVT.<a href="/docs/api/structs/llvm/evt/#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt;= 32);</Highlight></CodeLine>
<Link id="l00706" /><CodeLine lineNumber="706"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00707" /><CodeLine lineNumber="707"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00708" /><CodeLine lineNumber="708"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a8d9c520e13d0f9fd00d79b2cb1c29a78">isCheapToSpeculateCttz</a>(<a href="/docs/api/classes/llvm/type">Type</a> &#42;Ty) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00709" /><CodeLine lineNumber="709"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a918e4a00bbb56e9dbd10ae5c0d054848">isCheapToSpeculateCtlz</a>(<a href="/docs/api/classes/llvm/type">Type</a> &#42;Ty) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00710" /><CodeLine lineNumber="710"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00711" /><CodeLine lineNumber="711" lineLink="/docs/api/classes/llvm/armtargetlowering/#a8f2ba5f07dc33b4bc9b5f75cc71c731d"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a8f2ba5f07dc33b4bc9b5f75cc71c731d">convertSetCCLogicToBitwiseLogic</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> VT)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00712" /><CodeLine lineNumber="712"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> VT.<a href="/docs/api/structs/llvm/evt/#ad958859a7af278dd5ea2b593c2b25050">isScalarInteger</a>();</Highlight></CodeLine>
<Link id="l00713" /><CodeLine lineNumber="713"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00714" /><CodeLine lineNumber="714"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00715" /><CodeLine lineNumber="715" lineLink="/docs/api/classes/llvm/armtargetlowering/#a2f59b975114229e04efb87bbc8662224"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a2f59b975114229e04efb87bbc8662224">supportSwiftError</a>()</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00716" /><CodeLine lineNumber="716"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00717" /><CodeLine lineNumber="717"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00718" /><CodeLine lineNumber="718"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00719" /><CodeLine lineNumber="719" lineLink="/docs/api/classes/llvm/armtargetlowering/#af1e8e3885b9faabcecb0384116e18f9c"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#af1e8e3885b9faabcecb0384116e18f9c">hasStandaloneRem</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> VT)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00720" /><CodeLine lineNumber="720"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> HasStandaloneRem;</Highlight></CodeLine>
<Link id="l00721" /><CodeLine lineNumber="721"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00722" /><CodeLine lineNumber="722"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00723" /><CodeLine lineNumber="723"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/targetloweringbase/#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">ShiftLegalizationStrategy</a></Highlight></CodeLine>
<Link id="l00724" /><CodeLine lineNumber="724"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/armtargetlowering/#af2c8b0d2dd39354fff7d4bb1ab3fa2f3">preferredShiftLegalizationStrategy</a>(<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>,</Highlight></CodeLine>
<Link id="l00725" /><CodeLine lineNumber="725"><Highlight kind="normal">                                       </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> ExpansionFactor) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00726" /><CodeLine lineNumber="726"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00727" /><CodeLine lineNumber="727"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> &#42;<a href="/docs/api/classes/llvm/armtargetlowering/#ac7d63117d31743dd436a9011a55275b0">CCAssignFnForCall</a>(<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a77c69067ae8279bc00ab8757731e90d7">CC</a>, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isVarArg) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00728" /><CodeLine lineNumber="728"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> &#42;<a href="/docs/api/classes/llvm/armtargetlowering/#a6990f5e5739473df0609344f992051a5">CCAssignFnForReturn</a>(<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a77c69067ae8279bc00ab8757731e90d7">CC</a>, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isVarArg) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00729" /><CodeLine lineNumber="729"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00730" /><CodeLine lineNumber="730"><Highlight kind="comment">    /// Returns true if \\p VecTy is a legal interleaved access type. This</Highlight></CodeLine>
<Link id="l00731" /><CodeLine lineNumber="731"><Highlight kind="comment">    /// function checks the vector element type and the overall width of the</Highlight></CodeLine>
<Link id="l00732" /><CodeLine lineNumber="732"><Highlight kind="comment">    /// vector.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00733" /><CodeLine lineNumber="733"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#ac9518b8cf085f38ae07134937ad85d31">isLegalInterleavedAccessType</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Factor, <a href="/docs/api/classes/llvm/fixedvectortype">FixedVectorType</a> &#42;VecTy,</Highlight></CodeLine>
<Link id="l00734" /><CodeLine lineNumber="734"><Highlight kind="normal">                                      <a href="/docs/api/structs/llvm/align">Align</a> Alignment,</Highlight></CodeLine>
<Link id="l00735" /><CodeLine lineNumber="735"><Highlight kind="normal">                                      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00736" /><CodeLine lineNumber="736"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00737" /><CodeLine lineNumber="737"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a2d9d6b4d91e3a1a4ce7ffe8ed701a40e">isMulAddWithConstProfitable</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> AddNode,</Highlight></CodeLine>
<Link id="l00738" /><CodeLine lineNumber="738"><Highlight kind="normal">                                     <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> ConstNode) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00739" /><CodeLine lineNumber="739"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00740" /><CodeLine lineNumber="740"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#ad86ed5000dd0596a904dab2bb4f3fac1">alignLoopsWithOptSize</a>() </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00741" /><CodeLine lineNumber="741"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00742" /><CodeLine lineNumber="742"><Highlight kind="comment">    /// Returns the number of interleaved accesses that will be generated when</Highlight></CodeLine>
<Link id="l00743" /><CodeLine lineNumber="743"><Highlight kind="comment">    /// lowering accesses of the given type.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00744" /><CodeLine lineNumber="744"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a0a297f370d16737059a7ff5028b0b39a">getNumInterleavedAccesses</a>(<a href="/docs/api/classes/llvm/vectortype">VectorType</a> &#42;VecTy,</Highlight></CodeLine>
<Link id="l00745" /><CodeLine lineNumber="745"><Highlight kind="normal">                                       </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00746" /><CodeLine lineNumber="746"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00747" /><CodeLine lineNumber="747"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a35198b01162433a12919d5a5947fbe83">finalizeLowering</a>(<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00748" /><CodeLine lineNumber="748"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00749" /><CodeLine lineNumber="749"><Highlight kind="comment">    /// Return the correct alignment for the current calling convention.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00750" /><CodeLine lineNumber="750"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/align">Align</a> <a href="/docs/api/classes/llvm/armtargetlowering/#a0ad154d5668d4704cbe075765d342251">getABIAlignmentForCallingConv</a>(<a href="/docs/api/classes/llvm/type">Type</a> &#42;ArgTy,</Highlight></CodeLine>
<Link id="l00751" /><CodeLine lineNumber="751"><Highlight kind="normal">                                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00752" /><CodeLine lineNumber="752"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00753" /><CodeLine lineNumber="753"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a0e3aa05aca949e6905dcb30c81c679e3">isDesirableToCommuteWithShift</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>,</Highlight></CodeLine>
<Link id="l00754" /><CodeLine lineNumber="754"><Highlight kind="normal">                                       <a href="/docs/api/namespaces/llvm/#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00755" /><CodeLine lineNumber="755"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00756" /><CodeLine lineNumber="756"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a49bbf30468c8d202d88466ff4bfd46dd">isDesirableToCommuteXorWithShift</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00757" /><CodeLine lineNumber="757"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00758" /><CodeLine lineNumber="758"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a58c6bec36cfce34f95d92841b1d5ef9f">shouldFoldConstantShiftPairToMask</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>,</Highlight></CodeLine>
<Link id="l00759" /><CodeLine lineNumber="759"><Highlight kind="normal">                                           <a href="/docs/api/namespaces/llvm/#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00760" /><CodeLine lineNumber="760"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00761" /><CodeLine lineNumber="761"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a5aefcfec6c74e86b395e847344a7b189">shouldFoldSelectWithIdentityConstant</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> BinOpcode,</Highlight></CodeLine>
<Link id="l00762" /><CodeLine lineNumber="762"><Highlight kind="normal">                                              <a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00763" /><CodeLine lineNumber="763"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00764" /><CodeLine lineNumber="764"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a36f078885862bc3b837dcfe057d05649">preferIncOfAddToSubOfNot</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00765" /><CodeLine lineNumber="765"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00766" /><CodeLine lineNumber="766"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#ae39c938299ddc0dc8534e1a05cb0c2fc">shouldConvertFpToSat</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/structs/llvm/evt">EVT</a> FPVT, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00767" /><CodeLine lineNumber="767"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00768" /><CodeLine lineNumber="768"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a5175a0caa4d7785c4da770f497adc3fe">isComplexDeinterleavingSupported</a>() </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00769" /><CodeLine lineNumber="769"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#aa8f55419227d2b25fcfca130f3f1dc63">isComplexDeinterleavingOperationSupported</a>(</Highlight></CodeLine>
<Link id="l00770" /><CodeLine lineNumber="770"><Highlight kind="normal">        <a href="/docs/api/namespaces/llvm/#a766456df1dd21e804cd4596304e10764">ComplexDeinterleavingOperation</a> <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcreducecrlogicals-cpp/#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a>, <a href="/docs/api/classes/llvm/type">Type</a> &#42;Ty) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00771" /><CodeLine lineNumber="771"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00772" /><CodeLine lineNumber="772"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/value">Value</a> &#42;<a href="/docs/api/classes/llvm/armtargetlowering/#a5098d4bb22d4347dc55e1d08dcbe6708">createComplexDeinterleavingIR</a>(</Highlight></CodeLine>
<Link id="l00773" /><CodeLine lineNumber="773"><Highlight kind="normal">        <a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp;<a href="/docs/api/files/lib/lib/ir/builtingcs-cpp/#ae76959fe811ba090de4cba69ac00f1da">B</a>, <a href="/docs/api/namespaces/llvm/#a766456df1dd21e804cd4596304e10764">ComplexDeinterleavingOperation</a> OperationType,</Highlight></CodeLine>
<Link id="l00774" /><CodeLine lineNumber="774"><Highlight kind="normal">        <a href="/docs/api/namespaces/llvm/#a9ffbf98bd55746f804742b79f524ac7f">ComplexDeinterleavingRotation</a> Rotation, <a href="/docs/api/classes/llvm/value">Value</a> &#42;InputA, <a href="/docs/api/classes/llvm/value">Value</a> &#42;InputB,</Highlight></CodeLine>
<Link id="l00775" /><CodeLine lineNumber="775"><Highlight kind="normal">        <a href="/docs/api/classes/llvm/value">Value</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64instrinfo-cpp/#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">Accumulator</a> = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00776" /><CodeLine lineNumber="776"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00777" /><CodeLine lineNumber="777" lineLink="/docs/api/classes/llvm/armtargetlowering/#af1a79a0380ffa3c915ddfb6767f24d9b"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#af1a79a0380ffa3c915ddfb6767f24d9b">softPromoteHalfType</a>()</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">; &#125;</Highlight></CodeLine>
<Link id="l00778" /><CodeLine lineNumber="778"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00779" /><CodeLine lineNumber="779" lineLink="/docs/api/classes/llvm/armtargetlowering/#a3bebe089fbc63179232f838dc2d13f45"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armtargetlowering/#a3bebe089fbc63179232f838dc2d13f45">useFPRegsForHalfType</a>()</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">; &#125;</Highlight></CodeLine>
<Link id="l00780" /><CodeLine lineNumber="780"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00781" /><CodeLine lineNumber="781"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">protected</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00782" /><CodeLine lineNumber="782"><Highlight kind="normal">    std::pair&lt;const TargetRegisterClass &#42;, uint8&#95;t&gt;</Highlight></CodeLine>
<Link id="l00783" /><CodeLine lineNumber="783"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/armtargetlowering/#a8b4bcdae4a907d7a62317ed35092d5bb">findRepresentativeClass</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</Highlight></CodeLine>
<Link id="l00784" /><CodeLine lineNumber="784"><Highlight kind="normal">                            <a href="/docs/api/classes/llvm/mvt">MVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00785" /><CodeLine lineNumber="785"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00786" /><CodeLine lineNumber="786"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">private</Highlight><Highlight kind="normal">:</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00787" /><CodeLine lineNumber="787"><Highlight kind="comment">    /// Subtarget - Keep a pointer to the ARMSubtarget around so that we can</Highlight></CodeLine>
<Link id="l00788" /><CodeLine lineNumber="788"><Highlight kind="comment">    /// make the right decision when generating code for different targets.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00789" /><CodeLine lineNumber="789"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> &#42;Subtarget;</Highlight></CodeLine>
<Link id="l00790" /><CodeLine lineNumber="790"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00791" /><CodeLine lineNumber="791"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42;<a href="/docs/api/structs/reginfo">RegInfo</a>;</Highlight></CodeLine>
<Link id="l00792" /><CodeLine lineNumber="792"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00793" /><CodeLine lineNumber="793"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/instritinerarydata">InstrItineraryData</a> &#42;Itins;</Highlight></CodeLine>
<Link id="l00794" /><CodeLine lineNumber="794"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00795" /><CodeLine lineNumber="795"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// TODO: remove this, and have shouldInsertFencesForAtomic do the proper</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00796" /><CodeLine lineNumber="796"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// check.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00797" /><CodeLine lineNumber="797"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> InsertFencesForAtomic;</Highlight></CodeLine>
<Link id="l00798" /><CodeLine lineNumber="798"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00799" /><CodeLine lineNumber="799"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> HasStandaloneRem = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00800" /><CodeLine lineNumber="800"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00801" /><CodeLine lineNumber="801"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> addTypeForNEON(<a href="/docs/api/classes/llvm/mvt">MVT</a> VT, <a href="/docs/api/classes/llvm/mvt">MVT</a> PromotedLdStVT);</Highlight></CodeLine>
<Link id="l00802" /><CodeLine lineNumber="802"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> addDRTypeForNEON(<a href="/docs/api/classes/llvm/mvt">MVT</a> VT);</Highlight></CodeLine>
<Link id="l00803" /><CodeLine lineNumber="803"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> addQRTypeForNEON(<a href="/docs/api/classes/llvm/mvt">MVT</a> VT);</Highlight></CodeLine>
<Link id="l00804" /><CodeLine lineNumber="804"><Highlight kind="normal">    std::pair&lt;SDValue, SDValue&gt; getARMXALUOOp(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;ARMcc) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00805" /><CodeLine lineNumber="805"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00806" /><CodeLine lineNumber="806"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal">RegsToPassVector = <a href="/docs/api/classes/llvm/smallvector">SmallVector&lt;std::pair&lt;unsigned, SDValue&gt;</a>, 8&gt;;</Highlight></CodeLine>
<Link id="l00807" /><CodeLine lineNumber="807"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00808" /><CodeLine lineNumber="808"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> PassF64ArgInRegs(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain,</Highlight></CodeLine>
<Link id="l00809" /><CodeLine lineNumber="809"><Highlight kind="normal">                          <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;Arg, RegsToPassVector &amp;RegsToPass,</Highlight></CodeLine>
<Link id="l00810" /><CodeLine lineNumber="810"><Highlight kind="normal">                          <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> &amp;VA, <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> &amp;NextVA,</Highlight></CodeLine>
<Link id="l00811" /><CodeLine lineNumber="811"><Highlight kind="normal">                          <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;StackPtr,</Highlight></CodeLine>
<Link id="l00812" /><CodeLine lineNumber="812"><Highlight kind="normal">                          <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;SDValue&gt;</a> &amp;MemOpChains,</Highlight></CodeLine>
<Link id="l00813" /><CodeLine lineNumber="813"><Highlight kind="normal">                          </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsTailCall,</Highlight></CodeLine>
<Link id="l00814" /><CodeLine lineNumber="814"><Highlight kind="normal">                          </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> SPDiff) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00815" /><CodeLine lineNumber="815"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> GetF64FormalArgument(<a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> &amp;VA, <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> &amp;NextVA,</Highlight></CodeLine>
<Link id="l00816" /><CodeLine lineNumber="816"><Highlight kind="normal">                                 <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;Root, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00817" /><CodeLine lineNumber="817"><Highlight kind="normal">                                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;dl) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00818" /><CodeLine lineNumber="818"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00819" /><CodeLine lineNumber="819"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> getEffectiveCallingConv(<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</Highlight></CodeLine>
<Link id="l00820" /><CodeLine lineNumber="820"><Highlight kind="normal">                                            </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isVarArg) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00821" /><CodeLine lineNumber="821"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> &#42;CCAssignFnForNode(<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a77c69067ae8279bc00ab8757731e90d7">CC</a>, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Return,</Highlight></CodeLine>
<Link id="l00822" /><CodeLine lineNumber="822"><Highlight kind="normal">                                  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isVarArg) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00823" /><CodeLine lineNumber="823"><Highlight kind="normal">    std::pair&lt;SDValue, MachinePointerInfo&gt;</Highlight></CodeLine>
<Link id="l00824" /><CodeLine lineNumber="824"><Highlight kind="normal">    computeAddrForCallArg(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00825" /><CodeLine lineNumber="825"><Highlight kind="normal">                          </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> &amp;VA, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> StackPtr,</Highlight></CodeLine>
<Link id="l00826" /><CodeLine lineNumber="826"><Highlight kind="normal">                          </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsTailCall, </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> SPDiff) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00827" /><CodeLine lineNumber="827"><Highlight kind="normal">    ByValCopyKind ByValNeedsCopyForTailCall(<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Src,</Highlight></CodeLine>
<Link id="l00828" /><CodeLine lineNumber="828"><Highlight kind="normal">                                            <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Dst,</Highlight></CodeLine>
<Link id="l00829" /><CodeLine lineNumber="829"><Highlight kind="normal">                                            <a href="/docs/api/structs/llvm/isd/argflagsty">ISD::ArgFlagsTy</a> Flags) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00830" /><CodeLine lineNumber="830"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerEH&#95;SJLJ&#95;SETJMP(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00831" /><CodeLine lineNumber="831"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerEH&#95;SJLJ&#95;LONGJMP(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00832" /><CodeLine lineNumber="832"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerEH&#95;SJLJ&#95;SETUP&#95;DISPATCH(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00833" /><CodeLine lineNumber="833"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerINTRINSIC&#95;VOID(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00834" /><CodeLine lineNumber="834"><Highlight kind="normal">                                    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> &#42;Subtarget) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00835" /><CodeLine lineNumber="835"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerINTRINSIC&#95;WO&#95;CHAIN(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00836" /><CodeLine lineNumber="836"><Highlight kind="normal">                                    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> &#42;Subtarget) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00837" /><CodeLine lineNumber="837"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerBlockAddress(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00838" /><CodeLine lineNumber="838"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerConstantPool(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00839" /><CodeLine lineNumber="839"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerGlobalAddress(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00840" /><CodeLine lineNumber="840"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerGlobalAddressDarwin(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00841" /><CodeLine lineNumber="841"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerGlobalAddressELF(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00842" /><CodeLine lineNumber="842"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerGlobalAddressWindows(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00843" /><CodeLine lineNumber="843"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerGlobalTLSAddress(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00844" /><CodeLine lineNumber="844"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerToTLSGeneralDynamicModel(<a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42;GA,</Highlight></CodeLine>
<Link id="l00845" /><CodeLine lineNumber="845"><Highlight kind="normal">                                            <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00846" /><CodeLine lineNumber="846"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerToTLSExecModels(<a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42;GA,</Highlight></CodeLine>
<Link id="l00847" /><CodeLine lineNumber="847"><Highlight kind="normal">                                 <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00848" /><CodeLine lineNumber="848"><Highlight kind="normal">                                 <a href="/docs/api/namespaces/llvm/tlsmodel/#a8911c5bfb68fc4ed3ac824f04f150120">TLSModel::Model</a> model) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00849" /><CodeLine lineNumber="849"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerGlobalTLSAddressDarwin(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00850" /><CodeLine lineNumber="850"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerGlobalTLSAddressWindows(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00851" /><CodeLine lineNumber="851"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerBR&#95;JT(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00852" /><CodeLine lineNumber="852"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerSignedALUO(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00853" /><CodeLine lineNumber="853"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerUnsignedALUO(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00854" /><CodeLine lineNumber="854"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerSELECT(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00855" /><CodeLine lineNumber="855"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/files/lib/lib/target/lib/target/sparc/sparcisellowering-cpp/#ad6539bf0f1a9d3264ca7797741a5fbe6">LowerSELECT&#95;CC</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00856" /><CodeLine lineNumber="856"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a39074c14f912395b71849863077d463d">LowerBRCOND</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00857" /><CodeLine lineNumber="857"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/files/lib/lib/target/lib/target/sparc/sparcisellowering-cpp/#aa4e01dc958f21a55df83d4fc9b811999">LowerBR&#95;CC</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00858" /><CodeLine lineNumber="858"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#abc7ab426f010b3402a1e9e6a9fef1327">LowerFCOPYSIGN</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00859" /><CodeLine lineNumber="859"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/files/lib/lib/target/lib/target/sparc/sparcisellowering-cpp/#afa7dd71b99cc3f038bc3f91104cf66ee">LowerRETURNADDR</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00860" /><CodeLine lineNumber="860"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/files/lib/lib/target/lib/target/sparc/sparcisellowering-cpp/#a6db5b08ff3c4b9eb3b6892f59612f526">LowerFRAMEADDR</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00861" /><CodeLine lineNumber="861"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerShiftRightParts(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00862" /><CodeLine lineNumber="862"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerShiftLeftParts(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00863" /><CodeLine lineNumber="863"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerGET&#95;ROUNDING(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00864" /><CodeLine lineNumber="864"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerSET&#95;ROUNDING(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00865" /><CodeLine lineNumber="865"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerSET&#95;FPMODE(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00866" /><CodeLine lineNumber="866"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerRESET&#95;FPMODE(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00867" /><CodeLine lineNumber="867"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerConstantFP(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00868" /><CodeLine lineNumber="868"><Highlight kind="normal">                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> &#42;ST) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00869" /><CodeLine lineNumber="869"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerBUILD&#95;VECTOR(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00870" /><CodeLine lineNumber="870"><Highlight kind="normal">                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> &#42;ST) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00871" /><CodeLine lineNumber="871"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerINSERT&#95;VECTOR&#95;ELT(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00872" /><CodeLine lineNumber="872"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#a51e11fac59331e5e9704295214a2d5ee">LowerFSINCOS</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00873" /><CodeLine lineNumber="873"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerDivRem(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00874" /><CodeLine lineNumber="874"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerDIV&#95;Windows(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxisellowering-cpp/#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00875" /><CodeLine lineNumber="875"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> ExpandDIV&#95;Windows(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxisellowering-cpp/#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>,</Highlight></CodeLine>
<Link id="l00876" /><CodeLine lineNumber="876"><Highlight kind="normal">                           <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a href="/docs/api/files/lib/lib/analysis/aliasanalysis-cpp/#a7e344cff0feadf0b02223fee63cc7475">Results</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00877" /><CodeLine lineNumber="877"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> ExpandBITCAST(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00878" /><CodeLine lineNumber="878"><Highlight kind="normal">                          </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> &#42;Subtarget) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00879" /><CodeLine lineNumber="879"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerWindowsDIVLibCall(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxisellowering-cpp/#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>,</Highlight></CodeLine>
<Link id="l00880" /><CodeLine lineNumber="880"><Highlight kind="normal">                                   <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;Chain) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00881" /><CodeLine lineNumber="881"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerREM(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00882" /><CodeLine lineNumber="882"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/files/lib/lib/target/lib/target/sparc/sparcisellowering-cpp/#a5a204a396ded16cd692c0dc91ce216f4">LowerDYNAMIC&#95;STACKALLOC</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00883" /><CodeLine lineNumber="883"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerFP&#95;ROUND(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00884" /><CodeLine lineNumber="884"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerFP&#95;EXTEND(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00885" /><CodeLine lineNumber="885"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerFP&#95;TO&#95;INT(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00886" /><CodeLine lineNumber="886"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerINT&#95;TO&#95;FP(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00887" /><CodeLine lineNumber="887"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerFSETCC(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00888" /><CodeLine lineNumber="888"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerSPONENTRY(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00889" /><CodeLine lineNumber="889"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/sparc/sparcisellowering-cpp/#a3fedecc58b422c10a3527f8f5db694bf">LowerLOAD</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a href="/docs/api/files/lib/lib/analysis/aliasanalysis-cpp/#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</Highlight></CodeLine>
<Link id="l00890" /><CodeLine lineNumber="890"><Highlight kind="normal">                   <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00891" /><CodeLine lineNumber="891"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerFP&#95;TO&#95;BF16(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00892" /><CodeLine lineNumber="892"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00893" /><CodeLine lineNumber="893"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/register">Register</a> getRegisterByName(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">char</Highlight><Highlight kind="normal">&#42; <a href="/docs/api/files/lib/lib/target/lib/target/ve/lvlgen-cpp/#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>, <a href="/docs/api/classes/llvm/llt">LLT</a> VT,</Highlight></CodeLine>
<Link id="l00894" /><CodeLine lineNumber="894"><Highlight kind="normal">                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00895" /><CodeLine lineNumber="895"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00896" /><CodeLine lineNumber="896"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> BuildSDIVPow2(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp;Divisor, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00897" /><CodeLine lineNumber="897"><Highlight kind="normal">                          <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;SDNode &#42;&gt;</a> &amp;Created) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00898" /><CodeLine lineNumber="898"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00899" /><CodeLine lineNumber="899"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isFMAFasterThanFMulAndFAdd(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF,</Highlight></CodeLine>
<Link id="l00900" /><CodeLine lineNumber="900"><Highlight kind="normal">                                    <a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00901" /><CodeLine lineNumber="901"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00902" /><CodeLine lineNumber="902"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> MoveToHPR(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG, <a href="/docs/api/classes/llvm/mvt">MVT</a> LocVT, <a href="/docs/api/classes/llvm/mvt">MVT</a> ValVT,</Highlight></CodeLine>
<Link id="l00903" /><CodeLine lineNumber="903"><Highlight kind="normal">                      <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00904" /><CodeLine lineNumber="904"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> MoveFromHPR(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG, <a href="/docs/api/classes/llvm/mvt">MVT</a> LocVT,</Highlight></CodeLine>
<Link id="l00905" /><CodeLine lineNumber="905"><Highlight kind="normal">                        <a href="/docs/api/classes/llvm/mvt">MVT</a> ValVT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00906" /><CodeLine lineNumber="906"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00907" /><CodeLine lineNumber="907"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> ReconstructShuffle(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00908" /><CodeLine lineNumber="908"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00909" /><CodeLine lineNumber="909"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/files/lib/lib/target/lib/target/xcore/xcoreisellowering-cpp/#a1a9dd0281442f33e9d9c88a3162d0274">LowerCallResult</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> InGlue,</Highlight></CodeLine>
<Link id="l00910" /><CodeLine lineNumber="910"><Highlight kind="normal">                            <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isVarArg,</Highlight></CodeLine>
<Link id="l00911" /><CodeLine lineNumber="911"><Highlight kind="normal">                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</Highlight></CodeLine>
<Link id="l00912" /><CodeLine lineNumber="912"><Highlight kind="normal">                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00913" /><CodeLine lineNumber="913"><Highlight kind="normal">                            <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isThisReturn,</Highlight></CodeLine>
<Link id="l00914" /><CodeLine lineNumber="914"><Highlight kind="normal">                            <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> ThisVal, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isCmseNSCall) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00915" /><CodeLine lineNumber="915"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00916" /><CodeLine lineNumber="916"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> supportSplitCSR(<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42;MF)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00917" /><CodeLine lineNumber="917"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> MF-&gt;<a href="/docs/api/classes/llvm/machinefunction/#a977ddce262de45c645be23d951066351">getFunction</a>().<a href="/docs/api/classes/llvm/function/#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a href="/docs/api/namespaces/llvm/callingconv/#ac6aa1387c4375260e2468eb5a77fdb4ca75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX&#95;FAST&#95;TLS</a> &amp;&amp;</Highlight></CodeLine>
<Link id="l00918" /><CodeLine lineNumber="918"><Highlight kind="normal">          MF-&gt;<a href="/docs/api/classes/llvm/machinefunction/#a977ddce262de45c645be23d951066351">getFunction</a>().<a href="/docs/api/classes/llvm/function/#afb28a4deafe2954b0534cc6399ce518b">hasFnAttribute</a>(Attribute::NoUnwind);</Highlight></CodeLine>
<Link id="l00919" /><CodeLine lineNumber="919"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00920" /><CodeLine lineNumber="920"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00921" /><CodeLine lineNumber="921"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> initializeSplitCSR(MachineBasicBlock &#42;Entry) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00922" /><CodeLine lineNumber="922"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> insertCopiesSplitCSR(</Highlight></CodeLine>
<Link id="l00923" /><CodeLine lineNumber="923"><Highlight kind="normal">      MachineBasicBlock &#42;Entry,</Highlight></CodeLine>
<Link id="l00924" /><CodeLine lineNumber="924"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> SmallVectorImpl&lt;MachineBasicBlock &#42;&gt; &amp;Exits) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00925" /><CodeLine lineNumber="925"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00926" /><CodeLine lineNumber="926"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> splitValueIntoRegisterParts(</Highlight></CodeLine>
<Link id="l00927" /><CodeLine lineNumber="927"><Highlight kind="normal">        SelectionDAG &amp; DAG, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> SDLoc &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> Val, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> &#42;Parts,</Highlight></CodeLine>
<Link id="l00928" /><CodeLine lineNumber="928"><Highlight kind="normal">        </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumParts, MVT PartVT, std::optional&lt;CallingConv::ID&gt; <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</Highlight></CodeLine>
<Link id="l00929" /><CodeLine lineNumber="929"><Highlight kind="normal">        </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00930" /><CodeLine lineNumber="930"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00931" /><CodeLine lineNumber="931"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> joinRegisterPartsIntoValue(</Highlight></CodeLine>
<Link id="l00932" /><CodeLine lineNumber="932"><Highlight kind="normal">        SelectionDAG &amp; DAG, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> SDLoc &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> &#42;Parts,</Highlight></CodeLine>
<Link id="l00933" /><CodeLine lineNumber="933"><Highlight kind="normal">        </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumParts, MVT PartVT, EVT ValueVT,</Highlight></CodeLine>
<Link id="l00934" /><CodeLine lineNumber="934"><Highlight kind="normal">        std::optional&lt;CallingConv::ID&gt; <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a77c69067ae8279bc00ab8757731e90d7">CC</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00935" /><CodeLine lineNumber="935"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00936" /><CodeLine lineNumber="936"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a></Highlight></CodeLine>
<Link id="l00937" /><CodeLine lineNumber="937"><Highlight kind="normal">    LowerFormalArguments(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> Chain, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isVarArg,</Highlight></CodeLine>
<Link id="l00938" /><CodeLine lineNumber="938"><Highlight kind="normal">                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins,</Highlight></CodeLine>
<Link id="l00939" /><CodeLine lineNumber="939"><Highlight kind="normal">                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> SDLoc &amp;dl, SelectionDAG &amp;DAG,</Highlight></CodeLine>
<Link id="l00940" /><CodeLine lineNumber="940"><Highlight kind="normal">                         SmallVectorImpl&lt;SDValue&gt; &amp;InVals) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00941" /><CodeLine lineNumber="941"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00942" /><CodeLine lineNumber="942"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> StoreByValRegs(CCState &amp;CCInfo, SelectionDAG &amp;DAG, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> SDLoc &amp;dl,</Highlight></CodeLine>
<Link id="l00943" /><CodeLine lineNumber="943"><Highlight kind="normal">                       <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> &amp;Chain, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> Value &#42;OrigArg,</Highlight></CodeLine>
<Link id="l00944" /><CodeLine lineNumber="944"><Highlight kind="normal">                       </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> InRegsParamRecordIdx, </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> ArgOffset,</Highlight></CodeLine>
<Link id="l00945" /><CodeLine lineNumber="945"><Highlight kind="normal">                       </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> ArgSize) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00946" /><CodeLine lineNumber="946"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00947" /><CodeLine lineNumber="947"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> VarArgStyleRegisters(CCState &amp;CCInfo, SelectionDAG &amp;DAG,</Highlight></CodeLine>
<Link id="l00948" /><CodeLine lineNumber="948"><Highlight kind="normal">                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> SDLoc &amp;dl, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> &amp;Chain,</Highlight></CodeLine>
<Link id="l00949" /><CodeLine lineNumber="949"><Highlight kind="normal">                              </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> ArgOffset, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> TotalArgRegsSaveSize,</Highlight></CodeLine>
<Link id="l00950" /><CodeLine lineNumber="950"><Highlight kind="normal">                              </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ForceMutable = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00951" /><CodeLine lineNumber="951"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00952" /><CodeLine lineNumber="952"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> LowerCall(TargetLowering::CallLoweringInfo &amp;CLI,</Highlight></CodeLine>
<Link id="l00953" /><CodeLine lineNumber="953"><Highlight kind="normal">                      SmallVectorImpl&lt;SDValue&gt; &amp;InVals) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00954" /><CodeLine lineNumber="954"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00955" /><CodeLine lineNumber="955"><Highlight kind="comment">    /// HandleByVal - Target-specific cleanup for ByVal support.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00956" /><CodeLine lineNumber="956"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> HandleByVal(CCState &#42;, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> &amp;, Align) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00957" /><CodeLine lineNumber="957"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00958" /><CodeLine lineNumber="958"><Highlight kind="comment">    /// IsEligibleForTailCallOptimization - Check whether the call is eligible</Highlight></CodeLine>
<Link id="l00959" /><CodeLine lineNumber="959"><Highlight kind="comment">    /// for tail call optimization. Targets which want to do tail call</Highlight></CodeLine>
<Link id="l00960" /><CodeLine lineNumber="960"><Highlight kind="comment">    /// optimization should implement this function.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00961" /><CodeLine lineNumber="961"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsEligibleForTailCallOptimization(</Highlight></CodeLine>
<Link id="l00962" /><CodeLine lineNumber="962"><Highlight kind="normal">        TargetLowering::CallLoweringInfo &amp;CLI, CCState &amp;CCInfo,</Highlight></CodeLine>
<Link id="l00963" /><CodeLine lineNumber="963"><Highlight kind="normal">        SmallVectorImpl&lt;CCValAssign&gt; &amp;ArgLocs, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isIndirect) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00964" /><CodeLine lineNumber="964"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00965" /><CodeLine lineNumber="965"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> CanLowerReturn(<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv,</Highlight></CodeLine>
<Link id="l00966" /><CodeLine lineNumber="966"><Highlight kind="normal">                        MachineFunction &amp;MF, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isVarArg,</Highlight></CodeLine>
<Link id="l00967" /><CodeLine lineNumber="967"><Highlight kind="normal">                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</Highlight></CodeLine>
<Link id="l00968" /><CodeLine lineNumber="968"><Highlight kind="normal">                        LLVMContext &amp;Context, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> Type &#42;RetTy) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00969" /><CodeLine lineNumber="969"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00970" /><CodeLine lineNumber="970"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> LowerReturn(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> Chain, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isVarArg,</Highlight></CodeLine>
<Link id="l00971" /><CodeLine lineNumber="971"><Highlight kind="normal">                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</Highlight></CodeLine>
<Link id="l00972" /><CodeLine lineNumber="972"><Highlight kind="normal">                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</Highlight></CodeLine>
<Link id="l00973" /><CodeLine lineNumber="973"><Highlight kind="normal">                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> SDLoc &amp;dl, SelectionDAG &amp;DAG) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00974" /><CodeLine lineNumber="974"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00975" /><CodeLine lineNumber="975"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isUsedByReturnOnly(SDNode &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> &amp;Chain) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00976" /><CodeLine lineNumber="976"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00977" /><CodeLine lineNumber="977"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> mayBeEmittedAsTailCall(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> CallInst &#42;CI) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00978" /><CodeLine lineNumber="978"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00979" /><CodeLine lineNumber="979"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetloweringbase/#a9506719826e5449066b6a74d2d21d012">shouldConsiderGEPOffsetSplit</a>()</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">; &#125;</Highlight></CodeLine>
<Link id="l00980" /><CodeLine lineNumber="980"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00981" /><CodeLine lineNumber="981"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isUnsupportedFloatingType(EVT VT) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00982" /><CodeLine lineNumber="982"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00983" /><CodeLine lineNumber="983"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> getCMOV(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> SDLoc &amp;dl, EVT VT, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> FalseVal, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> TrueVal,</Highlight></CodeLine>
<Link id="l00984" /><CodeLine lineNumber="984"><Highlight kind="normal">                    <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> ARMcc, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> Flags, SelectionDAG &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00985" /><CodeLine lineNumber="985"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> getARMCmp(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86partialreduction-cpp/#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86partialreduction-cpp/#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</Highlight></CodeLine>
<Link id="l00986" /><CodeLine lineNumber="986"><Highlight kind="normal">                      <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> &amp;ARMcc, SelectionDAG &amp;DAG, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> SDLoc &amp;dl) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00987" /><CodeLine lineNumber="987"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> getVFPCmp(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86partialreduction-cpp/#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86partialreduction-cpp/#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, SelectionDAG &amp;DAG,</Highlight></CodeLine>
<Link id="l00988" /><CodeLine lineNumber="988"><Highlight kind="normal">                      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> SDLoc &amp;dl, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Signaling = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00989" /><CodeLine lineNumber="989"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00990" /><CodeLine lineNumber="990"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> OptimizeVFPBrcond(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, SelectionDAG &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00991" /><CodeLine lineNumber="991"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00992" /><CodeLine lineNumber="992"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> SetupEntryBlockForSjLj(MachineInstr &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MachineBasicBlock &#42;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>,</Highlight></CodeLine>
<Link id="l00993" /><CodeLine lineNumber="993"><Highlight kind="normal">                                MachineBasicBlock &#42;DispatchBB, </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> FI) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00994" /><CodeLine lineNumber="994"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00995" /><CodeLine lineNumber="995"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> EmitSjLjDispatchBlock(MachineInstr &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MachineBasicBlock &#42;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00996" /><CodeLine lineNumber="996"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00997" /><CodeLine lineNumber="997"><Highlight kind="normal">    MachineBasicBlock &#42;EmitStructByval(MachineInstr &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00998" /><CodeLine lineNumber="998"><Highlight kind="normal">                                       MachineBasicBlock &#42;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00999" /><CodeLine lineNumber="999"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01000" /><CodeLine lineNumber="1000"><Highlight kind="normal">    MachineBasicBlock &#42;EmitLowered&#95;&#95;chkstk(MachineInstr &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l01001" /><CodeLine lineNumber="1001"><Highlight kind="normal">                                           MachineBasicBlock &#42;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01002" /><CodeLine lineNumber="1002"><Highlight kind="normal">    MachineBasicBlock &#42;EmitLowered&#95;&#95;dbzchk(MachineInstr &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l01003" /><CodeLine lineNumber="1003"><Highlight kind="normal">                                           MachineBasicBlock &#42;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01004" /><CodeLine lineNumber="1004"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> addMVEVectorTypes(</Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> HasMVEFP);</Highlight></CodeLine>
<Link id="l01005" /><CodeLine lineNumber="1005"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> addAllExtLoads(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MVT From, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MVT To, <a href="/docs/api/classes/llvm/targetloweringbase/#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action);</Highlight></CodeLine>
<Link id="l01006" /><CodeLine lineNumber="1006"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> setAllExpand(MVT VT);</Highlight></CodeLine>
<Link id="l01007" /><CodeLine lineNumber="1007"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l01008" /><CodeLine lineNumber="1008"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01009" /><CodeLine lineNumber="1009" lineLink="/docs/api/namespaces/llvm/#a9a8e4197fb5bad5d7d4904093b4f2558"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a9a8e4197fb5bad5d7d4904093b4f2558">VMOVModImmType</a> &#123;</Highlight></CodeLine>
<Link id="l01010" /><CodeLine lineNumber="1010" lineLink="/docs/api/namespaces/llvm/#a9a8e4197fb5bad5d7d4904093b4f2558adcaec01805114c0c53fd676597996fcd"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/#a9a8e4197fb5bad5d7d4904093b4f2558adcaec01805114c0c53fd676597996fcd">VMOVModImm</a>,</Highlight></CodeLine>
<Link id="l01011" /><CodeLine lineNumber="1011" lineLink="/docs/api/namespaces/llvm/#a9a8e4197fb5bad5d7d4904093b4f2558a30259d8d86b8a0305d1c25bff371c2db"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/#a9a8e4197fb5bad5d7d4904093b4f2558a30259d8d86b8a0305d1c25bff371c2db">VMVNModImm</a>,</Highlight></CodeLine>
<Link id="l01012" /><CodeLine lineNumber="1012" lineLink="/docs/api/namespaces/llvm/#a9a8e4197fb5bad5d7d4904093b4f2558acbf0e3975cea9782b16182528f95c39e"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/#a9a8e4197fb5bad5d7d4904093b4f2558acbf0e3975cea9782b16182528f95c39e">MVEVMVNModImm</a>,</Highlight></CodeLine>
<Link id="l01013" /><CodeLine lineNumber="1013" lineLink="/docs/api/namespaces/llvm/#a9a8e4197fb5bad5d7d4904093b4f2558a2ea3a9d1e21a476b54a22a3bf4bf722e"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/#a9a8e4197fb5bad5d7d4904093b4f2558a2ea3a9d1e21a476b54a22a3bf4bf722e">OtherModImm</a></Highlight></CodeLine>
<Link id="l01014" /><CodeLine lineNumber="1014"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l01015" /><CodeLine lineNumber="1015"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01016" /><CodeLine lineNumber="1016"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal">ARM &#123;</Highlight></CodeLine>
<Link id="l01017" /><CodeLine lineNumber="1017"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01018" /><CodeLine lineNumber="1018"><Highlight kind="normal">    FastISel &#42;<a href="/docs/api/namespaces/llvm/arm/#aa23959d9b3463aec95209a1fe73c1e3f">createFastISel</a>(FunctionLoweringInfo &amp;funcInfo,</Highlight></CodeLine>
<Link id="l01019" /><CodeLine lineNumber="1019"><Highlight kind="normal">                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> TargetLibraryInfo &#42;libInfo);</Highlight></CodeLine>
<Link id="l01020" /><CodeLine lineNumber="1020"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01021" /><CodeLine lineNumber="1021"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="comment">// end namespace ARM</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01022" /><CodeLine lineNumber="1022"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01023" /><CodeLine lineNumber="1023"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// end namespace llvm</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01024" /><CodeLine lineNumber="1024"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01025" /><CodeLine lineNumber="1025"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#endif </Highlight><Highlight kind="comment">// LLVM&#95;LIB&#95;TARGET&#95;ARM&#95;ARMISELLOWERING&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>

</ProgramListing>


</DoxygenPage>
