// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_HH_
#define _reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mux_104_18_1_0.h"

namespace ap_rtl {

struct reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s : public sc_module {
    // Port declarations 15
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<17> > x_0_V;
    sc_in< sc_lv<17> > x_1_V;
    sc_in< sc_lv<17> > x_2_V;
    sc_in< sc_lv<17> > x_3_V;
    sc_in< sc_lv<17> > x_4_V;
    sc_in< sc_lv<17> > x_5_V;
    sc_in< sc_lv<17> > x_6_V;
    sc_in< sc_lv<17> > x_7_V;
    sc_in< sc_lv<17> > x_8_V;
    sc_in< sc_lv<17> > x_9_V;
    sc_in< sc_lv<5> > x_V_offset;
    sc_out< sc_lv<18> > ap_return;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s(sc_module_name name);
    SC_HAS_PROCESS(reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s);

    ~reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s();

    sc_trace_file* mVcdFile;

    myproject_mux_104_18_1_0<1,1,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_mux_104_18_1_0_U383;
    myproject_mux_104_18_1_0<1,1,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_mux_104_18_1_0_U384;
    myproject_mux_104_18_1_0<1,1,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_mux_104_18_1_0_U385;
    myproject_mux_104_18_1_0<1,1,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_mux_104_18_1_0_U386;
    sc_signal< sc_lv<1> > isneg_3_reg_558;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<18> > p_Val2_36_fu_498_p2;
    sc_signal< sc_lv<18> > p_Val2_36_reg_565;
    sc_signal< sc_lv<1> > newsignbit_4_reg_571;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<18> > extLd2_fu_122_p1;
    sc_signal< sc_lv<18> > extLd3_fu_126_p1;
    sc_signal< sc_lv<18> > extLd4_fu_130_p1;
    sc_signal< sc_lv<18> > extLd5_fu_134_p1;
    sc_signal< sc_lv<18> > extLd6_fu_138_p1;
    sc_signal< sc_lv<18> > extLd7_fu_142_p1;
    sc_signal< sc_lv<18> > extLd8_fu_146_p1;
    sc_signal< sc_lv<18> > extLd9_fu_150_p1;
    sc_signal< sc_lv<18> > extLd_fu_154_p1;
    sc_signal< sc_lv<18> > extLd1_fu_158_p1;
    sc_signal< sc_lv<4> > p_Val2_s_fu_162_p11;
    sc_signal< sc_lv<3> > tmp_234_fu_118_p1;
    sc_signal< sc_lv<3> > sum_t_i_fu_188_p2;
    sc_signal< sc_lv<4> > p_Val2_31_fu_198_p11;
    sc_signal< sc_lv<18> > p_Val2_s_fu_162_p12;
    sc_signal< sc_lv<18> > p_Val2_31_fu_198_p12;
    sc_signal< sc_lv<19> > tmp_i_i_fu_224_p1;
    sc_signal< sc_lv<19> > tmp_i_i_22_fu_228_p1;
    sc_signal< sc_lv<19> > p_Val2_32_fu_232_p2;
    sc_signal< sc_lv<18> > p_Val2_33_fu_246_p2;
    sc_signal< sc_lv<1> > newsignbit_fu_252_p3;
    sc_signal< sc_lv<1> > isneg_fu_238_p3;
    sc_signal< sc_lv<1> > tmp_61_i_i_fu_260_p2;
    sc_signal< sc_lv<1> > p_Result_not_i_i_fu_278_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i_i_fu_272_p2;
    sc_signal< sc_lv<1> > underflow_fu_266_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_fu_284_p2;
    sc_signal< sc_lv<18> > p_Val2_22_mux_i_i_fu_290_p3;
    sc_signal< sc_lv<18> > p_Val2_i_i_fu_298_p3;
    sc_signal< sc_lv<3> > sum_fu_314_p2;
    sc_signal< sc_lv<4> > p_Val2_9_fu_324_p11;
    sc_signal< sc_lv<3> > sum_t_i2_fu_350_p2;
    sc_signal< sc_lv<4> > p_Val2_1_fu_360_p11;
    sc_signal< sc_lv<18> > p_Val2_9_fu_324_p12;
    sc_signal< sc_lv<18> > p_Val2_1_fu_360_p12;
    sc_signal< sc_lv<19> > tmp_i_i3_fu_386_p1;
    sc_signal< sc_lv<19> > tmp_i_i4_fu_390_p1;
    sc_signal< sc_lv<19> > p_Val2_2_fu_394_p2;
    sc_signal< sc_lv<18> > p_Val2_3_fu_408_p2;
    sc_signal< sc_lv<1> > newsignbit_3_fu_414_p3;
    sc_signal< sc_lv<1> > isneg_2_fu_400_p3;
    sc_signal< sc_lv<1> > tmp_61_i_i9_fu_422_p2;
    sc_signal< sc_lv<1> > p_Result_not_i_i1_fu_440_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i_i1_fu_434_p2;
    sc_signal< sc_lv<1> > underflow_12_fu_428_p2;
    sc_signal< sc_lv<1> > brmerge_i_i2_fu_446_p2;
    sc_signal< sc_lv<18> > p_Val2_22_mux_i_i1_fu_452_p3;
    sc_signal< sc_lv<18> > p_Val2_i_i1_fu_460_p3;
    sc_signal< sc_lv<18> > p_Val2_34_fu_306_p3;
    sc_signal< sc_lv<18> > p_Val2_4_fu_468_p3;
    sc_signal< sc_lv<19> > tmp_i_fu_476_p1;
    sc_signal< sc_lv<19> > tmp_i_23_fu_480_p1;
    sc_signal< sc_lv<19> > p_Val2_35_fu_484_p2;
    sc_signal< sc_lv<1> > tmp_61_i_fu_512_p2;
    sc_signal< sc_lv<1> > p_Result_not_i_fu_526_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i_fu_522_p2;
    sc_signal< sc_lv<1> > underflow_13_fu_517_p2;
    sc_signal< sc_lv<1> > brmerge_i_fu_531_p2;
    sc_signal< sc_lv<18> > p_Val2_22_mux_i_fu_536_p3;
    sc_signal< sc_lv<18> > p_Val2_i_fu_543_p3;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_return();
    void thread_brmerge_i_fu_531_p2();
    void thread_brmerge_i_i2_fu_446_p2();
    void thread_brmerge_i_i_fu_284_p2();
    void thread_brmerge_i_i_i_fu_522_p2();
    void thread_brmerge_i_i_i_i1_fu_434_p2();
    void thread_brmerge_i_i_i_i_fu_272_p2();
    void thread_extLd1_fu_158_p1();
    void thread_extLd2_fu_122_p1();
    void thread_extLd3_fu_126_p1();
    void thread_extLd4_fu_130_p1();
    void thread_extLd5_fu_134_p1();
    void thread_extLd6_fu_138_p1();
    void thread_extLd7_fu_142_p1();
    void thread_extLd8_fu_146_p1();
    void thread_extLd9_fu_150_p1();
    void thread_extLd_fu_154_p1();
    void thread_isneg_2_fu_400_p3();
    void thread_isneg_fu_238_p3();
    void thread_newsignbit_3_fu_414_p3();
    void thread_newsignbit_fu_252_p3();
    void thread_p_Result_not_i_fu_526_p2();
    void thread_p_Result_not_i_i1_fu_440_p2();
    void thread_p_Result_not_i_i_fu_278_p2();
    void thread_p_Val2_1_fu_360_p11();
    void thread_p_Val2_22_mux_i_fu_536_p3();
    void thread_p_Val2_22_mux_i_i1_fu_452_p3();
    void thread_p_Val2_22_mux_i_i_fu_290_p3();
    void thread_p_Val2_2_fu_394_p2();
    void thread_p_Val2_31_fu_198_p11();
    void thread_p_Val2_32_fu_232_p2();
    void thread_p_Val2_33_fu_246_p2();
    void thread_p_Val2_34_fu_306_p3();
    void thread_p_Val2_35_fu_484_p2();
    void thread_p_Val2_36_fu_498_p2();
    void thread_p_Val2_3_fu_408_p2();
    void thread_p_Val2_4_fu_468_p3();
    void thread_p_Val2_9_fu_324_p11();
    void thread_p_Val2_i_fu_543_p3();
    void thread_p_Val2_i_i1_fu_460_p3();
    void thread_p_Val2_i_i_fu_298_p3();
    void thread_p_Val2_s_fu_162_p11();
    void thread_sum_fu_314_p2();
    void thread_sum_t_i2_fu_350_p2();
    void thread_sum_t_i_fu_188_p2();
    void thread_tmp_234_fu_118_p1();
    void thread_tmp_61_i_fu_512_p2();
    void thread_tmp_61_i_i9_fu_422_p2();
    void thread_tmp_61_i_i_fu_260_p2();
    void thread_tmp_i_23_fu_480_p1();
    void thread_tmp_i_fu_476_p1();
    void thread_tmp_i_i3_fu_386_p1();
    void thread_tmp_i_i4_fu_390_p1();
    void thread_tmp_i_i_22_fu_228_p1();
    void thread_tmp_i_i_fu_224_p1();
    void thread_underflow_12_fu_428_p2();
    void thread_underflow_13_fu_517_p2();
    void thread_underflow_fu_266_p2();
};

}

using namespace ap_rtl;

#endif
