Fitter report for mvm_noc_top
Thu Nov 14 18:15:22 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Routing Usage Summary
 25. I/O Rules Summary
 26. I/O Rules Details
 27. I/O Rules Matrix
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Estimated Delay Added for Hold Timing Summary
 31. Estimated Delay Added for Hold Timing Details
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+---------------------------------+----------------------------------------------------+
; Fitter Status                   ; Successful - Thu Nov 14 18:15:22 2024              ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Revision Name                   ; mvm_noc_top                                        ;
; Top-level Entity Name           ; mvm_noc_top                                        ;
; Family                          ; Cyclone V                                          ;
; Device                          ; 5CSXFC6D6F31C6                                     ;
; Timing Models                   ; Final                                              ;
; Logic utilization (in ALMs)     ; 14,730 / 41,910 ( 35 % )                           ;
; Total registers                 ; 24854                                              ;
; Total pins                      ; 11 / 499 ( 2 % )                                   ;
; Total virtual pins              ; 0                                                  ;
; Total block memory bits         ; 1,450,720 / 5,662,720 ( 26 % )                     ;
; Total RAM Blocks                ; 392 / 553 ( 71 % )                                 ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                    ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                      ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                      ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                      ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                      ;
; Total PLLs                      ; 0 / 15 ( 0 % )                                     ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                      ;
+---------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSXFC6D6F31C6                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.89        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.2%      ;
;     Processor 3            ;   7.1%      ;
;     Processor 4            ;   7.1%      ;
;     Processor 5            ;   7.0%      ;
;     Processor 6            ;   7.0%      ;
;     Processor 7            ;   6.9%      ;
;     Processor 8            ;   6.9%      ;
;     Processor 9            ;   6.7%      ;
;     Processor 10           ;   6.7%      ;
;     Processor 11           ;   6.7%      ;
;     Processor 12           ;   6.7%      ;
;     Processor 13           ;   6.7%      ;
;     Processor 14           ;   6.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; altera_reset_controller:rst_controller|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; clk_clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[0]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a0                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[1]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a1                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[2]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a2                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[3]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a3                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[4]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a4                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[5]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a5                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[6]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a6                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[7]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a7                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[8]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a8                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[9]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a9                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[10]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a10                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[11]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a11                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[12]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a12                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[13]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a13                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[14]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a14                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[15]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a15                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[16]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a16                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[17]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a17                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[18]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a18                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[19]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a19                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[20]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a20                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[21]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a21                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[22]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a22                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[23]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a23                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[24]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a24                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[25]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a25                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[26]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a26                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[27]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a27                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[28]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a28                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[29]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a29                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[30]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a30                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[31]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a31                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[32]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a32                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[33]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a33                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[34]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a34                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[35]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a35                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[36]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a36                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[37]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a37                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[38]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a38                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[39]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a39                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[40]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a40                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[41]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a41                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[42]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a42                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[43]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a43                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[44]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a44                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[45]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a45                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[46]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a46                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[47]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a47                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[48]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a48                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[49]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a49                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[50]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a50                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[51]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a51                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[52]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a52                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[53]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a53                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[54]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a54                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[55]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a55                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[56]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a56                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[57]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a57                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[58]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a58                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[59]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a59                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[60]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a60                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[61]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a61                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[62]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a62                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[63]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a63                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[64]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a64                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[65]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a65                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[66]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a66                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[67]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a67                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[68]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a68                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[69]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a69                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[70]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a70                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[71]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a71                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[72]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a72                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[73]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a73                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[74]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a74                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[75]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a75                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[76]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a76                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[77]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a77                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[78]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a78                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[79]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a79                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[80]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a80                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[81]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a81                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[82]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a82                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[83]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a83                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[84]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a84                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[85]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a85                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[86]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a86                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[87]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a87                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[88]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a88                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[89]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a89                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[90]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a90                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[91]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a91                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[92]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a92                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[93]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a93                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[94]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a94                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[95]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a95                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[96]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a96                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[97]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a97                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[98]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a98                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[99]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a99                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[100]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a100                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[101]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a101                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[102]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a102                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[103]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a103                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[104]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a104                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[105]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a105                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[106]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a106                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[107]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a107                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[108]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a108                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[109]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a109                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[110]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a110                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[111]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a111                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[112]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a112                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[113]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a113                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[114]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a114                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[115]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a115                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[116]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a116                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[117]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a117                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[118]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a118                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[119]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a119                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[120]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a120                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[121]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a121                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[122]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a122                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[123]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a123                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[124]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a124                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[125]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a125                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[126]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a126                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_input_operands[127]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a127                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[0]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a0                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[1]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a1                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[2]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a2                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[3]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a3                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[4]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a4                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[5]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a5                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[6]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a6                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[7]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a7                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[8]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a8                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[9]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a9                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[10]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a10                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[11]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a11                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[12]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a12                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[13]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a13                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[14]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a14                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[15]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a15                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[16]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a16                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[17]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a17                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[18]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a18                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[19]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a19                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[20]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a20                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[21]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a21                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[22]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a22                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[23]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a23                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[24]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a24                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[25]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a25                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[26]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a26                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[27]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a27                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[28]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a28                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[29]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a29                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[30]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a30                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[31]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a31                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[32]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a32                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[33]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a33                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[34]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a34                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[35]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a35                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[36]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a36                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[37]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a37                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[38]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a38                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[39]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a39                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[40]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a40                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[41]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a41                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[42]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a42                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[43]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a43                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[44]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a44                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[45]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a45                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[46]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a46                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[47]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a47                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[48]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a48                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[49]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a49                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[50]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a50                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[51]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a51                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[52]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a52                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[53]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a53                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[54]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a54                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[55]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a55                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[56]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a56                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[57]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a57                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[58]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a58                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[59]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a59                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[60]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a60                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[61]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a61                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[62]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a62                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[63]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a63                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[64]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a64                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[65]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a65                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[66]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a66                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[67]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a67                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[68]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a68                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[69]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a69                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[70]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a70                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[71]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a71                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[72]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a72                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[73]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a73                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[74]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a74                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[75]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a75                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[76]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a76                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[77]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a77                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[78]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a78                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[79]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a79                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[80]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a80                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[81]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a81                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[82]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a82                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[83]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a83                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[84]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a84                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[85]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a85                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[86]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a86                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[87]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a87                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[88]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a88                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[89]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a89                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[90]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a90                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[91]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a91                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[92]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a92                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[93]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a93                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[94]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a94                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[95]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a95                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[96]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a96                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[97]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a97                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[98]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a98                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[99]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a99                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[100]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a100                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[101]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a101                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[102]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a102                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[103]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a103                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[104]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a104                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[105]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a105                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[106]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a106                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[107]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a107                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[108]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a108                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[109]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a109                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[110]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a110                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[111]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a111                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[112]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a112                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[113]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a113                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[114]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a114                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[115]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a115                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[116]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a116                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[117]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a117                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[118]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a118                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[119]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a119                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[120]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a120                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[121]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a121                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[122]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a122                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[123]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a123                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[124]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a124                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[125]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a125                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[126]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a126                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rr_reduction_operands[127]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a127                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[0]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a0                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[1]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a1                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[2]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a2                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[3]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a3                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[4]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a4                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[5]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a5                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[6]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a6                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[7]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a7                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[8]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a8                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[9]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a9                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[10]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a10                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[11]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a11                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[12]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a12                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[13]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a13                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[14]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a14                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[15]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a15                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[16]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a16                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[17]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a17                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[18]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a18                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[19]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a19                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[20]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a20                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[21]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a21                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[22]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a22                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[23]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a23                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[24]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a24                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[25]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a25                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[26]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a26                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[27]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a27                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[28]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a28                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[29]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a29                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[30]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a30                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[31]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a31                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[32]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a32                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[33]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a33                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[34]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a34                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[35]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a35                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[36]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a36                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[37]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a37                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[38]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a38                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[39]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a39                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[40]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a40                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[41]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a41                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[42]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a42                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[43]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a43                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[44]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a44                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[45]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a45                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[46]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a46                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[47]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a47                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[48]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a48                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[49]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a49                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[50]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a50                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[51]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a51                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[52]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a52                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[53]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a53                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[54]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a54                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[55]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a55                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[56]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a56                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[57]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a57                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[58]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a58                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[59]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a59                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[60]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a60                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[61]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a61                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[62]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a62                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[63]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a63                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[64]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a64                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[65]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a65                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[66]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a66                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[67]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a67                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[68]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a68                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[69]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a69                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[70]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a70                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[71]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a71                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[72]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a72                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[73]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a73                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[74]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a74                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[75]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a75                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[76]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a76                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[77]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a77                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[78]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a78                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[79]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a79                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[80]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a80                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[81]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a81                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[82]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a82                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[83]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a83                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[84]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a84                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[85]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a85                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[86]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a86                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[87]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a87                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[88]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a88                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[89]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a89                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[90]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a90                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[91]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a91                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[92]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a92                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[93]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a93                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[94]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a94                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[95]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a95                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[96]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a96                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[97]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a97                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[98]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a98                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[99]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a99                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[100]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a100                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[101]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a101                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[102]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a102                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[103]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a103                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[104]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a104                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[105]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a105                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[106]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a106                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[107]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a107                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[108]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a108                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[109]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a109                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[110]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a110                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[111]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a111                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[112]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a112                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[113]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a113                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[114]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a114                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[115]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a115                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[116]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a116                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[117]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a117                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[118]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a118                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[119]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a119                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[120]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a120                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[121]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a121                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[122]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a122                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[123]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a123                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[124]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a124                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[125]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a125                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[126]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a126                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_input_operands[127]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a127                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[0]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a0                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[1]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a1                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[2]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a2                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[3]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a3                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[4]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a4                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[5]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a5                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[6]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a6                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[7]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a7                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[8]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a8                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[9]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a9                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[10]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a10                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[11]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a11                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[12]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a12                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[13]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a13                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[14]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a14                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[15]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a15                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[16]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a16                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[17]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a17                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[18]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a18                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[19]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a19                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[20]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a20                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[21]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a21                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[22]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a22                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[23]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a23                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[24]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a24                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[25]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a25                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[26]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a26                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[27]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a27                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[28]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a28                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[29]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a29                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[30]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a30                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[31]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a31                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[32]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a32                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[33]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a33                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[34]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a34                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[35]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a35                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[36]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a36                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[37]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a37                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[38]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a38                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[39]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a39                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[40]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a40                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[41]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a41                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[42]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a42                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[43]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a43                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[44]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a44                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[45]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a45                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[46]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a46                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[47]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a47                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[48]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a48                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[49]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a49                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[50]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a50                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[51]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a51                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[52]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a52                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[53]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a53                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[54]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a54                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[55]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a55                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[56]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a56                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[57]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a57                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[58]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a58                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[59]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a59                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[60]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a60                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[61]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a61                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[62]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a62                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[63]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a63                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[64]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a64                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[65]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a65                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[66]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a66                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[67]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a67                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[68]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a68                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[69]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a69                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[70]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a70                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[71]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a71                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[72]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a72                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[73]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a73                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[74]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a74                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[75]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a75                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[76]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a76                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[77]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a77                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[78]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a78                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[79]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a79                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[80]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a80                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[81]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a81                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[82]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a82                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[83]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a83                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[84]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a84                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[85]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a85                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[86]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a86                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[87]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a87                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[88]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a88                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[89]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a89                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[90]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a90                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[91]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a91                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[92]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a92                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[93]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a93                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[94]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a94                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[95]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a95                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[96]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a96                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[97]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a97                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[98]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a98                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[99]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a99                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[100]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a100                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[101]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a101                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[102]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a102                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[103]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a103                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[104]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a104                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[105]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a105                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[106]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a106                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[107]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a107                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[108]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a108                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[109]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a109                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[110]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a110                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[111]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a111                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[112]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a112                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[113]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a113                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[114]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a114                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[115]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a115                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[116]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a116                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[117]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a117                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[118]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a118                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[119]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a119                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[120]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a120                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[121]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a121                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[122]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a122                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[123]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a123                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[124]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a124                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[125]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a125                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[126]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a126                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rr_reduction_operands[127]                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a127                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|credit_count[4]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|credit_count[4]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|buffer_usedw[4]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|buffer_usedw[4]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|credit_count[2]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|credit_count[2]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|credit_count[4]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|credit_count[4]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_f2b:wr_ptr|counter_reg_bit[2]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_f2b:wr_ptr|counter_reg_bit[2]~DUPLICATE                                            ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_f2b:wr_ptr|counter_reg_bit[2]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_f2b:wr_ptr|counter_reg_bit[2]~DUPLICATE                                      ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|credit_count[2]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|credit_count[2]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_r27:usedw_counter|counter_reg_bit[2]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_r27:usedw_counter|counter_reg_bit[2]~DUPLICATE                               ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[0].for_cols[1].west_link_inst|pipeline_gen.is_tail[0]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[0].for_cols[1].west_link_inst|pipeline_gen.is_tail[0]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|arbiter_matrix:arbiter_gen.for_outputs[0].arbiter_inst|hold_delay[2]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|arbiter_matrix:arbiter_gen.for_outputs[0].arbiter_inst|hold_delay[2]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|credit_counter[0][3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|credit_counter[0][3]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|data_out_reg_valid[0]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|data_out_reg_valid[0]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_f2b:wr_ptr|counter_reg_bit[0]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_f2b:wr_ptr|counter_reg_bit[0]~DUPLICATE                                                    ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|route_out[1]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|route_out[1]~DUPLICATE                                                                                                                        ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|tail_buffer_valid[1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|tail_buffer_valid[1]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|transiting_packet[2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|transiting_packet[2]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|arbiter_matrix:arbiter_gen.for_outputs[0].arbiter_inst|hold_delay[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|arbiter_matrix:arbiter_gen.for_outputs[0].arbiter_inst|hold_delay[0]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|credit_counter[0][4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|credit_counter[0][4]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|tail_buffer_valid[0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|tail_buffer_valid[0]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|tail_buffer_valid[2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|tail_buffer_valid[2]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|arbiter_matrix:arbiter_gen.for_outputs[0].arbiter_inst|hold_delay[2]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|arbiter_matrix:arbiter_gen.for_outputs[0].arbiter_inst|hold_delay[2]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|arbiter_matrix:arbiter_gen.for_outputs[1].arbiter_inst|grant_prev[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|arbiter_matrix:arbiter_gen.for_outputs[1].arbiter_inst|grant_prev[0]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|credit_counter[0][3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|credit_counter[0][3]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|credit_counter[1][4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|credit_counter[1][4]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_f2b:wr_ptr|counter_reg_bit[1]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_f2b:wr_ptr|counter_reg_bit[1]~DUPLICATE                                                    ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|dest_out[11]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|dest_out[11]~DUPLICATE                                                                                                                        ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|credit_counter[2][4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|credit_counter[2][4]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|data_out_reg_valid[0]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|data_out_reg_valid[0]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|empty_dff                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|empty_dff~DUPLICATE                                                                             ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|dest_out[2]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|dest_out[2]~DUPLICATE                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|dest_out[3]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|dest_out[3]~DUPLICATE                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|valid_out                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|valid_out~DUPLICATE                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[1][5]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[1][5]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[2][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[2][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[2][4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[2][4]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[3][6]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[3][6]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[4][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[4][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[5][7]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[5][7]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[6][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[6][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[6][6]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[6][6]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[7][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[7][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[7][4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[7][4]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[8][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[8][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[8][7]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[8][7]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[9][6]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[9][6]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[10][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[10][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[13][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[13][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[13][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[13][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[14][6]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[14][6]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[14][7]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[14][7]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[0][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[0][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[6][5]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[6][5]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[7][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[7][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[8][5]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[8][5]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[9][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[9][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[12][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[12][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[13][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[13][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[13][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[13][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[14][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[14][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[15][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[15][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[1][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[1][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[3][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[3][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[4][4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[4][4]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[7][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[7][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[10][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[10][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[13][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[13][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[15][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[15][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[15][5]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[15][5]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[0][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[0][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[3][4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[3][4]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[6][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[6][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[7][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[7][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[8][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[8][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[8][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[8][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[8][4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[8][4]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[9][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[9][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[10][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[10][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[12][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[12][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[15][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[15][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|accum:accum_inst|r_result[1]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|accum:accum_inst|r_result[1]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[1][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[1][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[1][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[1][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[5][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[5][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[10][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[10][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[15][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[15][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[0][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[0][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[1][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[1][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[2][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[2][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[3][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[3][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[3][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[3][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[4][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[4][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[5][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[5][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[7][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[7][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[7][4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[7][4]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[9][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[9][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[9][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[9][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[11][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[11][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[12][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[12][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[12][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[12][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[14][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[14][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[15][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[15][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[0][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[0][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[1][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[1][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[3][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[3][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[3][4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[3][4]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[4][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[4][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[4][4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[4][4]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[6][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[6][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[8][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[8][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[8][4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[8][4]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[10][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[10][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[10][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[10][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[12][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[12][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[13][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[13][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[14][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[14][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[15][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[15][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[4][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[4][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[5][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[5][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[5][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[5][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[9][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[9][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[10][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[10][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[11][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[11][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[12][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[12][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[12][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[12][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[12][5]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[12][5]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[13][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[13][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[14][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[14][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[3][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[3][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[4][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[4][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[5][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[5][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[8][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[8][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[8][4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[8][4]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[10][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[10][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[12][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[12][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[13][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[13][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[0][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[0][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[2][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[2][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[3][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[3][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[4][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[4][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[4][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[4][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[5][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[5][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[7][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[7][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[11][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[11][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[11][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[11][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[13][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[13][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[14][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[14][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[1][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[1][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[1][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[1][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[2][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[2][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[3][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[3][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[6][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[6][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[6][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[6][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[7][5]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[7][5]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[8][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[8][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[9][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[9][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[9][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[9][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[10][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[10][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[11][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[11][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[11][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[11][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[13][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[13][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[13][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[13][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[14][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[14][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[15][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[15][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[2][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[2][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[4][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[4][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[5][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[5][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[5][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[5][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[5][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[5][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[6][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[6][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[6][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[6][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[7][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[7][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[11][0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[11][0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[11][1]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[11][1]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[15][2]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[15][2]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[1][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[1][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[1][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[1][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[4][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[4][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[4][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[4][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[4][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[4][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[5][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[5][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[8][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[8][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[8][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[8][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[9][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[9][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[10][0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[10][0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[10][2]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[10][2]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[10][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[10][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[11][0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[11][0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[11][5]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[11][5]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[14][0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[14][0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[14][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[14][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[15][0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[15][0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[0][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[0][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[6][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[6][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[6][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[6][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[7][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[7][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[8][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[8][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[8][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[8][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[12][0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[12][0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[13][4]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[13][4]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[15][2]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[15][2]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[0][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[0][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[4][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[4][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[4][5]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[4][5]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[5][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[5][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[6][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[6][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[8][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[8][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[8][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[8][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[9][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[9][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[10][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[10][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[11][5]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[11][5]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[13][5]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[13][5]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[14][1]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[14][1]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[15][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[15][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[15][4]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[15][4]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[1][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[1][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[2][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[2][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[3][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[3][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[4][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[4][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[4][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[4][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[4][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[4][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[9][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[9][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[13][0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[13][0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[13][4]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[13][4]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[14][0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[14][0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[0][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[0][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[0][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[0][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[3][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[3][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[5][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[5][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[5][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[5][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[8][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[8][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[8][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[8][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[9][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[9][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[10][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[10][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[13][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[13][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[14][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[14][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[15][0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[15][0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|tail_ptr[4]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|tail_ptr[4]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:instruction_fifo|head_ptr[4]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:instruction_fifo|head_ptr[4]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:output_data_fifo|head_ptr[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:output_data_fifo|head_ptr[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:output_data_fifo|head_ptr[5]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:output_data_fifo|head_ptr[5]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:output_data_fifo|tail_ptr[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:output_data_fifo|tail_ptr[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|head_ptr[2]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|head_ptr[2]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|head_ptr[4]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|head_ptr[4]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|tail_ptr[5]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|tail_ptr[5]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_waddr[2]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_waddr[2]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[14]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[14]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|accum_mem_wen                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|accum_mem_wen~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|r_result[1]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|r_result[1]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|r_result[2]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|r_result[2]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|r_result[6]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|r_result[6]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[0][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[0][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[1][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[1][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[1][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[1][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[1][7]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[1][7]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[3][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[3][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[3][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[3][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[3][5]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[3][5]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[3][6]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[3][6]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[4][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[4][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[4][4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[4][4]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[5][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[5][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[5][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[5][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[6][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[6][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[6][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[6][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[7][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[7][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[7][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[7][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[7][5]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[7][5]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[8][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[8][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[8][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[8][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[8][7]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[8][7]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[9][4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[9][4]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[9][7]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[9][7]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[10][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[10][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[10][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[10][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[11][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[11][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[11][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[11][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[11][6]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[11][6]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[11][7]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[11][7]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[12][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[12][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[12][5]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[12][5]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[13][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[13][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[14][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[14][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[14][5]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[14][5]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[14][7]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[14][7]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[15][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_dataa[15][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[0][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[0][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[5][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[5][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[7][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[7][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[9][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[9][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[9][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[9][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[10][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[10][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[10][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[10][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[10][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[10][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[11][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[11][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[11][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[11][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[12][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[12][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[12][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[12][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[13][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[13][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[14][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[14][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[14][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|r_datab[14][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[0][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[0][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[1][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[1][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[3][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[3][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[6][5]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[6][5]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[7][4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[7][4]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[8][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[8][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[9][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[9][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[11][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[11][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[11][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[11][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[12][5]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[12][5]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[13][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|r_datab[13][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[0][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[0][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[1][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[1][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[4][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[4][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[12][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[12][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[15][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[15][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[15][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[15][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[15][5]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|r_datab[15][5]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[1][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[1][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[1][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[1][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[2][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[2][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[4][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[4][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[7][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[7][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[8][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[8][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[10][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[10][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[12][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[12][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[13][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[13][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[14][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[14][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[14][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|r_datab[14][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[0][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[0][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[1][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[1][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[2][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[2][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[2][4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[2][4]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[3][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[3][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[6][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[6][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[7][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[7][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[7][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[7][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[8][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[8][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[9][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[9][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[9][5]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[9][5]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[10][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[10][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[10][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[10][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[11][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[11][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[14][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[14][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[15][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[15][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[15][5]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|r_datab[15][5]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[1][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[1][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[5][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[5][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[7][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[7][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[12][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[12][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[13][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[13][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[14][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[14][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[15][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[15][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[15][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|r_datab[15][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[0][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[0][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[2][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[2][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[5][4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[5][4]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[6][4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[6][4]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[7][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[7][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[9][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[9][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[9][5]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[9][5]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[12][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|r_datab[12][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[0][3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[0][3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[1][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[1][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[1][5]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[1][5]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[2][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[2][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[3][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[3][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[4][5]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[4][5]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[7][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[7][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[13][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[13][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[15][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|r_datab[15][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[0][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[0][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[0][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[0][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[6][1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[6][1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[6][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[6][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[9][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[9][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[9][5]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[9][5]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[11][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[11][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[11][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[11][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[12][5]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[12][5]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[13][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[13][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[13][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[13][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[15][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|r_datab[15][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[4][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[4][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[5][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[5][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[5][5]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[5][5]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[6][0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[6][0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[6][5]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[6][5]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[8][5]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[8][5]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[9][2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[9][2]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[13][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[13][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[14][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[14][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[15][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[15][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[15][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|r_datab[15][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|accum:accum_inst|r_result[2]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|accum:accum_inst|r_result[2]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|accum:accum_inst|r_result[4]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|accum:accum_inst|r_result[4]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[1][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[1][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[1][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[1][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[2][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[2][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[5][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[5][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[9][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[9][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[10][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[10][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[11][1]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[11][1]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[12][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[12][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[13][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[13][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[15][1]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|r_datab[15][1]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|accum:accum_inst|r_result[7]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|accum:accum_inst|r_result[7]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[0][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[0][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[1][5]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[1][5]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[2][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[2][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[4][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[4][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[8][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[8][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[9][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[9][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[10][0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[10][0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[10][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[10][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[11][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[11][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[13][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[13][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[14][2]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[14][2]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[15][2]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[15][2]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[15][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|r_datab[15][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[0][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[0][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[1][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[1][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[1][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[1][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[1][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[1][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[2][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[2][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[3][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[3][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[3][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[3][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[4][5]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[4][5]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[5][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[5][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[7][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[7][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[8][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[8][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[9][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[9][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[9][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[9][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[9][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[9][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[10][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[10][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[12][0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[12][0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[14][1]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[14][1]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[14][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|r_datab[14][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[0][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[0][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[1][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[1][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[3][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[3][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[4][5]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[4][5]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[6][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[6][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[7][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[7][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[8][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[8][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[9][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[9][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[10][4]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[10][4]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[13][1]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[13][1]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[13][2]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[13][2]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[14][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[14][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[14][4]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|r_datab[14][4]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|reduce:reduce_inst|r_result[1]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|reduce:reduce_inst|r_result[1]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[0][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[0][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[0][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[0][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[1][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[1][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[4][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[4][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[4][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[4][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[5][5]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[5][5]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[7][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[7][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[9][2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[9][2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[9][3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[9][3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[10][3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[10][3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[11][1]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[11][1]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[11][4]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|r_datab[11][4]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[2][5]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[2][5]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[3][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[3][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[6][4]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[6][4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[9][1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[9][1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[10][4]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[10][4]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[11][2]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[11][2]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[13][5]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[13][5]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[14][4]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[14][4]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[15][0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|r_datab[15][0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|head_ptr[4]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|head_ptr[4]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|tail_ptr[5]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|tail_ptr[5]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:instruction_fifo|head_ptr[3]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:instruction_fifo|head_ptr[3]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:instruction_fifo|head_ptr[4]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:instruction_fifo|head_ptr[4]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:instruction_fifo|head_ptr[7]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:instruction_fifo|head_ptr[7]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:instruction_fifo|head_ptr[8]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:instruction_fifo|head_ptr[8]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|tail_ptr[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|tail_ptr[1]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_waddr[2]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_waddr[2]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wdata[81]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wdata[81]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[2]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[2]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc_output[3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc_output[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc_output[5]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc_output[5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; mlp_controller:mlp_controller_0|mvm_noc_output[6]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mlp_controller:mlp_controller_0|mvm_noc_output[6]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_r:the_mvm_noc_top_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_r:the_mvm_noc_top_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_address[1]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_address[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[5]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[5]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[11]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[11]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[14]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[14]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1~DUPLICATE                                                                                                                                   ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_pc[15]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_pc[15]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[27]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[27]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[30]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[30]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_rs1_gpr[0]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_rs1_gpr[0]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_rs2_gpr[2]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_rs2_gpr[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_csr_addr[4]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_csr_addr[4]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_csr_addr[9]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_csr_addr[9]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s2[19]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s2[19]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_nxt_seq_pc[2]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_nxt_seq_pc[2]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_rd[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_rd[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_e_expn_type[3]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_e_expn_type[3]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[25]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[25]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[26]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[26]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_instr_pc[11]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_instr_pc[11]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_instr_pc[22]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_instr_pc[22]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_instr_pc[29]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_instr_pc[29]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_mem_byteen[1]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_mem_byteen[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_rd[1]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_rd[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_rs2_gpr_val[13]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_rs2_gpr_val[13]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|W_exe_result[5]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|W_exe_result[5]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|W_exe_result[7]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|W_exe_result[7]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[4]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[4]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[8]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[8]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[26]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[26]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.action                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.action~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mepc.epc[25]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mepc.epc[25]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[22]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[22]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[24]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[24]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[15]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[15]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[29]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[29]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[3]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[3]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[4]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[4]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[6]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[6]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[7]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[7]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[8]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[8]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[13]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[13]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[14]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[14]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[16]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[16]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[18]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[18]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[23]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[23]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[22]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[22]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[24]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[24]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[10]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[10]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[13]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[13]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[14]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[14]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[27]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[27]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[28]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[28]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[29]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[29]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[30]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[30]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[11]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[11]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[12]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[12]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[14]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[14]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[16]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[16]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[17]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[17]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[23]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[23]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[24]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[24]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[25]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[25]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[27]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[27]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[32]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[32]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[36]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[36]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[41]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[41]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[52]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[52]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[55]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[55]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[56]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[56]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[57]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[57]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[58]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[58]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[63]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtime[63]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtimecmp[1]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtimecmp[1]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][106]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 59072 ) ; 0.00 % ( 0 / 59072 )       ; 0.00 % ( 0 / 59072 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 59072 ) ; 0.00 % ( 0 / 59072 )       ; 0.00 % ( 0 / 59072 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 58852 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 211 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/advent2/quartus_projects/mvm_noc/hw/output_files/mvm_noc_top.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 14,730 / 41,910       ; 35 %  ;
; ALMs needed [=A-B+C]                                        ; 14,730                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 19,043 / 41,910       ; 45 %  ;
;         [a] ALMs used for LUT logic and registers           ; 6,911                 ;       ;
;         [b] ALMs used for LUT logic                         ; 7,032                 ;       ;
;         [c] ALMs used for registers                         ; 5,080                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 20                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 4,846 / 41,910        ; 12 %  ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 533 / 41,910          ; 1 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 490                   ;       ;
;         [c] Due to LAB input limits                         ; 43                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 2,851 / 4,191         ; 68 %  ;
;     -- Logic LABs                                           ; 2,849                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 2                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 26,106                ;       ;
;     -- 7 input functions                                    ; 45                    ;       ;
;     -- 6 input functions                                    ; 2,104                 ;       ;
;     -- 5 input functions                                    ; 1,059                 ;       ;
;     -- 4 input functions                                    ; 9,474                 ;       ;
;     -- <=3 input functions                                  ; 13,424                ;       ;
; Combinational ALUT usage for route-throughs                 ; 6,251                 ;       ;
; Memory ALUT usage                                           ; 32                    ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 32                    ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 24,854                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 23,981 / 83,820       ; 29 %  ;
;         -- Secondary logic registers                        ; 873 / 83,820          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 24,275                ;       ;
;         -- Routing optimization registers                   ; 579                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 11 / 499              ; 2 %   ;
;     -- Clock pins                                           ; 1 / 11                ; 9 %   ;
;     -- Dedicated input pins                                 ; 3 / 39                ; 8 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 392 / 553             ; 71 %  ;
; Total MLAB memory bits                                      ; 320                   ;       ;
; Total block memory bits                                     ; 1,450,720 / 5,662,720 ; 26 %  ;
; Total block memory implementation bits                      ; 4,014,080 / 5,662,720 ; 71 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 112               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 17.5% / 17.3% / 18.2% ;       ;
; Peak interconnect usage (total/H/V)                         ; 36.6% / 35.5% / 49.9% ;       ;
; Maximum fan-out                                             ; 25081                 ;       ;
; Highest non-global fan-out                                  ; 16469                 ;       ;
; Total fan-out                                               ; 195352                ;       ;
; Average fan-out                                             ; 3.38                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                  ;
+-------------------------------------------------------------+------------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                    ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 14656 / 41910 ( 35 % ) ; 74 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 14656                  ; 74                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 18958 / 41910 ( 45 % ) ; 86 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 6882                   ; 30                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 6991                   ; 41                   ; 0                              ;
;         [c] ALMs used for registers                         ; 5065                   ; 15                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 20                     ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 4835 / 41910 ( 12 % )  ; 12 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 533 / 41910 ( 1 % )    ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 490                    ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 43                     ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                  ; Low                            ;
;                                                             ;                        ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 2842 / 4191 ( 68 % )   ; 11 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 2840                   ; 11                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 2                      ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 26016                  ; 122                  ; 0                              ;
;     -- 7 input functions                                    ; 44                     ; 1                    ; 0                              ;
;     -- 6 input functions                                    ; 2078                   ; 26                   ; 0                              ;
;     -- 5 input functions                                    ; 1034                   ; 25                   ; 0                              ;
;     -- 4 input functions                                    ; 9459                   ; 15                   ; 0                              ;
;     -- <=3 input functions                                  ; 13369                  ; 55                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 6242                   ; 9                    ; 0                              ;
; Memory ALUT usage                                           ; 32                     ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 32                     ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                    ; 0                              ;
;     -- By type:                                             ;                        ;                      ;                                ;
;         -- Primary logic registers                          ; 23892 / 83820 ( 29 % ) ; 89 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 868 / 83820 ( 1 % )    ; 5 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                      ;                                ;
;         -- Design implementation registers                  ; 24186                  ; 89                   ; 0                              ;
;         -- Routing optimization registers                   ; 574                    ; 5                    ; 0                              ;
;                                                             ;                        ;                      ;                                ;
;                                                             ;                        ;                      ;                                ;
; Virtual pins                                                ; 0                      ; 0                    ; 0                              ;
; I/O pins                                                    ; 11                     ; 0                    ; 0                              ;
; I/O registers                                               ; 0                      ; 0                    ; 0                              ;
; Total block memory bits                                     ; 1450720                ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 4014080                ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 392 / 553 ( 70 % )     ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                ;
; Clock enable block                                          ; 2 / 116 ( 1 % )        ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                ;
;                                                             ;                        ;                      ;                                ;
; Connections                                                 ;                        ;                      ;                                ;
;     -- Input Connections                                    ; 531                    ; 139                  ; 1                              ;
;     -- Registered Input Connections                         ; 369                    ; 103                  ; 0                              ;
;     -- Output Connections                                   ; 9                      ; 209                  ; 453                            ;
;     -- Registered Output Connections                        ; 1                      ; 209                  ; 0                              ;
;                                                             ;                        ;                      ;                                ;
; Internal Connections                                        ;                        ;                      ;                                ;
;     -- Total Connections                                    ; 200755                 ; 996                  ; 462                            ;
;     -- Registered Connections                               ; 99955                  ; 758                  ; 0                              ;
;                                                             ;                        ;                      ;                                ;
; External Connections                                        ;                        ;                      ;                                ;
;     -- Top                                                  ; 0                      ; 216                  ; 324                            ;
;     -- sld_hub:auto_hub                                     ; 216                    ; 2                    ; 130                            ;
;     -- hard_block:auto_generated_inst                       ; 324                    ; 130                  ; 0                              ;
;                                                             ;                        ;                      ;                                ;
; Partition Interface                                         ;                        ;                      ;                                ;
;     -- Input Ports                                          ; 41                     ; 68                   ; 4                              ;
;     -- Output Ports                                         ; 19                     ; 85                   ; 9                              ;
;     -- Bidir Ports                                          ; 0                      ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                                ;
; Registered Ports                                            ;                        ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 43                   ; 0                              ;
;                                                             ;                        ;                      ;                                ;
; Port Connectivity                                           ;                        ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 7                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 32                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 50                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 55                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 63                   ; 0                              ;
+-------------------------------------------------------------+------------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clk_clk ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 25081                 ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; leds_leds[0] ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_leds[1] ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_leds[2] ; AC23  ; 4A       ; 86           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_leds[3] ; AD24  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_leds[4] ; AG25  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_leds[5] ; AF25  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_leds[6] ; AE24  ; 4A       ; 88           ; 0            ; 52           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_leds[7] ; AF24  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_leds[8] ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_leds[9] ; AC22  ; 4A       ; 86           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % ) ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % ) ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % ) ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 48 ( 2 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 7 / 80 ( 9 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 3 / 32 ( 9 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; leds_leds[0]                    ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; leds_leds[8]                    ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; leds_leds[1]                    ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ; 35         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; leds_leds[9]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; leds_leds[2]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; leds_leds[3]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; leds_leds[6]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; clk_clk                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; leds_leds[7]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; leds_leds[5]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; leds_leds[4]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ; 3          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 11         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 19         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ; 27         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+--------------+-------------------------------+
; Pin Name     ; Reason                        ;
+--------------+-------------------------------+
; leds_leds[9] ; Incomplete set of assignments ;
; leds_leds[0] ; Incomplete set of assignments ;
; leds_leds[1] ; Incomplete set of assignments ;
; leds_leds[2] ; Incomplete set of assignments ;
; leds_leds[3] ; Incomplete set of assignments ;
; leds_leds[4] ; Incomplete set of assignments ;
; leds_leds[5] ; Incomplete set of assignments ;
; leds_leds[6] ; Incomplete set of assignments ;
; leds_leds[7] ; Incomplete set of assignments ;
; leds_leds[8] ; Incomplete set of assignments ;
+--------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; |mvm_noc_top                                                                                                                            ; 14729.5 (0.3)        ; 19042.0 (0.3)                    ; 4845.0 (0.0)                                      ; 532.5 (0.0)                      ; 20.0 (0.0)           ; 26106 (1)           ; 24854 (0)                 ; 0 (0)         ; 1450720           ; 392   ; 0          ; 11   ; 0            ; |mvm_noc_top                                                                                                                                                                                                                                                                                                                                            ; mvm_noc_top                                 ; mvm_noc_top  ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 3.3 (3.0)            ; 8.0 (5.2)                        ; 4.7 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                     ; mvm_noc_top  ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                   ; mvm_noc_top  ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                   ; mvm_noc_top  ;
;    |mlp_controller:mlp_controller_0|                                                                                                    ; 12093.5 (6.7)        ; 15933.8 (40.3)                   ; 4354.8 (33.5)                                     ; 514.5 (0.0)                      ; 0.0 (0.0)            ; 22316 (14)          ; 21671 (77)                ; 0 (0)         ; 399072            ; 260   ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0                                                                                                                                                                                                                                                                                                            ; mlp_controller                              ; mvm_noc_top  ;
;       |mvm_noc:top|                                                                                                                     ; 12086.7 (0.0)        ; 15893.6 (0.0)                    ; 4321.3 (0.0)                                      ; 514.5 (0.0)                      ; 0.0 (0.0)            ; 22302 (0)           ; 21594 (0)                 ; 0 (0)         ; 399072            ; 260   ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top                                                                                                                                                                                                                                                                                                ; mvm_noc                                     ; mvm_noc_top  ;
;          |axis_mesh:axis_mesh_inst|                                                                                                     ; 1459.8 (0.0)         ; 2324.2 (0.0)                     ; 865.4 (0.0)                                       ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 2420 (0)            ; 3573 (0)                  ; 0 (0)         ; 43360             ; 96    ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst                                                                                                                                                                                                                                                                       ; axis_mesh                                   ; mvm_noc_top  ;
;             |axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[0].shim_out|                                                      ; 8.2 (0.0)            ; 9.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[0].shim_out                                                                                                                                                                                                  ; axis_deserializer_shim_out                  ; mvm_noc_top  ;
;                |axis_shim_out:clkcross_gen.shim_inst|                                                                                   ; 8.2 (8.2)            ; 9.5 (9.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst                                                                                                                                                             ; axis_shim_out                               ; mvm_noc_top  ;
;             |axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|                                                      ; 32.4 (0.0)           ; 35.4 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 33 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out                                                                                                                                                                                                  ; axis_deserializer_shim_out                  ; mvm_noc_top  ;
;                |axis_shim_out:clkcross_gen.shim_inst|                                                                                   ; 32.4 (13.0)          ; 35.4 (14.0)                      ; 3.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (23)             ; 33 (11)                   ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst                                                                                                                                                             ; axis_shim_out                               ; mvm_noc_top  ;
;                   |fifo_agilex7:buffer|                                                                                                 ; 19.4 (0.0)           ; 21.4 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 22 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer                                                                                                                                         ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 19.4 (0.0)           ; 21.4 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 22 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component                                                                                                                 ; scfifo                                      ; work         ;
;                         |scfifo_5eh1:auto_generated|                                                                                    ; 19.4 (0.0)           ; 21.4 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 22 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated                                                                                      ; scfifo_5eh1                                 ; work         ;
;                            |a_dpfifo_7ae1:dpfifo|                                                                                       ; 19.4 (12.2)          ; 21.4 (13.7)                      ; 2.0 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (21)             ; 22 (11)                   ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo                                                                 ; a_dpfifo_7ae1                               ; work         ;
;                               |altsyncram_elp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|altsyncram_elp1:FIFOram                                         ; altsyncram_elp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_e2b:rd_ptr_msb                                             ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_f2b:wr_ptr                                                 ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_r27:usedw_counter                                          ; cntr_r27                                    ; work         ;
;             |axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|                                                      ; 31.5 (0.0)           ; 36.3 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 35 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out                                                                                                                                                                                                  ; axis_deserializer_shim_out                  ; mvm_noc_top  ;
;                |axis_shim_out:clkcross_gen.shim_inst|                                                                                   ; 31.5 (12.2)          ; 36.3 (13.3)                      ; 4.8 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (23)             ; 35 (12)                   ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst                                                                                                                                                             ; axis_shim_out                               ; mvm_noc_top  ;
;                   |fifo_agilex7:buffer|                                                                                                 ; 19.2 (0.0)           ; 23.0 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 23 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer                                                                                                                                         ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 19.2 (0.0)           ; 23.0 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 23 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component                                                                                                                 ; scfifo                                      ; work         ;
;                         |scfifo_5eh1:auto_generated|                                                                                    ; 19.2 (0.0)           ; 23.0 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 23 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated                                                                                      ; scfifo_5eh1                                 ; work         ;
;                            |a_dpfifo_7ae1:dpfifo|                                                                                       ; 19.2 (12.6)          ; 23.0 (15.7)                      ; 3.8 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (21)             ; 23 (11)                   ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo                                                                 ; a_dpfifo_7ae1                               ; work         ;
;                               |altsyncram_elp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|altsyncram_elp1:FIFOram                                         ; altsyncram_elp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_e2b:rd_ptr_msb                                             ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_f2b:wr_ptr                                                 ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_r27:usedw_counter                                          ; cntr_r27                                    ; work         ;
;             |axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[1].shim_out|                                                      ; 23.2 (0.0)           ; 25.7 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (0)              ; 32 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[1].shim_out                                                                                                                                                                                                  ; axis_deserializer_shim_out                  ; mvm_noc_top  ;
;                |axis_shim_out:clkcross_gen.shim_inst|                                                                                   ; 23.2 (9.8)           ; 25.7 (12.2)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (19)             ; 32 (10)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst                                                                                                                                                             ; axis_shim_out                               ; mvm_noc_top  ;
;                   |fifo_agilex7:buffer|                                                                                                 ; 13.5 (0.0)           ; 13.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer                                                                                                                                         ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 13.5 (0.0)           ; 13.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component                                                                                                                 ; scfifo                                      ; work         ;
;                         |scfifo_5eh1:auto_generated|                                                                                    ; 13.5 (0.0)           ; 13.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated                                                                                      ; scfifo_5eh1                                 ; work         ;
;                            |a_dpfifo_7ae1:dpfifo|                                                                                       ; 13.5 (6.8)           ; 13.5 (6.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (12)             ; 22 (11)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo                                                                 ; a_dpfifo_7ae1                               ; work         ;
;                               |altsyncram_elp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|altsyncram_elp1:FIFOram                                         ; altsyncram_elp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_e2b:rd_ptr_msb                                             ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_f2b:wr_ptr                                                 ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_r27:usedw_counter                                          ; cntr_r27                                    ; work         ;
;             |axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|                                                          ; 19.9 (0.0)           ; 20.2 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 26 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in                                                                                                                                                                                                      ; axis_serializer_shim_in                     ; mvm_noc_top  ;
;                |axis_shim_in:clkcross_gen.shim_inst|                                                                                    ; 19.9 (4.8)           ; 20.2 (5.0)                       ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (10)             ; 26 (6)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst                                                                                                                                                                  ; axis_shim_in                                ; mvm_noc_top  ;
;                   |fifo_agilex7:buffer_gen.buffer|                                                                                      ; 15.1 (0.0)           ; 15.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 20 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer                                                                                                                                   ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 15.1 (0.0)           ; 15.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 20 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component                                                                                                           ; scfifo                                      ; work         ;
;                         |scfifo_3hh1:auto_generated|                                                                                    ; 15.1 (0.0)           ; 15.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 20 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated                                                                                ; scfifo_3hh1                                 ; work         ;
;                            |a_dpfifo_5de1:dpfifo|                                                                                       ; 15.1 (8.1)           ; 15.3 (8.3)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (16)             ; 20 (9)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo                                                           ; a_dpfifo_5de1                               ; work         ;
;                               |altsyncram_elp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|altsyncram_elp1:FIFOram                                   ; altsyncram_elp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_e2b:rd_ptr_msb                                       ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_f2b:wr_ptr                                           ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_r27:usedw_counter                                    ; cntr_r27                                    ; work         ;
;             |axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|                                                          ; 22.8 (0.0)           ; 24.0 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 27 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in                                                                                                                                                                                                      ; axis_serializer_shim_in                     ; mvm_noc_top  ;
;                |axis_shim_in:clkcross_gen.shim_inst|                                                                                    ; 22.8 (7.2)           ; 24.0 (8.0)                       ; 1.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (14)             ; 27 (6)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst                                                                                                                                                                  ; axis_shim_in                                ; mvm_noc_top  ;
;                   |fifo_agilex7:buffer_gen.buffer|                                                                                      ; 15.7 (0.0)           ; 16.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 21 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer                                                                                                                                   ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 15.7 (0.0)           ; 16.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 21 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component                                                                                                           ; scfifo                                      ; work         ;
;                         |scfifo_3hh1:auto_generated|                                                                                    ; 15.7 (0.0)           ; 16.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 21 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated                                                                                ; scfifo_3hh1                                 ; work         ;
;                            |a_dpfifo_5de1:dpfifo|                                                                                       ; 15.7 (9.2)           ; 16.0 (9.5)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (17)             ; 21 (9)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo                                                           ; a_dpfifo_5de1                               ; work         ;
;                               |altsyncram_elp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|altsyncram_elp1:FIFOram                                   ; altsyncram_elp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_e2b:rd_ptr_msb                                       ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_f2b:wr_ptr                                           ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_r27:usedw_counter                                    ; cntr_r27                                    ; work         ;
;             |axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|                                                          ; 22.6 (0.0)           ; 23.8 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 28 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in                                                                                                                                                                                                      ; axis_serializer_shim_in                     ; mvm_noc_top  ;
;                |axis_shim_in:clkcross_gen.shim_inst|                                                                                    ; 22.6 (7.2)           ; 23.8 (7.7)                       ; 1.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (14)             ; 28 (7)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst                                                                                                                                                                  ; axis_shim_in                                ; mvm_noc_top  ;
;                   |fifo_agilex7:buffer_gen.buffer|                                                                                      ; 15.4 (0.0)           ; 16.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 21 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer                                                                                                                                   ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 15.4 (0.0)           ; 16.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 21 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component                                                                                                           ; scfifo                                      ; work         ;
;                         |scfifo_3hh1:auto_generated|                                                                                    ; 15.4 (0.0)           ; 16.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 21 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated                                                                                ; scfifo_3hh1                                 ; work         ;
;                            |a_dpfifo_5de1:dpfifo|                                                                                       ; 15.4 (9.4)           ; 16.2 (9.7)                       ; 0.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (17)             ; 21 (9)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo                                                           ; a_dpfifo_5de1                               ; work         ;
;                               |altsyncram_elp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|altsyncram_elp1:FIFOram                                   ; altsyncram_elp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_e2b:rd_ptr_msb                                       ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_f2b:wr_ptr                                           ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_r27:usedw_counter                                    ; cntr_r27                                    ; work         ;
;             |axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[1].shim_in|                                                          ; 13.9 (0.0)           ; 13.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 20 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[1].shim_in                                                                                                                                                                                                      ; axis_serializer_shim_in                     ; mvm_noc_top  ;
;                |axis_shim_in:clkcross_gen.shim_inst|                                                                                    ; 13.9 (5.0)           ; 13.5 (5.2)                       ; 0.0 (0.2)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 26 (10)             ; 20 (6)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst                                                                                                                                                                  ; axis_shim_in                                ; mvm_noc_top  ;
;                   |fifo_agilex7:buffer_gen.buffer|                                                                                      ; 8.7 (0.0)            ; 8.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 14 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer                                                                                                                                   ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 8.7 (0.0)            ; 8.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 14 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component                                                                                                           ; scfifo                                      ; work         ;
;                         |scfifo_3hh1:auto_generated|                                                                                    ; 8.7 (0.0)            ; 8.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 14 (0)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated                                                                                ; scfifo_3hh1                                 ; work         ;
;                            |a_dpfifo_5de1:dpfifo|                                                                                       ; 8.7 (4.2)            ; 8.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 16 (8)              ; 14 (7)                    ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo                                                           ; a_dpfifo_5de1                               ; work         ;
;                               |altsyncram_elp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2640              ; 5     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|altsyncram_elp1:FIFOram                                   ; altsyncram_elp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 2.3 (2.3)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_e2b:rd_ptr_msb                                       ; cntr_e2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_r27:usedw_counter                                    ; cntr_r27                                    ; work         ;
;             |mesh:noc|                                                                                                                  ; 1284.7 (0.0)         ; 2133.2 (0.0)                     ; 849.1 (0.0)                                       ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 2089 (0)            ; 3356 (0)                  ; 0 (0)         ; 27008             ; 65    ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc                                                                                                                                                                                                                                                              ; mesh                                        ; mvm_noc_top  ;
;                |noc_pipeline_link:links_gen.for_rows[0].for_cols[0].east_link_inst|                                                     ; 6.2 (6.2)            ; 76.3 (76.3)                      ; 70.2 (70.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 167 (167)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[0].for_cols[0].east_link_inst                                                                                                                                                                                           ; noc_pipeline_link                           ; mvm_noc_top  ;
;                |noc_pipeline_link:links_gen.for_rows[0].for_cols[0].south_link_inst|                                                    ; 4.0 (4.0)            ; 75.8 (75.8)                      ; 71.9 (71.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 167 (167)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[0].for_cols[0].south_link_inst                                                                                                                                                                                          ; noc_pipeline_link                           ; mvm_noc_top  ;
;                |noc_pipeline_link:links_gen.for_rows[0].for_cols[1].south_link_inst|                                                    ; 1.2 (1.2)            ; 17.9 (17.9)                      ; 16.8 (16.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[0].for_cols[1].south_link_inst                                                                                                                                                                                          ; noc_pipeline_link                           ; mvm_noc_top  ;
;                |noc_pipeline_link:links_gen.for_rows[0].for_cols[1].west_link_inst|                                                     ; 1.1 (1.1)            ; 77.8 (77.8)                      ; 76.8 (76.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 168 (168)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[0].for_cols[1].west_link_inst                                                                                                                                                                                           ; noc_pipeline_link                           ; mvm_noc_top  ;
;                |noc_pipeline_link:links_gen.for_rows[1].for_cols[0].east_link_inst|                                                     ; -1.8 (-1.8)          ; 76.5 (76.5)                      ; 78.3 (78.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 167 (167)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[1].for_cols[0].east_link_inst                                                                                                                                                                                           ; noc_pipeline_link                           ; mvm_noc_top  ;
;                |noc_pipeline_link:links_gen.for_rows[1].for_cols[0].north_link_inst|                                                    ; 1.5 (1.5)            ; 1.9 (1.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[1].for_cols[0].north_link_inst                                                                                                                                                                                          ; noc_pipeline_link                           ; mvm_noc_top  ;
;                |noc_pipeline_link:links_gen.for_rows[1].for_cols[1].north_link_inst|                                                    ; 5.7 (5.7)            ; 73.6 (73.6)                      ; 67.8 (67.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 167 (167)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[1].for_cols[1].north_link_inst                                                                                                                                                                                          ; noc_pipeline_link                           ; mvm_noc_top  ;
;                |noc_pipeline_link:links_gen.for_rows[1].for_cols[1].west_link_inst|                                                     ; 4.7 (4.7)            ; 75.0 (75.0)                      ; 70.3 (70.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 167 (167)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[1].for_cols[1].west_link_inst                                                                                                                                                                                           ; noc_pipeline_link                           ; mvm_noc_top  ;
;                |router:router_gen.for_rows[0].for_cols[0].router_inst|                                                                  ; 253.7 (84.6)         ; 354.6 (169.6)                    ; 100.9 (85.0)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 492 (88)            ; 547 (361)                 ; 0 (0)         ; 5328              ; 14    ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst                                                                                                                                                                                                        ; router                                      ; mvm_noc_top  ;
;                   |arbiter_matrix:arbiter_gen.for_outputs[0].arbiter_inst|                                                              ; 12.6 (12.6)          ; 13.0 (13.0)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|arbiter_matrix:arbiter_gen.for_outputs[0].arbiter_inst                                                                                                                                                 ; arbiter_matrix                              ; mvm_noc_top  ;
;                   |arbiter_matrix:arbiter_gen.for_outputs[1].arbiter_inst|                                                              ; 4.4 (4.4)            ; 4.7 (4.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|arbiter_matrix:arbiter_gen.for_outputs[1].arbiter_inst                                                                                                                                                 ; arbiter_matrix                              ; mvm_noc_top  ;
;                   |arbiter_matrix:arbiter_gen.for_outputs[2].arbiter_inst|                                                              ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|arbiter_matrix:arbiter_gen.for_outputs[2].arbiter_inst                                                                                                                                                 ; arbiter_matrix                              ; mvm_noc_top  ;
;                   |crossbar_onehot:crossbar_inst|                                                                                       ; 42.0 (42.0)          ; 42.3 (42.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 166 (166)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|crossbar_onehot:crossbar_inst                                                                                                                                                                          ; crossbar_onehot                             ; mvm_noc_top  ;
;                   |fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|                                                              ; 9.8 (0.0)            ; 10.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 9.8 (0.0)            ; 10.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_dfh1:auto_generated|                                                                                    ; 9.8 (0.0)            ; 10.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated                                                                                              ; scfifo_dfh1                                 ; work         ;
;                            |a_dpfifo_fbe1:dpfifo|                                                                                       ; 9.8 (5.5)            ; 10.5 (6.0)                       ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (10)             ; 12 (5)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo                                                                         ; a_dpfifo_fbe1                               ; work         ;
;                               |altsyncram_2ip1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram                                                 ; altsyncram_2ip1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|                                                              ; 9.8 (0.0)            ; 10.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 9.8 (0.0)            ; 10.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_dfh1:auto_generated|                                                                                    ; 9.8 (0.0)            ; 10.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated                                                                                              ; scfifo_dfh1                                 ; work         ;
;                            |a_dpfifo_fbe1:dpfifo|                                                                                       ; 9.8 (5.5)            ; 10.0 (5.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (10)             ; 12 (5)                    ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo                                                                         ; a_dpfifo_fbe1                               ; work         ;
;                               |altsyncram_2ip1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram                                                 ; altsyncram_2ip1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|                                                              ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_dfh1:auto_generated|                                                                                    ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated                                                                                              ; scfifo_dfh1                                 ; work         ;
;                            |a_dpfifo_fbe1:dpfifo|                                                                                       ; 9.5 (5.2)            ; 9.5 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (10)             ; 12 (5)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo                                                                         ; a_dpfifo_fbe1                               ; work         ;
;                               |altsyncram_2ip1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram                                                 ; altsyncram_2ip1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|                                                              ; 9.2 (0.0)            ; 9.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 13 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 9.2 (0.0)            ; 9.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 13 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_tgh1:auto_generated|                                                                                    ; 9.2 (0.0)            ; 9.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 13 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated                                                                                              ; scfifo_tgh1                                 ; work         ;
;                            |a_dpfifo_vce1:dpfifo|                                                                                       ; 9.2 (5.2)            ; 9.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (10)             ; 13 (5)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo                                                                         ; a_dpfifo_vce1                               ; work         ;
;                               |altsyncram_2lp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram                                                 ; altsyncram_2lp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|                                                              ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_tgh1:auto_generated|                                                                                    ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated                                                                                              ; scfifo_tgh1                                 ; work         ;
;                            |a_dpfifo_vce1:dpfifo|                                                                                       ; 9.0 (5.2)            ; 9.0 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (10)             ; 12 (5)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo                                                                         ; a_dpfifo_vce1                               ; work         ;
;                               |altsyncram_2lp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram                                                 ; altsyncram_2lp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|                                                              ; 15.7 (0.0)           ; 15.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 15.7 (0.0)           ; 15.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_pdh1:auto_generated|                                                                                    ; 15.7 (0.0)           ; 15.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated                                                                                              ; scfifo_pdh1                                 ; work         ;
;                            |a_dpfifo_r9e1:dpfifo|                                                                                       ; 15.7 (10.2)          ; 15.7 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (16)             ; 19 (8)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo                                                                         ; a_dpfifo_r9e1                               ; work         ;
;                               |altsyncram_qep1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram                                                 ; altsyncram_qep1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter                                                  ; cntr_r27                                    ; work         ;
;                   |fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|                                                              ; 15.8 (0.0)           ; 16.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 15.8 (0.0)           ; 16.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_pdh1:auto_generated|                                                                                    ; 15.8 (0.0)           ; 16.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated                                                                                              ; scfifo_pdh1                                 ; work         ;
;                            |a_dpfifo_r9e1:dpfifo|                                                                                       ; 15.8 (10.3)          ; 16.1 (10.6)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (16)             ; 19 (8)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo                                                                         ; a_dpfifo_r9e1                               ; work         ;
;                               |altsyncram_qep1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram                                                 ; altsyncram_qep1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter                                                  ; cntr_r27                                    ; work         ;
;                   |fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|                                                              ; 14.2 (0.0)           ; 14.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 14.2 (0.0)           ; 14.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_pdh1:auto_generated|                                                                                    ; 14.2 (0.0)           ; 14.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated                                                                                              ; scfifo_pdh1                                 ; work         ;
;                            |a_dpfifo_r9e1:dpfifo|                                                                                       ; 14.2 (7.9)           ; 14.4 (8.2)                       ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (15)             ; 19 (8)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo                                                                         ; a_dpfifo_r9e1                               ; work         ;
;                               |altsyncram_qep1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram                                                 ; altsyncram_qep1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter                                                  ; cntr_r27                                    ; work         ;
;                   |rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|                                    ; 5.4 (5.4)            ; 12.2 (12.2)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst                                                                                                                       ; rc_pipeline                                 ; mvm_noc_top  ;
;                   |rc_pipeline:route_compute_pipeline_gen.for_inputs[1].route_compute_pipeline_inst|                                    ; 4.9 (4.9)            ; 6.3 (6.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[1].route_compute_pipeline_inst                                                                                                                       ; rc_pipeline                                 ; mvm_noc_top  ;
;                   |rc_pipeline:route_compute_pipeline_gen.for_inputs[2].route_compute_pipeline_inst|                                    ; 5.4 (5.4)            ; 11.3 (11.3)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[2].route_compute_pipeline_inst                                                                                                                       ; rc_pipeline                                 ; mvm_noc_top  ;
;                |router:router_gen.for_rows[0].for_cols[1].router_inst|                                                                  ; 372.1 (106.8)        ; 470.9 (184.1)                    ; 98.8 (77.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 561 (85)            ; 602 (395)                 ; 0 (0)         ; 7920              ; 18    ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst                                                                                                                                                                                                        ; router                                      ; mvm_noc_top  ;
;                   |arbiter_matrix:arbiter_gen.for_outputs[0].arbiter_inst|                                                              ; 12.8 (12.8)          ; 14.2 (14.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|arbiter_matrix:arbiter_gen.for_outputs[0].arbiter_inst                                                                                                                                                 ; arbiter_matrix                              ; mvm_noc_top  ;
;                   |arbiter_matrix:arbiter_gen.for_outputs[1].arbiter_inst|                                                              ; 3.8 (3.8)            ; 4.9 (4.9)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|arbiter_matrix:arbiter_gen.for_outputs[1].arbiter_inst                                                                                                                                                 ; arbiter_matrix                              ; mvm_noc_top  ;
;                   |arbiter_matrix:arbiter_gen.for_outputs[2].arbiter_inst|                                                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|arbiter_matrix:arbiter_gen.for_outputs[2].arbiter_inst                                                                                                                                                 ; arbiter_matrix                              ; mvm_noc_top  ;
;                   |crossbar_onehot:crossbar_inst|                                                                                       ; 120.2 (120.2)        ; 120.5 (120.5)                    ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 202 (202)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|crossbar_onehot:crossbar_inst                                                                                                                                                                          ; crossbar_onehot                             ; mvm_noc_top  ;
;                   |fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|                                                              ; 9.3 (0.0)            ; 9.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 9.3 (0.0)            ; 9.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_dfh1:auto_generated|                                                                                    ; 9.3 (0.0)            ; 9.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated                                                                                              ; scfifo_dfh1                                 ; work         ;
;                            |a_dpfifo_fbe1:dpfifo|                                                                                       ; 9.3 (5.0)            ; 9.8 (5.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (10)             ; 12 (5)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo                                                                         ; a_dpfifo_fbe1                               ; work         ;
;                               |altsyncram_2ip1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram                                                 ; altsyncram_2ip1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|                                                              ; 9.8 (0.0)            ; 9.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 9.8 (0.0)            ; 9.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_dfh1:auto_generated|                                                                                    ; 9.8 (0.0)            ; 9.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated                                                                                              ; scfifo_dfh1                                 ; work         ;
;                            |a_dpfifo_fbe1:dpfifo|                                                                                       ; 9.8 (5.5)            ; 9.8 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (10)             ; 12 (5)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo                                                                         ; a_dpfifo_fbe1                               ; work         ;
;                               |altsyncram_2ip1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram                                                 ; altsyncram_2ip1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|                                                              ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_dfh1:auto_generated|                                                                                    ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated                                                                                              ; scfifo_dfh1                                 ; work         ;
;                            |a_dpfifo_fbe1:dpfifo|                                                                                       ; 9.5 (5.2)            ; 9.5 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (10)             ; 12 (5)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo                                                                         ; a_dpfifo_fbe1                               ; work         ;
;                               |altsyncram_2ip1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram                                                 ; altsyncram_2ip1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|                                                              ; 9.2 (0.0)            ; 9.2 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 9.2 (0.0)            ; 9.2 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_tgh1:auto_generated|                                                                                    ; 9.2 (0.0)            ; 9.2 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated                                                                                              ; scfifo_tgh1                                 ; work         ;
;                            |a_dpfifo_vce1:dpfifo|                                                                                       ; 9.2 (4.7)            ; 9.2 (4.7)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (10)             ; 12 (5)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo                                                                         ; a_dpfifo_vce1                               ; work         ;
;                               |altsyncram_2lp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram                                                 ; altsyncram_2lp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|                                                              ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_tgh1:auto_generated|                                                                                    ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated                                                                                              ; scfifo_tgh1                                 ; work         ;
;                            |a_dpfifo_vce1:dpfifo|                                                                                       ; 9.0 (5.0)            ; 9.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (10)             ; 12 (5)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo                                                                         ; a_dpfifo_vce1                               ; work         ;
;                               |altsyncram_2lp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram                                                 ; altsyncram_2lp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|                                                              ; 9.2 (0.0)            ; 9.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 9.2 (0.0)            ; 9.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_tgh1:auto_generated|                                                                                    ; 9.2 (0.0)            ; 9.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated                                                                                              ; scfifo_tgh1                                 ; work         ;
;                            |a_dpfifo_vce1:dpfifo|                                                                                       ; 9.2 (5.2)            ; 9.5 (5.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (10)             ; 12 (5)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo                                                                         ; a_dpfifo_vce1                               ; work         ;
;                               |altsyncram_2lp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram                                                 ; altsyncram_2lp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|                                                              ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_pdh1:auto_generated|                                                                                    ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated                                                                                              ; scfifo_pdh1                                 ; work         ;
;                            |a_dpfifo_r9e1:dpfifo|                                                                                       ; 14.0 (7.5)           ; 14.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (14)             ; 19 (8)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo                                                                         ; a_dpfifo_r9e1                               ; work         ;
;                               |altsyncram_qep1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram                                                 ; altsyncram_qep1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter                                                  ; cntr_r27                                    ; work         ;
;                   |fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|                                                              ; 14.6 (0.0)           ; 14.9 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 14.6 (0.0)           ; 14.9 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_pdh1:auto_generated|                                                                                    ; 14.6 (0.0)           ; 14.9 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated                                                                                              ; scfifo_pdh1                                 ; work         ;
;                            |a_dpfifo_r9e1:dpfifo|                                                                                       ; 14.6 (7.9)           ; 14.9 (7.9)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (14)             ; 19 (8)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo                                                                         ; a_dpfifo_r9e1                               ; work         ;
;                               |altsyncram_qep1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram                                                 ; altsyncram_qep1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter                                                  ; cntr_r27                                    ; work         ;
;                   |fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|                                                              ; 14.2 (0.0)           ; 14.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 14.2 (0.0)           ; 14.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_pdh1:auto_generated|                                                                                    ; 14.2 (0.0)           ; 14.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated                                                                                              ; scfifo_pdh1                                 ; work         ;
;                            |a_dpfifo_r9e1:dpfifo|                                                                                       ; 14.2 (7.4)           ; 14.5 (7.5)                       ; 0.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (14)             ; 19 (8)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo                                                                         ; a_dpfifo_r9e1                               ; work         ;
;                               |altsyncram_qep1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram                                                 ; altsyncram_qep1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter                                                  ; cntr_r27                                    ; work         ;
;                   |rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|                                    ; 9.3 (9.3)            ; 16.1 (16.1)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst                                                                                                                       ; rc_pipeline                                 ; mvm_noc_top  ;
;                   |rc_pipeline:route_compute_pipeline_gen.for_inputs[1].route_compute_pipeline_inst|                                    ; 9.8 (9.8)            ; 14.5 (14.5)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[1].route_compute_pipeline_inst                                                                                                                       ; rc_pipeline                                 ; mvm_noc_top  ;
;                   |rc_pipeline:route_compute_pipeline_gen.for_inputs[2].route_compute_pipeline_inst|                                    ; 9.6 (9.6)            ; 15.7 (15.7)                      ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[2].route_compute_pipeline_inst                                                                                                                       ; rc_pipeline                                 ; mvm_noc_top  ;
;                |router:router_gen.for_rows[1].for_cols[0].router_inst|                                                                  ; 354.8 (98.1)         ; 460.0 (184.8)                    ; 105.2 (86.7)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 525 (85)            ; 572 (362)                 ; 0 (0)         ; 7920              ; 18    ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst                                                                                                                                                                                                        ; router                                      ; mvm_noc_top  ;
;                   |arbiter_matrix:arbiter_gen.for_outputs[0].arbiter_inst|                                                              ; 12.8 (12.8)          ; 13.5 (13.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|arbiter_matrix:arbiter_gen.for_outputs[0].arbiter_inst                                                                                                                                                 ; arbiter_matrix                              ; mvm_noc_top  ;
;                   |arbiter_matrix:arbiter_gen.for_outputs[1].arbiter_inst|                                                              ; 3.8 (3.8)            ; 4.5 (4.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|arbiter_matrix:arbiter_gen.for_outputs[1].arbiter_inst                                                                                                                                                 ; arbiter_matrix                              ; mvm_noc_top  ;
;                   |arbiter_matrix:arbiter_gen.for_outputs[2].arbiter_inst|                                                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|arbiter_matrix:arbiter_gen.for_outputs[2].arbiter_inst                                                                                                                                                 ; arbiter_matrix                              ; mvm_noc_top  ;
;                   |crossbar_onehot:crossbar_inst|                                                                                       ; 111.9 (111.9)        ; 111.9 (111.9)                    ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 170 (170)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|crossbar_onehot:crossbar_inst                                                                                                                                                                          ; crossbar_onehot                             ; mvm_noc_top  ;
;                   |fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|                                                              ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_dfh1:auto_generated|                                                                                    ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated                                                                                              ; scfifo_dfh1                                 ; work         ;
;                            |a_dpfifo_fbe1:dpfifo|                                                                                       ; 9.5 (5.2)            ; 9.5 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (10)             ; 12 (5)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo                                                                         ; a_dpfifo_fbe1                               ; work         ;
;                               |altsyncram_2ip1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram                                                 ; altsyncram_2ip1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|                                                              ; 9.3 (0.0)            ; 10.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 9.3 (0.0)            ; 10.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_dfh1:auto_generated|                                                                                    ; 9.3 (0.0)            ; 10.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated                                                                                              ; scfifo_dfh1                                 ; work         ;
;                            |a_dpfifo_fbe1:dpfifo|                                                                                       ; 9.3 (5.0)            ; 10.0 (5.5)                       ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (10)             ; 12 (5)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo                                                                         ; a_dpfifo_fbe1                               ; work         ;
;                               |altsyncram_2ip1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram                                                 ; altsyncram_2ip1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|                                                              ; 9.5 (0.0)            ; 10.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 9.5 (0.0)            ; 10.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_dfh1:auto_generated|                                                                                    ; 9.5 (0.0)            ; 10.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated                                                                                              ; scfifo_dfh1                                 ; work         ;
;                            |a_dpfifo_fbe1:dpfifo|                                                                                       ; 9.5 (5.2)            ; 10.0 (5.7)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (10)             ; 12 (5)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo                                                                         ; a_dpfifo_fbe1                               ; work         ;
;                               |altsyncram_2ip1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram                                                 ; altsyncram_2ip1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|                                                              ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 13 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 13 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_tgh1:auto_generated|                                                                                    ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 13 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated                                                                                              ; scfifo_tgh1                                 ; work         ;
;                            |a_dpfifo_vce1:dpfifo|                                                                                       ; 9.0 (5.2)            ; 9.0 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (10)             ; 13 (5)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo                                                                         ; a_dpfifo_vce1                               ; work         ;
;                               |altsyncram_2lp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram                                                 ; altsyncram_2lp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|                                                              ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_tgh1:auto_generated|                                                                                    ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated                                                                                              ; scfifo_tgh1                                 ; work         ;
;                            |a_dpfifo_vce1:dpfifo|                                                                                       ; 9.0 (5.0)            ; 9.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (10)             ; 12 (5)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo                                                                         ; a_dpfifo_vce1                               ; work         ;
;                               |altsyncram_2lp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram                                                 ; altsyncram_2lp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|                                                              ; 9.2 (0.0)            ; 9.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 9.2 (0.0)            ; 9.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_tgh1:auto_generated|                                                                                    ; 9.2 (0.0)            ; 9.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated                                                                                              ; scfifo_tgh1                                 ; work         ;
;                            |a_dpfifo_vce1:dpfifo|                                                                                       ; 9.2 (5.3)            ; 9.5 (5.5)                        ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (10)             ; 12 (5)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo                                                                         ; a_dpfifo_vce1                               ; work         ;
;                               |altsyncram_2lp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram                                                 ; altsyncram_2lp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|                                                              ; 13.9 (0.0)           ; 13.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 13.9 (0.0)           ; 13.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_pdh1:auto_generated|                                                                                    ; 13.9 (0.0)           ; 13.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated                                                                                              ; scfifo_pdh1                                 ; work         ;
;                            |a_dpfifo_r9e1:dpfifo|                                                                                       ; 13.9 (7.3)           ; 13.9 (7.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (14)             ; 19 (8)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo                                                                         ; a_dpfifo_r9e1                               ; work         ;
;                               |altsyncram_qep1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram                                                 ; altsyncram_qep1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter                                                  ; cntr_r27                                    ; work         ;
;                   |fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|                                                              ; 14.6 (0.0)           ; 15.5 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 14.6 (0.0)           ; 15.5 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_pdh1:auto_generated|                                                                                    ; 14.6 (0.0)           ; 15.5 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated                                                                                              ; scfifo_pdh1                                 ; work         ;
;                            |a_dpfifo_r9e1:dpfifo|                                                                                       ; 14.6 (7.9)           ; 15.5 (8.7)                       ; 0.9 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (14)             ; 19 (8)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo                                                                         ; a_dpfifo_r9e1                               ; work         ;
;                               |altsyncram_qep1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram                                                 ; altsyncram_qep1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter                                                  ; cntr_r27                                    ; work         ;
;                   |fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|                                                              ; 14.2 (0.0)           ; 15.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 14.2 (0.0)           ; 15.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_pdh1:auto_generated|                                                                                    ; 14.2 (0.0)           ; 15.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated                                                                                              ; scfifo_pdh1                                 ; work         ;
;                            |a_dpfifo_r9e1:dpfifo|                                                                                       ; 14.2 (7.4)           ; 15.0 (8.0)                       ; 0.8 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (14)             ; 19 (8)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo                                                                         ; a_dpfifo_r9e1                               ; work         ;
;                               |altsyncram_qep1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram                                                 ; altsyncram_qep1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter                                                  ; cntr_r27                                    ; work         ;
;                   |rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|                                    ; 9.7 (9.7)            ; 13.0 (13.0)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst                                                                                                                       ; rc_pipeline                                 ; mvm_noc_top  ;
;                   |rc_pipeline:route_compute_pipeline_gen.for_inputs[1].route_compute_pipeline_inst|                                    ; 9.4 (9.4)            ; 14.2 (14.2)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[1].route_compute_pipeline_inst                                                                                                                       ; rc_pipeline                                 ; mvm_noc_top  ;
;                   |rc_pipeline:route_compute_pipeline_gen.for_inputs[2].route_compute_pipeline_inst|                                    ; 9.7 (9.7)            ; 16.0 (16.0)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[2].route_compute_pipeline_inst                                                                                                                       ; rc_pipeline                                 ; mvm_noc_top  ;
;                |router:router_gen.for_rows[1].for_cols[1].router_inst|                                                                  ; 281.7 (97.8)         ; 372.8 (176.6)                    ; 91.7 (78.8)                                       ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 511 (89)            ; 590 (391)                 ; 0 (0)         ; 5840              ; 15    ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst                                                                                                                                                                                                        ; router                                      ; mvm_noc_top  ;
;                   |arbiter_matrix:arbiter_gen.for_outputs[0].arbiter_inst|                                                              ; 13.2 (13.2)          ; 13.8 (13.8)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|arbiter_matrix:arbiter_gen.for_outputs[0].arbiter_inst                                                                                                                                                 ; arbiter_matrix                              ; mvm_noc_top  ;
;                   |arbiter_matrix:arbiter_gen.for_outputs[1].arbiter_inst|                                                              ; 4.1 (4.1)            ; 4.7 (4.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|arbiter_matrix:arbiter_gen.for_outputs[1].arbiter_inst                                                                                                                                                 ; arbiter_matrix                              ; mvm_noc_top  ;
;                   |arbiter_matrix:arbiter_gen.for_outputs[2].arbiter_inst|                                                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|arbiter_matrix:arbiter_gen.for_outputs[2].arbiter_inst                                                                                                                                                 ; arbiter_matrix                              ; mvm_noc_top  ;
;                   |crossbar_onehot:crossbar_inst|                                                                                       ; 63.3 (63.3)          ; 63.3 (63.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 198 (198)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|crossbar_onehot:crossbar_inst                                                                                                                                                                          ; crossbar_onehot                             ; mvm_noc_top  ;
;                   |fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|                                                              ; 7.8 (0.0)            ; 8.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 7.8 (0.0)            ; 8.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_dfh1:auto_generated|                                                                                    ; 7.8 (0.0)            ; 8.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated                                                                                              ; scfifo_dfh1                                 ; work         ;
;                            |a_dpfifo_fbe1:dpfifo|                                                                                       ; 7.8 (3.3)            ; 8.2 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (6)              ; 12 (5)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo                                                                         ; a_dpfifo_fbe1                               ; work         ;
;                               |altsyncram_2ip1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram                                                 ; altsyncram_2ip1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|                                                              ; 7.9 (0.0)            ; 9.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 7.9 (0.0)            ; 9.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_dfh1:auto_generated|                                                                                    ; 7.9 (0.0)            ; 9.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated                                                                                              ; scfifo_dfh1                                 ; work         ;
;                            |a_dpfifo_fbe1:dpfifo|                                                                                       ; 7.9 (3.6)            ; 9.2 (4.7)                        ; 1.2 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (6)              ; 12 (5)                    ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo                                                                         ; a_dpfifo_fbe1                               ; work         ;
;                               |altsyncram_2ip1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram                                                 ; altsyncram_2ip1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|                                                              ; 7.5 (0.0)            ; 8.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 7.5 (0.0)            ; 8.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_dfh1:auto_generated|                                                                                    ; 7.5 (0.0)            ; 8.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated                                                                                              ; scfifo_dfh1                                 ; work         ;
;                            |a_dpfifo_fbe1:dpfifo|                                                                                       ; 7.5 (3.2)            ; 8.3 (3.8)                        ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (6)              ; 12 (5)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo                                                                         ; a_dpfifo_fbe1                               ; work         ;
;                               |altsyncram_2ip1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram                                                 ; altsyncram_2ip1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|                                                              ; 8.2 (0.0)            ; 8.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 8.2 (0.0)            ; 8.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_tgh1:auto_generated|                                                                                    ; 8.2 (0.0)            ; 8.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated                                                                                              ; scfifo_tgh1                                 ; work         ;
;                            |a_dpfifo_vce1:dpfifo|                                                                                       ; 8.2 (4.3)            ; 8.2 (4.2)                        ; 0.5 (0.0)                                         ; 0.6 (0.1)                        ; 0.0 (0.0)            ; 14 (6)              ; 12 (5)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo                                                                         ; a_dpfifo_vce1                               ; work         ;
;                               |altsyncram_2lp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram                                                 ; altsyncram_2lp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|                                                              ; 7.0 (0.0)            ; 8.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 12 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 7.0 (0.0)            ; 8.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 12 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_tgh1:auto_generated|                                                                                    ; 7.0 (0.0)            ; 8.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 12 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated                                                                                              ; scfifo_tgh1                                 ; work         ;
;                            |a_dpfifo_vce1:dpfifo|                                                                                       ; 7.0 (3.2)            ; 8.0 (4.0)                        ; 1.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (6)              ; 12 (5)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo                                                                         ; a_dpfifo_vce1                               ; work         ;
;                               |altsyncram_2lp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram                                                 ; altsyncram_2lp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|                                                              ; 6.9 (0.0)            ; 7.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 6.9 (0.0)            ; 7.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_tgh1:auto_generated|                                                                                    ; 6.9 (0.0)            ; 7.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 12 (0)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated                                                                                              ; scfifo_tgh1                                 ; work         ;
;                            |a_dpfifo_vce1:dpfifo|                                                                                       ; 6.9 (3.1)            ; 7.0 (3.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (6)              ; 12 (5)                    ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo                                                                         ; a_dpfifo_vce1                               ; work         ;
;                               |altsyncram_2lp1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2432              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram                                                 ; altsyncram_2lp1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                   |fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|                                                              ; 12.8 (0.0)           ; 12.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 12.8 (0.0)           ; 12.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_pdh1:auto_generated|                                                                                    ; 12.8 (0.0)           ; 12.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated                                                                                              ; scfifo_pdh1                                 ; work         ;
;                            |a_dpfifo_r9e1:dpfifo|                                                                                       ; 12.8 (5.8)           ; 12.8 (5.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (10)             ; 20 (9)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo                                                                         ; a_dpfifo_r9e1                               ; work         ;
;                               |altsyncram_qep1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram                                                 ; altsyncram_qep1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter                                                  ; cntr_r27                                    ; work         ;
;                   |fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|                                                              ; 12.3 (0.0)           ; 13.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 12.3 (0.0)           ; 13.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_pdh1:auto_generated|                                                                                    ; 12.3 (0.0)           ; 13.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated                                                                                              ; scfifo_pdh1                                 ; work         ;
;                            |a_dpfifo_r9e1:dpfifo|                                                                                       ; 12.3 (5.7)           ; 13.0 (6.2)                       ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (10)             ; 19 (8)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo                                                                         ; a_dpfifo_r9e1                               ; work         ;
;                               |altsyncram_qep1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram                                                 ; altsyncram_qep1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter                                                  ; cntr_r27                                    ; work         ;
;                   |fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|                                                              ; 11.8 (0.0)           ; 12.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer                                                                                                                                                 ; fifo_agilex7                                ; mvm_noc_top  ;
;                      |scfifo:scfifo_component|                                                                                          ; 11.8 (0.0)           ; 12.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component                                                                                                                         ; scfifo                                      ; work         ;
;                         |scfifo_pdh1:auto_generated|                                                                                    ; 11.8 (0.0)           ; 12.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 19 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated                                                                                              ; scfifo_pdh1                                 ; work         ;
;                            |a_dpfifo_r9e1:dpfifo|                                                                                       ; 11.8 (5.0)           ; 12.0 (5.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (10)             ; 19 (8)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo                                                                         ; a_dpfifo_r9e1                               ; work         ;
;                               |altsyncram_qep1:FIFOram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram                                                 ; altsyncram_qep1                             ; work         ;
;                               |cntr_e2b:rd_ptr_msb|                                                                                     ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb                                                     ; cntr_e2b                                    ; work         ;
;                               |cntr_f2b:wr_ptr|                                                                                         ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr                                                         ; cntr_f2b                                    ; work         ;
;                               |cntr_r27:usedw_counter|                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter                                                  ; cntr_r27                                    ; work         ;
;                   |rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|                                    ; 8.1 (8.1)            ; 12.0 (12.0)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst                                                                                                                       ; rc_pipeline                                 ; mvm_noc_top  ;
;                   |rc_pipeline:route_compute_pipeline_gen.for_inputs[1].route_compute_pipeline_inst|                                    ; 5.0 (5.0)            ; 5.8 (5.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[1].route_compute_pipeline_inst                                                                                                                       ; rc_pipeline                                 ; mvm_noc_top  ;
;                   |rc_pipeline:route_compute_pipeline_gen.for_inputs[2].route_compute_pipeline_inst|                                    ; 6.8 (6.8)            ; 9.2 (9.2)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[2].route_compute_pipeline_inst                                                                                                                       ; rc_pipeline                                 ; mvm_noc_top  ;
;             |reset_synchronizer:noc_sync|                                                                                               ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|reset_synchronizer:noc_sync                                                                                                                                                                                                                                           ; reset_synchronizer                          ; mvm_noc_top  ;
;             |reset_synchronizer:usr_sync|                                                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|reset_synchronizer:usr_sync                                                                                                                                                                                                                                           ; reset_synchronizer                          ; mvm_noc_top  ;
;          |axis_passthrough:axis_passthrough_inst|                                                                                       ; 0.8 (0.8)            ; 2.6 (2.6)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_passthrough:axis_passthrough_inst                                                                                                                                                                                                                                                         ; axis_passthrough                            ; mvm_noc_top  ;
;          |axis_passthrough:axis_passthrough_inst2|                                                                                      ; -1.2 (-1.2)          ; 16.4 (16.4)                      ; 17.6 (17.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|axis_passthrough:axis_passthrough_inst2                                                                                                                                                                                                                                                        ; axis_passthrough                            ; mvm_noc_top  ;
;          |rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|                                                                                  ; 5240.4 (72.6)        ; 6765.1 (245.2)                   ; 1720.5 (172.9)                                    ; 195.8 (0.3)                      ; 0.0 (0.0)            ; 9941 (65)           ; 8979 (511)                ; 0 (0)         ; 177856            ; 82    ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst                                                                                                                                                                                                                                                    ; rtl_mvm                                     ; mvm_noc_top  ;
;             |datapath:generate_datapath[0].datapath_inst|                                                                               ; 343.6 (0.0)          ; 489.9 (0.0)                      ; 156.5 (0.0)                                       ; 10.2 (0.0)                       ; 0.0 (0.0)            ; 596 (0)             ; 726 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 5.9 (5.9)            ; 23.2 (23.2)                      ; 17.6 (17.6)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 9 (9)               ; 50 (50)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 330.7 (173.4)        ; 398.4 (217.2)                    ; 77.8 (53.8)                                       ; 10.0 (10.0)                      ; 0.0 (0.0)            ; 570 (122)           ; 538 (538)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_128|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_128                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_128|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_138|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_138                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_138|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_139|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_139                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_139|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_140|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_140                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_140|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_141|                                                                                             ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_141                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_141|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_142|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_142                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_142|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_143|                                                                                             ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_143                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_143|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_129|                                                                                              ; 9.7 (0.0)            ; 11.2 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_129                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.2 (11.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_129|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_130|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_130                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_130|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_131|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_131                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_131|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_132|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_132                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_132|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_133|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_133                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_133|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_134|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_134                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_134|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_135|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_135                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_135|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_136|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_136                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_136|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_137|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_137                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_137|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 1.7 (1.7)            ; 38.0 (38.0)                      ; 36.3 (36.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 81 (81)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |pipeline:dpe_pipeline|                                                                                                  ; -1.0 (-1.0)          ; 23.5 (23.5)                      ; 24.5 (24.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|pipeline:dpe_pipeline                                                                                                                                                                                  ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.3 (6.3)            ; 6.8 (6.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[10].datapath_inst|                                                                              ; 290.6 (0.0)          ; 381.0 (0.0)                      ; 101.3 (0.0)                                       ; 11.0 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 491 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst                                                                                                                                                                                                       ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.6 (4.6)            ; 12.0 (12.0)                      ; 8.2 (8.2)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|accum:accum_inst                                                                                                                                                                                      ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                          ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                       ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                           ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 278.4 (138.6)        ; 329.2 (149.8)                    ; 61.0 (21.5)                                       ; 10.2 (10.2)                      ; 0.0 (0.0)            ; 568 (120)           ; 387 (387)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst                                                                                                                                                                                          ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_112|                                                                                              ; 8.7 (0.0)            ; 11.3 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_112                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.7 (8.7)            ; 11.3 (11.3)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_112|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_122|                                                                                             ; 8.7 (0.0)            ; 11.3 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_122                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.7 (8.7)            ; 11.3 (11.3)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_122|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_123|                                                                                             ; 8.8 (0.0)            ; 11.3 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_123                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.8 (8.8)            ; 11.3 (11.3)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_123|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_124|                                                                                             ; 8.7 (0.0)            ; 11.0 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_124                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.7 (8.7)            ; 11.0 (11.0)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_124|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_125|                                                                                             ; 8.9 (0.0)            ; 11.3 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_125                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.9 (8.9)            ; 11.3 (11.3)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_125|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_126|                                                                                             ; 8.7 (0.0)            ; 11.2 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_126                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.7 (8.7)            ; 11.2 (11.2)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_126|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_127|                                                                                             ; 8.9 (0.0)            ; 11.3 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_127                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.9 (8.9)            ; 11.3 (11.3)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_127|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_113|                                                                                              ; 8.8 (0.0)            ; 10.8 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_113                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.8 (8.8)            ; 10.8 (10.8)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_113|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_114|                                                                                              ; 8.2 (0.0)            ; 11.3 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_114                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.2 (8.2)            ; 11.3 (11.3)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_114|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_115|                                                                                              ; 8.9 (0.0)            ; 10.4 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_115                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.9 (8.9)            ; 10.4 (10.4)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_115|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_116|                                                                                              ; 8.7 (0.0)            ; 11.3 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_116                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.7 (8.7)            ; 11.3 (11.3)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_116|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_117|                                                                                              ; 8.9 (0.0)            ; 11.3 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_117                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.9 (8.9)            ; 11.3 (11.3)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_117|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_118|                                                                                              ; 8.7 (0.0)            ; 11.2 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_118                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.7 (8.7)            ; 11.2 (11.2)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_118|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_119|                                                                                              ; 8.8 (0.0)            ; 11.2 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_119                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.8 (8.8)            ; 11.2 (11.2)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_119|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_120|                                                                                              ; 8.7 (0.0)            ; 11.3 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_120                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.7 (8.7)            ; 11.3 (11.3)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_120|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_121|                                                                                              ; 8.8 (0.0)            ; 11.4 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_121                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.8 (8.8)            ; 11.4 (11.4)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_121|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 1.7 (1.7)            ; 33.8 (33.8)                      ; 32.2 (32.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                               ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|reduce:reduce_inst                                                                                                                                                                                    ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[11].datapath_inst|                                                                              ; 316.3 (0.0)          ; 383.3 (0.0)                      ; 87.9 (0.0)                                        ; 21.0 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 497 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst                                                                                                                                                                                                       ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.5 (4.5)            ; 11.8 (11.8)                      ; 7.8 (7.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|accum:accum_inst                                                                                                                                                                                      ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                          ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                       ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                           ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 304.5 (147.7)        ; 331.5 (150.5)                    ; 47.5 (23.3)                                       ; 20.5 (20.5)                      ; 0.0 (0.0)            ; 568 (120)           ; 393 (393)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst                                                                                                                                                                                          ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_96|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_96                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_96|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_106|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_106                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_106|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_107|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_107                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_107|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_108|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_108                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_108|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_109|                                                                                             ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_109                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_109|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_110|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_110                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_110|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_111|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_111                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_111|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_97|                                                                                               ; 9.8 (0.0)            ; 11.0 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_97                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.0 (11.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_97|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_98|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_98                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_98|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_99|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_99                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_99|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_100|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_100                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_100|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_101|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_101                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_101|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_102|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_102                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_102|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_103|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_103                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_103|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_104|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_104                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_104|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_105|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_105                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_105|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 1.3 (1.3)            ; 34.0 (34.0)                      ; 32.7 (32.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                               ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|reduce:reduce_inst                                                                                                                                                                                    ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[12].datapath_inst|                                                                              ; 305.5 (0.0)          ; 383.3 (0.0)                      ; 84.3 (0.0)                                        ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 592 (0)             ; 489 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst                                                                                                                                                                                                       ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.5 (4.5)            ; 12.0 (12.0)                      ; 8.0 (8.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|accum:accum_inst                                                                                                                                                                                      ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                          ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                       ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                           ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 293.0 (134.6)        ; 331.3 (150.3)                    ; 44.3 (21.7)                                       ; 6.0 (6.0)                        ; 0.0 (0.0)            ; 568 (120)           ; 385 (385)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst                                                                                                                                                                                          ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_80|                                                                                               ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_80                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_80|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_90|                                                                                              ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_90                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_90|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_91|                                                                                              ; 10.1 (0.0)           ; 10.8 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_91                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.1 (10.1)          ; 10.8 (10.8)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_91|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_92|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_92                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_92|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_93|                                                                                              ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_93                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_93|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_94|                                                                                              ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_94                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_94|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_95|                                                                                              ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_95                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_95|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_81|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_81                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_81|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_82|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_82                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_82|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_83|                                                                                               ; 10.1 (0.0)           ; 11.4 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_83                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.1 (10.1)          ; 11.4 (11.4)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_83|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_84|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_84                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_84|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_85|                                                                                               ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_85                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_85|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_86|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_86                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_86|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_87|                                                                                               ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_87                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_87|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_88|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_88                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_88|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_89|                                                                                               ; 10.0 (0.0)           ; 11.4 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_89                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.4 (11.4)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_89|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 2.0 (2.0)            ; 34.0 (34.0)                      ; 32.0 (32.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                               ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|reduce:reduce_inst                                                                                                                                                                                    ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[13].datapath_inst|                                                                              ; 308.2 (0.0)          ; 383.3 (0.0)                      ; 85.8 (0.0)                                        ; 10.7 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 494 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst                                                                                                                                                                                                       ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.2 (4.2)            ; 12.0 (12.0)                      ; 8.0 (8.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|accum:accum_inst                                                                                                                                                                                      ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                          ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                       ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                           ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 295.5 (138.0)        ; 332.0 (150.8)                    ; 47.0 (22.9)                                       ; 10.5 (10.2)                      ; 0.0 (0.0)            ; 568 (120)           ; 390 (390)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst                                                                                                                                                                                          ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_145|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_145                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_145|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_148|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_148                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_148|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_150|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_150                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_150|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_152|                                                                                             ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_152                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_152|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_155|                                                                                             ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_155                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_155|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_156|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_156                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_156|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_158|                                                                                             ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_158                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_158|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_147|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_147                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_147|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_149|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_149                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_149|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_151|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_151                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_151|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_153|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_153                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_153|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_154|                                                                                              ; 10.0 (0.0)           ; 11.2 (0.0)                       ; 1.4 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_154                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.2 (11.2)                      ; 1.4 (1.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_154|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_157|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_157                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_157|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_159|                                                                                              ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_159                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_159|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_144|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_144                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_144|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_146|                                                                                              ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_146                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_146|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 2.5 (2.5)            ; 33.3 (33.3)                      ; 30.8 (30.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                               ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|reduce:reduce_inst                                                                                                                                                                                    ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[14].datapath_inst|                                                                              ; 306.7 (0.0)          ; 381.9 (0.0)                      ; 88.6 (0.0)                                        ; 13.4 (0.0)                       ; 0.0 (0.0)            ; 593 (0)             ; 490 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst                                                                                                                                                                                                       ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.2 (4.2)            ; 12.0 (12.0)                      ; 8.0 (8.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|accum:accum_inst                                                                                                                                                                                      ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                          ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                       ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                           ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 295.0 (139.9)        ; 329.6 (149.7)                    ; 47.8 (22.1)                                       ; 13.1 (12.3)                      ; 0.0 (0.0)            ; 568 (120)           ; 386 (386)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst                                                                                                                                                                                          ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_160|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_160                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_160|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_170|                                                                                             ; 9.5 (0.0)            ; 11.2 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_170                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.5 (9.5)            ; 11.2 (11.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_170|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_171|                                                                                             ; 9.9 (0.0)            ; 11.2 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_171                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.2 (11.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_171|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_172|                                                                                             ; 9.6 (0.0)            ; 11.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_172                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.6 (9.6)            ; 11.3 (11.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_172|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_173|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_173                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_173|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_174|                                                                                             ; 9.4 (0.0)            ; 11.3 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_174                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.4 (9.4)            ; 11.3 (11.3)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_174|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_175|                                                                                             ; 9.7 (0.0)            ; 10.6 (0.0)                       ; 0.9 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_175                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 10.6 (10.6)                      ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_175|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_161|                                                                                              ; 10.3 (0.0)           ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_161                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.3 (10.3)          ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_161|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_162|                                                                                              ; 9.6 (0.0)            ; 11.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_162                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.6 (9.6)            ; 11.3 (11.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_162|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_163|                                                                                              ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_163                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_163|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_164|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_164                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_164|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_165|                                                                                              ; 9.5 (0.0)            ; 11.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_165                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.5 (9.5)            ; 11.3 (11.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_165|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_166|                                                                                              ; 9.5 (0.0)            ; 11.1 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_166                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.5 (9.5)            ; 11.1 (11.1)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_166|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_167|                                                                                              ; 9.7 (0.0)            ; 11.1 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_167                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.1 (11.1)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_167|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_168|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_168                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_168|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_169|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_169                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_169|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 1.2 (1.2)            ; 33.8 (33.8)                      ; 32.7 (32.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                               ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.3 (6.3)            ; 6.5 (6.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|reduce:reduce_inst                                                                                                                                                                                    ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[15].datapath_inst|                                                                              ; 309.9 (0.0)          ; 386.8 (0.0)                      ; 88.6 (0.0)                                        ; 11.7 (0.0)                       ; 0.0 (0.0)            ; 600 (0)             ; 492 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst                                                                                                                                                                                                       ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 6.9 (4.9)            ; 14.8 (12.8)                      ; 8.3 (8.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 16 (10)             ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|accum:accum_inst                                                                                                                                                                                      ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                          ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                       ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                           ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 295.3 (138.1)        ; 332.0 (150.8)                    ; 48.0 (23.9)                                       ; 11.3 (11.3)                      ; 0.0 (0.0)            ; 568 (120)           ; 388 (388)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst                                                                                                                                                                                          ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_225|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_225                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_225|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_228|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_228                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_228|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_230|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_230                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_230|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_232|                                                                                             ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_232                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_232|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_235|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_235                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_235|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_236|                                                                                             ; 9.8 (0.0)            ; 11.2 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_236                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.2 (11.2)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_236|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_238|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_238                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_238|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_227|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_227                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_227|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_229|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_229                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_229|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_231|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_231                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_231|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_233|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_233                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_233|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_234|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_234                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_234|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_237|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_237                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_237|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_239|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_239                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_239|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_224|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_224                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_224|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_226|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_226                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_226|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 1.7 (1.7)            ; 34.0 (34.0)                      ; 32.3 (32.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                               ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|reduce:reduce_inst                                                                                                                                                                                    ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[1].datapath_inst|                                                                               ; 298.0 (0.0)          ; 381.6 (0.0)                      ; 95.1 (0.0)                                        ; 11.5 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 488 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 3.7 (3.7)            ; 11.6 (11.6)                      ; 8.4 (8.4)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 288.0 (137.9)        ; 331.8 (150.7)                    ; 54.8 (23.7)                                       ; 11.0 (11.0)                      ; 0.0 (0.0)            ; 568 (120)           ; 384 (384)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_208|                                                                                              ; 9.3 (0.0)            ; 11.2 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_208                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.2 (11.2)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_208|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_218|                                                                                             ; 9.3 (0.0)            ; 11.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_218                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.3 (11.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_218|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_219|                                                                                             ; 9.3 (0.0)            ; 11.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_219                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.3 (11.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_219|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_220|                                                                                             ; 9.3 (0.0)            ; 11.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_220                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.3 (11.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_220|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_221|                                                                                             ; 9.5 (0.0)            ; 11.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_221                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.5 (9.5)            ; 11.3 (11.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_221|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_222|                                                                                             ; 9.3 (0.0)            ; 11.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_222                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.3 (11.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_222|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_223|                                                                                             ; 9.5 (0.0)            ; 11.1 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_223                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.5 (9.5)            ; 11.1 (11.1)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_223|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_209|                                                                                              ; 9.3 (0.0)            ; 11.4 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_209                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.4 (11.4)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_209|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_210|                                                                                              ; 9.3 (0.0)            ; 11.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_210                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.3 (11.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_210|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_211|                                                                                              ; 9.5 (0.0)            ; 11.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_211                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.5 (9.5)            ; 11.3 (11.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_211|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_212|                                                                                              ; 9.3 (0.0)            ; 11.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_212                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.3 (11.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_212|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_213|                                                                                              ; 9.5 (0.0)            ; 11.4 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_213                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.5 (9.5)            ; 11.4 (11.4)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_213|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_214|                                                                                              ; 9.3 (0.0)            ; 11.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_214                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.3 (11.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_214|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_215|                                                                                              ; 9.3 (0.0)            ; 11.4 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_215                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.4 (11.4)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_215|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_216|                                                                                              ; 9.3 (0.0)            ; 11.4 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_216                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.4 (11.4)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_216|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_217|                                                                                              ; 9.4 (0.0)            ; 11.2 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_217                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.4 (9.4)            ; 11.2 (11.2)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_217|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 0.3 (0.3)            ; 32.2 (32.2)                      ; 31.8 (31.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[2].datapath_inst|                                                                               ; 312.1 (0.0)          ; 382.3 (0.0)                      ; 84.7 (0.0)                                        ; 14.5 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 491 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.5 (4.5)            ; 12.0 (12.0)                      ; 8.2 (8.2)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 297.8 (140.3)        ; 332.0 (150.8)                    ; 48.0 (23.5)                                       ; 13.8 (13.0)                      ; 0.0 (0.0)            ; 568 (120)           ; 387 (387)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_192|                                                                                              ; 9.7 (0.0)            ; 11.2 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_192                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.2 (11.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_192|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_202|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_202                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_202|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_203|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_203                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_203|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_204|                                                                                             ; 9.7 (0.0)            ; 11.2 (0.0)                       ; 1.6 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_204                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.2 (11.2)                      ; 1.6 (1.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_204|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_205|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_205                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_205|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_206|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_206                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_206|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_207|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_207                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_207|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_193|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_193                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_193|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_194|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_194                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_194|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_195|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_195                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_195|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_196|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_196                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_196|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_197|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_197                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_197|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_198|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_198                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_198|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_199|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_199                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_199|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_200|                                                                                              ; 10.3 (0.0)           ; 11.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_200                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.3 (10.3)          ; 11.3 (11.3)                      ; 1.8 (1.8)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_200|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_201|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_201                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_201|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 3.8 (3.8)            ; 32.3 (32.3)                      ; 28.6 (28.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[3].datapath_inst|                                                                               ; 313.6 (0.0)          ; 381.6 (0.0)                      ; 85.0 (0.0)                                        ; 17.0 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 486 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.0 (4.0)            ; 12.0 (12.0)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 25 (25)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 301.0 (144.7)        ; 331.3 (150.8)                    ; 47.2 (23.1)                                       ; 17.0 (17.0)                      ; 0.0 (0.0)            ; 568 (120)           ; 381 (381)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_176|                                                                                              ; 9.6 (0.0)            ; 11.4 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_176                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.6 (9.6)            ; 11.4 (11.4)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_176|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_186|                                                                                             ; 9.6 (0.0)            ; 11.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_186                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.6 (9.6)            ; 11.3 (11.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_186|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_187|                                                                                             ; 9.8 (0.0)            ; 11.1 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_187                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.1 (11.1)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_187|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_188|                                                                                             ; 9.7 (0.0)            ; 11.0 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_188                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.0 (11.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_188|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_189|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_189                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_189|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_190|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_190                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_190|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_191|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_191                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_191|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_177|                                                                                              ; 9.8 (0.0)            ; 11.2 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_177                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.2 (11.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_177|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_178|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_178                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_178|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_179|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_179                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_179|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_180|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_180                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_180|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_181|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_181                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_181|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_182|                                                                                              ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_182                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_182|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_183|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_183                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_183|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_184|                                                                                              ; 9.7 (0.0)            ; 11.1 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_184                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.1 (11.1)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_184|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_185|                                                                                              ; 9.7 (0.0)            ; 11.4 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_185                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.4 (11.4)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_185|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 2.6 (2.6)            ; 32.3 (32.3)                      ; 29.8 (29.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[4].datapath_inst|                                                                               ; 312.0 (0.0)          ; 384.2 (0.0)                      ; 87.7 (0.0)                                        ; 15.5 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 496 (0)                   ; 0 (0)         ; 512               ; 3     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.0 (4.0)            ; 12.0 (12.0)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 3     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 3     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 3     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 3     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 3     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 300.2 (143.0)        ; 332.2 (150.8)                    ; 47.5 (23.2)                                       ; 15.5 (15.5)                      ; 0.0 (0.0)            ; 568 (120)           ; 392 (392)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_48|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_48                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_48|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_58|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_58                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_58|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_59|                                                                                              ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_59                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_59|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_60|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_60                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_60|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_61|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_61                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_61|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_62|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_62                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_62|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_63|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_63                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_63|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_49|                                                                                               ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_49                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_49|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_50|                                                                                               ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_50                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_50|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_51|                                                                                               ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_51                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_51|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_52|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_52                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_52|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_53|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_53                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_53|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_54|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_54                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_54|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_55|                                                                                               ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_55                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_55|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_56|                                                                                               ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_56                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_56|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_57|                                                                                               ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_57                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_57|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 1.8 (1.8)            ; 34.0 (34.0)                      ; 32.2 (32.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[5].datapath_inst|                                                                               ; 306.7 (0.0)          ; 383.8 (0.0)                      ; 87.8 (0.0)                                        ; 10.7 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 495 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.2 (4.2)            ; 12.0 (12.0)                      ; 8.0 (8.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 294.8 (138.5)        ; 331.8 (150.7)                    ; 47.5 (22.7)                                       ; 10.5 (10.5)                      ; 0.0 (0.0)            ; 568 (120)           ; 391 (391)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_32|                                                                                               ; 9.6 (0.0)            ; 11.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_32                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.6 (9.6)            ; 11.3 (11.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_32|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_42|                                                                                              ; 9.8 (0.0)            ; 11.2 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_42                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.2 (11.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_42|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_43|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_43                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_43|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_44|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_44                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_44|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_45|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_45                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_45|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_46|                                                                                              ; 9.6 (0.0)            ; 11.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_46                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.6 (9.6)            ; 11.3 (11.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_46|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_47|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_47                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_47|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_33|                                                                                               ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_33                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_33|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_34|                                                                                               ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_34                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_34|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_35|                                                                                               ; 9.9 (0.0)            ; 11.2 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_35                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.2 (11.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_35|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_36|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_36                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_36|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_37|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_37                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_37|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_38|                                                                                               ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_38                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_38|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_39|                                                                                               ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_39                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_39|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_40|                                                                                               ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_40                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_40|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_41|                                                                                               ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_41                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_41|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 1.7 (1.7)            ; 34.0 (34.0)                      ; 32.3 (32.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[6].datapath_inst|                                                                               ; 305.6 (0.0)          ; 381.8 (0.0)                      ; 85.7 (0.0)                                        ; 9.4 (0.0)                        ; 0.0 (0.0)            ; 592 (0)             ; 491 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.1 (4.1)            ; 12.0 (12.0)                      ; 8.2 (8.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 292.4 (136.2)        ; 330.8 (149.8)                    ; 47.7 (22.5)                                       ; 9.2 (9.0)                        ; 0.0 (0.0)            ; 568 (120)           ; 387 (387)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_16|                                                                                               ; 9.5 (0.0)            ; 11.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_16                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.5 (9.5)            ; 11.3 (11.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_16|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_26|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_26                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_26|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_27|                                                                                              ; 9.9 (0.0)            ; 11.1 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_27                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.1 (11.1)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_27|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_28|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_28                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_28|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_29|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_29                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_29|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_30|                                                                                              ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_30                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_30|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_31|                                                                                              ; 9.9 (0.0)            ; 11.2 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_31                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.2 (11.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_31|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_17|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_17                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_17|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_18|                                                                                               ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_18                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_18|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_19|                                                                                               ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_19                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_19|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_20|                                                                                               ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_20                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_20|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_21|                                                                                               ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_21                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_21|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_22|                                                                                               ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_22                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_22|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_23|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_23                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_23|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_24|                                                                                               ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_24                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_24|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_25|                                                                                               ; 9.9 (0.0)            ; 11.4 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_25                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.4 (11.4)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_25|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 3.2 (3.2)            ; 33.0 (33.0)                      ; 29.8 (29.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[7].datapath_inst|                                                                               ; 305.9 (0.0)          ; 384.0 (0.0)                      ; 88.3 (0.0)                                        ; 10.2 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 488 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.2 (4.2)            ; 11.8 (11.8)                      ; 7.8 (7.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 294.0 (137.0)        ; 332.2 (150.8)                    ; 48.2 (23.8)                                       ; 10.0 (10.0)                      ; 0.0 (0.0)            ; 568 (120)           ; 384 (384)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_0|                                                                                                ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_0                                                                                                                                                                      ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_0|mult_3a11:auto_generated                                                                                                                                             ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_10|                                                                                              ; 9.7 (0.0)            ; 11.2 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_10                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.2 (11.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_10|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_11|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_11                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_11|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_12|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_12                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_12|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_13|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_13                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_13|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_14|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_14                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_14|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_15|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_15                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_15|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_1|                                                                                                ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_1                                                                                                                                                                      ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_1|mult_3a11:auto_generated                                                                                                                                             ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_2|                                                                                                ; 9.7 (0.0)            ; 11.4 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_2                                                                                                                                                                      ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.4 (11.4)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_2|mult_3a11:auto_generated                                                                                                                                             ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_3|                                                                                                ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_3                                                                                                                                                                      ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_3|mult_3a11:auto_generated                                                                                                                                             ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_4|                                                                                                ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_4                                                                                                                                                                      ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_4|mult_3a11:auto_generated                                                                                                                                             ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_5|                                                                                                ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_5                                                                                                                                                                      ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_5|mult_3a11:auto_generated                                                                                                                                             ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_6|                                                                                                ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_6                                                                                                                                                                      ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_6|mult_3a11:auto_generated                                                                                                                                             ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_7|                                                                                                ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_7                                                                                                                                                                      ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_7|mult_3a11:auto_generated                                                                                                                                             ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_8|                                                                                                ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_8                                                                                                                                                                      ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_8|mult_3a11:auto_generated                                                                                                                                             ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_9|                                                                                                ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_9                                                                                                                                                                      ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_9|mult_3a11:auto_generated                                                                                                                                             ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 1.7 (1.7)            ; 34.0 (34.0)                      ; 32.3 (32.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[8].datapath_inst|                                                                               ; 303.6 (0.0)          ; 383.5 (0.0)                      ; 86.7 (0.0)                                        ; 6.7 (0.0)                        ; 0.0 (0.0)            ; 592 (0)             ; 491 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.1 (4.1)            ; 12.0 (12.0)                      ; 8.2 (8.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 292.7 (135.3)        ; 331.8 (150.4)                    ; 45.7 (21.7)                                       ; 6.5 (6.5)                        ; 0.0 (0.0)            ; 568 (120)           ; 387 (387)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_65|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_65                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_65|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_68|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_68                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_68|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_70|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_70                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_70|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_72|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_72                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_72|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_75|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_75                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_75|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_76|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_76                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_76|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_78|                                                                                              ; 10.1 (0.0)           ; 11.4 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_78                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.1 (10.1)          ; 11.4 (11.4)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_78|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_67|                                                                                               ; 9.7 (0.0)            ; 11.4 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_67                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.4 (11.4)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_67|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_69|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_69                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_69|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_71|                                                                                               ; 10.1 (0.0)           ; 11.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_71                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.1 (10.1)          ; 11.3 (11.3)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_71|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_73|                                                                                               ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_73                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_73|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_74|                                                                                               ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_74                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_74|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_77|                                                                                               ; 9.7 (0.0)            ; 11.7 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_77                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.7 (11.7)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_77|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_79|                                                                                               ; 10.1 (0.0)           ; 11.4 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_79                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.1 (10.1)          ; 11.4 (11.4)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_79|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_64|                                                                                               ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_64                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_64|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_66|                                                                                               ; 9.9 (0.0)            ; 10.9 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_66                                                                                                                                                                     ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 10.9 (10.9)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_66|mult_3a11:auto_generated                                                                                                                                            ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 0.8 (0.8)            ; 33.7 (33.7)                      ; 32.8 (32.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[9].datapath_inst|                                                                               ; 306.9 (0.0)          ; 383.6 (0.0)                      ; 86.9 (0.0)                                        ; 10.2 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 497 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 3.6 (3.6)            ; 12.0 (12.0)                      ; 8.7 (8.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 295.7 (137.3)        ; 331.9 (151.1)                    ; 46.2 (23.2)                                       ; 10.0 (9.4)                       ; 0.0 (0.0)            ; 568 (120)           ; 393 (393)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_507|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_507                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_507|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_511|                                                                                             ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_511                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_511|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_498|                                                                                             ; 9.9 (0.0)            ; 11.2 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_498                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.2 (11.2)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_498|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_504|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_504                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_504|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_500|                                                                                             ; 9.8 (0.0)            ; 11.2 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_500                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.2 (11.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_500|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_508|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_508                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_508|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_496|                                                                                             ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_496                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_496|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_503|                                                                                              ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_503                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_503|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_510|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_510                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_510|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_499|                                                                                              ; 9.9 (0.0)            ; 11.2 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_499                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.2 (11.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_499|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_505|                                                                                              ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_505                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_505|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_501|                                                                                              ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_501                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_501|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_509|                                                                                              ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_509                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_509|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_497|                                                                                              ; 10.1 (0.0)           ; 11.2 (0.0)                       ; 1.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_497                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.1 (10.1)          ; 11.2 (11.2)                      ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_497|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_506|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_506                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_506|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_502|                                                                                              ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_502                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_502|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 1.7 (1.7)            ; 33.7 (33.7)                      ; 32.0 (32.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |fifo:input_fifo|                                                                                                           ; 13.7 (13.7)          ; 15.6 (15.6)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 13 (13)                   ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo                                                                                                                                                                                                                                    ; fifo                                        ; mvm_noc_top  ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                               ; altsyncram                                  ; work         ;
;                   |altsyncram_m6n1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated                                                                                                                                                                                ; altsyncram_m6n1                             ; work         ;
;             |fifo:instruction_fifo|                                                                                                     ; 43.4 (43.4)          ; 49.7 (49.7)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 64 (64)                   ; 0 (0)         ; 13312             ; 2     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:instruction_fifo                                                                                                                                                                                                                              ; fifo                                        ; mvm_noc_top  ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 13312             ; 2     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:instruction_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                         ; altsyncram                                  ; work         ;
;                   |altsyncram_kmi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 13312             ; 2     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:instruction_fifo|altsyncram:mem_rtl_0|altsyncram_kmi1:auto_generated                                                                                                                                                                          ; altsyncram_kmi1                             ; work         ;
;             |fifo:output_data_fifo|                                                                                                     ; 101.0 (101.0)        ; 98.6 (98.6)                      ; 2.5 (2.5)                                         ; 4.9 (4.9)                        ; 0.0 (0.0)            ; 186 (186)           ; 174 (174)                 ; 0 (0)         ; 8896              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:output_data_fifo                                                                                                                                                                                                                              ; fifo                                        ; mvm_noc_top  ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8896              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:output_data_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                         ; altsyncram                                  ; work         ;
;                   |altsyncram_2ni1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8896              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:output_data_fifo|altsyncram:mem_rtl_0|altsyncram_2ni1:auto_generated                                                                                                                                                                          ; altsyncram_2ni1                             ; work         ;
;             |fifo:reduction_fifo|                                                                                                       ; 11.5 (11.5)          ; 12.8 (12.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 15 (15)                   ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo                                                                                                                                                                                                                                ; fifo                                        ; mvm_noc_top  ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                           ; altsyncram                                  ; work         ;
;                   |altsyncram_m6n1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated                                                                                                                                                                            ; altsyncram_m6n1                             ; work         ;
;             |memory_block:generate_datapath[0].rf|                                                                                      ; 3.6 (3.6)            ; 3.7 (3.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[0].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[0].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[0].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[0].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[10].rf|                                                                                     ; 2.9 (2.9)            ; 3.2 (3.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[10].rf                                                                                                                                                                                                              ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[10].rf|altera_syncram:u_mem                                                                                                                                                                                         ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[10].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                      ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[10].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                          ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[11].rf|                                                                                     ; 3.2 (3.2)            ; 3.8 (3.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[11].rf                                                                                                                                                                                                              ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[11].rf|altera_syncram:u_mem                                                                                                                                                                                         ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[11].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                      ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[11].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                          ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[12].rf|                                                                                     ; 3.2 (3.2)            ; 3.8 (3.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[12].rf                                                                                                                                                                                                              ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[12].rf|altera_syncram:u_mem                                                                                                                                                                                         ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[12].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                      ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[12].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                          ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[13].rf|                                                                                     ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[13].rf                                                                                                                                                                                                              ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[13].rf|altera_syncram:u_mem                                                                                                                                                                                         ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[13].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                      ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[13].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                          ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[14].rf|                                                                                     ; 3.3 (3.3)            ; 4.5 (4.5)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[14].rf                                                                                                                                                                                                              ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[14].rf|altera_syncram:u_mem                                                                                                                                                                                         ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[14].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                      ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[14].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                          ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[15].rf|                                                                                     ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[15].rf                                                                                                                                                                                                              ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[15].rf|altera_syncram:u_mem                                                                                                                                                                                         ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[15].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                      ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[15].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                          ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[1].rf|                                                                                      ; 3.2 (3.2)            ; 4.2 (4.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[1].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[1].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[1].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[1].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[2].rf|                                                                                      ; 2.9 (2.9)            ; 3.2 (3.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[2].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[2].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[2].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[2].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[3].rf|                                                                                      ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[3].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[3].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[3].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[3].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[4].rf|                                                                                      ; 3.5 (3.5)            ; 4.7 (4.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[4].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[4].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[4].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[4].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[5].rf|                                                                                      ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[5].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[5].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[5].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[5].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[6].rf|                                                                                      ; 3.4 (3.4)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[6].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[6].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[6].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[6].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[7].rf|                                                                                      ; 3.2 (3.2)            ; 3.8 (3.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[7].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[7].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[7].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[7].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[8].rf|                                                                                      ; 2.5 (2.5)            ; 4.5 (4.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[8].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[8].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[8].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[8].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[9].rf|                                                                                      ; 3.2 (3.2)            ; 4.8 (4.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[9].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[9].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[9].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[9].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |pipeline:release_pipeline|                                                                                                 ; 1.4 (1.4)            ; 47.2 (47.2)                      ; 45.8 (45.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|pipeline:release_pipeline                                                                                                                                                                                                                          ; pipeline                                    ; mvm_noc_top  ;
;          |rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|                                                                                  ; 5387.0 (106.9)       ; 6785.3 (241.5)                   ; 1716.1 (134.6)                                    ; 317.7 (0.0)                      ; 0.0 (0.0)            ; 9939 (65)           ; 9002 (512)                ; 0 (0)         ; 177856            ; 82    ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst                                                                                                                                                                                                                                                    ; rtl_mvm                                     ; mvm_noc_top  ;
;             |datapath:generate_datapath[0].datapath_inst|                                                                               ; 357.1 (0.0)          ; 486.5 (0.0)                      ; 150.0 (0.0)                                       ; 20.6 (0.0)                       ; 0.0 (0.0)            ; 594 (0)             ; 752 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 7.0 (7.0)            ; 23.7 (23.7)                      ; 17.2 (17.2)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 54 (54)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 340.5 (183.1)        ; 398.0 (216.6)                    ; 77.7 (53.6)                                       ; 20.1 (20.1)                      ; 0.0 (0.0)            ; 568 (120)           ; 560 (560)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_368|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_368                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_368|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_378|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_378                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_378|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_379|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_379                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_379|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_380|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_380                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_380|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_381|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_381                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_381|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_382|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_382                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_382|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_383|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_383                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_383|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_369|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_369                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_369|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_370|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_370                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_370|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_371|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_371                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_371|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_372|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_372                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_372|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_373|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_373                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_373|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_374|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_374                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_374|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_375|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_375                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_375|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_376|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_376                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_376|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_377|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_377                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_377|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 3.5 (3.5)            ; 36.1 (36.1)                      ; 32.6 (32.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 81 (81)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |pipeline:dpe_pipeline|                                                                                                  ; 0.2 (0.2)            ; 22.0 (22.0)                      ; 21.8 (21.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|pipeline:dpe_pipeline                                                                                                                                                                                  ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.8 (6.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[10].datapath_inst|                                                                              ; 280.4 (0.0)          ; 380.2 (0.0)                      ; 103.2 (0.0)                                       ; 3.4 (0.0)                        ; 0.0 (0.0)            ; 592 (0)             ; 492 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst                                                                                                                                                                                                       ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.2 (4.2)            ; 12.0 (12.0)                      ; 8.3 (8.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 26 (26)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|accum:accum_inst                                                                                                                                                                                      ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                          ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                       ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                           ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 268.2 (130.2)        ; 328.4 (148.9)                    ; 63.1 (21.6)                                       ; 2.9 (2.9)                        ; 0.0 (0.0)            ; 568 (120)           ; 386 (386)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst                                                                                                                                                                                          ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_352|                                                                                              ; 8.8 (0.0)            ; 11.3 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_352                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.8 (8.8)            ; 11.3 (11.3)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_352|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_362|                                                                                             ; 8.7 (0.0)            ; 11.3 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_362                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.7 (8.7)            ; 11.3 (11.3)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_362|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_363|                                                                                             ; 8.5 (0.0)            ; 11.2 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_363                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.5 (8.5)            ; 11.2 (11.2)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_363|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_364|                                                                                             ; 8.5 (0.0)            ; 11.4 (0.0)                       ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_364                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.5 (8.5)            ; 11.4 (11.4)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_364|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_365|                                                                                             ; 8.6 (0.0)            ; 11.4 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_365                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.6 (8.6)            ; 11.4 (11.4)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_365|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_366|                                                                                             ; 8.8 (0.0)            ; 10.5 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_366                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.8 (8.8)            ; 10.5 (10.5)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_366|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_367|                                                                                             ; 8.5 (0.0)            ; 11.3 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_367                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.5 (8.5)            ; 11.3 (11.3)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_367|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_353|                                                                                              ; 8.8 (0.0)            ; 11.3 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_353                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.8 (8.8)            ; 11.3 (11.3)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_353|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_354|                                                                                              ; 8.7 (0.0)            ; 11.2 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_354                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.7 (8.7)            ; 11.2 (11.2)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_354|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_355|                                                                                              ; 8.7 (0.0)            ; 11.2 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_355                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.7 (8.7)            ; 11.2 (11.2)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_355|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_356|                                                                                              ; 8.5 (0.0)            ; 11.4 (0.0)                       ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_356                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.5 (8.5)            ; 11.4 (11.4)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_356|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_357|                                                                                              ; 8.5 (0.0)            ; 11.4 (0.0)                       ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_357                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.5 (8.5)            ; 11.4 (11.4)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_357|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_358|                                                                                              ; 8.8 (0.0)            ; 10.6 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_358                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.8 (8.8)            ; 10.6 (10.6)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_358|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_359|                                                                                              ; 8.5 (0.0)            ; 11.2 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_359                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.5 (8.5)            ; 11.2 (11.2)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_359|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_360|                                                                                              ; 8.8 (0.0)            ; 11.3 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_360                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.8 (8.8)            ; 11.3 (11.3)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_360|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_361|                                                                                              ; 8.7 (0.0)            ; 11.3 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_361                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 8.7 (8.7)            ; 11.3 (11.3)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_361|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 2.0 (2.0)            ; 33.8 (33.8)                      ; 31.8 (31.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                               ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|reduce:reduce_inst                                                                                                                                                                                    ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[11].datapath_inst|                                                                              ; 316.0 (0.0)          ; 383.5 (0.0)                      ; 87.5 (0.0)                                        ; 20.0 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 494 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst                                                                                                                                                                                                       ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 5.1 (5.1)            ; 12.0 (12.0)                      ; 8.0 (8.0)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 25 (25)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|accum:accum_inst                                                                                                                                                                                      ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                          ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                       ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                           ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 302.9 (146.2)        ; 331.5 (150.5)                    ; 47.5 (22.9)                                       ; 18.9 (18.7)                      ; 0.0 (0.0)            ; 568 (120)           ; 389 (389)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst                                                                                                                                                                                          ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_336|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_336                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_336|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_346|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_346                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_346|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_347|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_347                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_347|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_348|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_348                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_348|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_349|                                                                                             ; 9.7 (0.0)            ; 11.2 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_349                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.2 (11.2)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_349|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_350|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_350                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_350|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_351|                                                                                             ; 9.6 (0.0)            ; 11.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_351                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.6 (9.6)            ; 11.3 (11.3)                      ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_351|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_337|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_337                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_337|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_338|                                                                                              ; 9.8 (0.0)            ; 11.0 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_338                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.0 (11.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_338|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_339|                                                                                              ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_339                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_339|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_340|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_340                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_340|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_341|                                                                                              ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_341                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_341|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_342|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_342                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_342|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_343|                                                                                              ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_343                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_343|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_344|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_344                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_344|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_345|                                                                                              ; 9.7 (0.0)            ; 11.4 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_345                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.4 (11.4)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_345|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 2.0 (2.0)            ; 34.0 (34.0)                      ; 32.0 (32.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                               ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|reduce:reduce_inst                                                                                                                                                                                    ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[12].datapath_inst|                                                                              ; 313.6 (0.0)          ; 387.2 (0.0)                      ; 91.7 (0.0)                                        ; 18.1 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 498 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst                                                                                                                                                                                                       ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 3.8 (3.8)            ; 11.8 (11.8)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|accum:accum_inst                                                                                                                                                                                      ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                          ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                       ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                           ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 301.6 (144.1)        ; 335.7 (152.6)                    ; 51.7 (25.2)                                       ; 17.6 (16.7)                      ; 0.0 (0.0)            ; 568 (120)           ; 394 (394)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst                                                                                                                                                                                          ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_320|                                                                                              ; 9.6 (0.0)            ; 11.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_320                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.6 (9.6)            ; 11.3 (11.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_320|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_330|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_330                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_330|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_331|                                                                                             ; 9.3 (0.0)            ; 11.3 (0.0)                       ; 2.1 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_331                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.3 (11.3)                      ; 2.1 (2.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_331|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_332|                                                                                             ; 9.8 (0.0)            ; 11.0 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_332                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.0 (11.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_332|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_333|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_333                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_333|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_334|                                                                                             ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_334                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_334|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_335|                                                                                             ; 9.9 (0.0)            ; 11.2 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_335                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.2 (11.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_335|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_321|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_321                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_321|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_322|                                                                                              ; 10.1 (0.0)           ; 12.5 (0.0)                       ; 2.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_322                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.1 (10.1)          ; 12.5 (12.5)                      ; 2.7 (2.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_322|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_323|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_323                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_323|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_324|                                                                                              ; 10.4 (0.0)           ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_324                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.4 (10.4)          ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_324|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_325|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_325                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_325|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_326|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_326                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_326|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_327|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_327                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_327|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_328|                                                                                              ; 9.9 (0.0)            ; 12.2 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_328                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 12.2 (12.2)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_328|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_329|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_329                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_329|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 2.2 (2.2)            ; 33.7 (33.7)                      ; 32.0 (32.0)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                               ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|reduce:reduce_inst                                                                                                                                                                                    ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[13].datapath_inst|                                                                              ; 323.0 (0.0)          ; 383.8 (0.0)                      ; 87.7 (0.0)                                        ; 27.0 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 494 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst                                                                                                                                                                                                       ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.2 (4.2)            ; 12.0 (12.0)                      ; 8.3 (8.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|accum:accum_inst                                                                                                                                                                                      ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                          ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                       ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                           ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 310.8 (154.3)        ; 331.9 (150.4)                    ; 47.6 (22.7)                                       ; 26.5 (26.5)                      ; 0.0 (0.0)            ; 568 (120)           ; 389 (389)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst                                                                                                                                                                                          ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_385|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_385                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_385|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_388|                                                                                             ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_388                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_388|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_390|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_390                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_390|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_392|                                                                                             ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_392                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_392|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_395|                                                                                             ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_395                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_395|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_396|                                                                                             ; 9.6 (0.0)            ; 11.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_396                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.6 (9.6)            ; 11.3 (11.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_396|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_398|                                                                                             ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_398                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_398|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_387|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_387                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_387|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_389|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_389                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_389|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_391|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_391                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_391|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_393|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_393                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_393|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_394|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_394                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_394|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_397|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_397                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_397|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_399|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_399                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_399|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_384|                                                                                              ; 9.6 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_384                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.6 (9.6)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_384|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_386|                                                                                              ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_386                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_386|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 2.0 (2.0)            ; 33.8 (33.8)                      ; 31.8 (31.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                               ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|reduce:reduce_inst                                                                                                                                                                                    ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[14].datapath_inst|                                                                              ; 320.7 (0.0)          ; 384.8 (0.0)                      ; 89.3 (0.0)                                        ; 25.2 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 492 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst                                                                                                                                                                                                       ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.2 (4.2)            ; 11.8 (11.8)                      ; 8.2 (8.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|accum:accum_inst                                                                                                                                                                                      ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                          ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                       ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                           ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 308.7 (151.0)        ; 333.2 (150.9)                    ; 48.7 (23.5)                                       ; 24.2 (23.6)                      ; 0.0 (0.0)            ; 568 (120)           ; 388 (388)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst                                                                                                                                                                                          ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_400|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_400                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_400|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_410|                                                                                             ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_410                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_410|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_411|                                                                                             ; 9.6 (0.0)            ; 11.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_411                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.6 (9.6)            ; 11.3 (11.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_411|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_412|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_412                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_412|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_413|                                                                                             ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_413                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_413|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_414|                                                                                             ; 10.5 (0.0)           ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_414                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.5 (10.5)          ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_414|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_415|                                                                                             ; 9.8 (0.0)            ; 11.8 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_415                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.8 (11.8)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_415|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_401|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_401                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_401|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_402|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_402                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_402|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_403|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_403                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_403|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_404|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_404                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_404|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_405|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_405                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_405|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_406|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_406                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_406|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_407|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_407                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_407|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_408|                                                                                              ; 9.7 (0.0)            ; 11.4 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_408                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.4 (11.4)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_408|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_409|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_409                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_409|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 1.8 (1.8)            ; 33.8 (33.8)                      ; 32.5 (32.5)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                               ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|reduce:reduce_inst                                                                                                                                                                                    ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[15].datapath_inst|                                                                              ; 322.0 (0.0)          ; 386.5 (0.0)                      ; 88.0 (0.0)                                        ; 23.5 (0.0)                       ; 0.0 (0.0)            ; 600 (0)             ; 489 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst                                                                                                                                                                                                       ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 6.8 (4.8)            ; 14.6 (12.6)                      ; 8.2 (8.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 16 (10)             ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|accum:accum_inst                                                                                                                                                                                      ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                          ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                       ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                           ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 307.2 (150.4)        ; 332.1 (150.5)                    ; 47.9 (23.1)                                       ; 23.0 (23.0)                      ; 0.0 (0.0)            ; 568 (120)           ; 385 (385)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst                                                                                                                                                                                          ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_465|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_465                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_465|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_468|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_468                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_468|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_470|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_470                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_470|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_472|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_472                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_472|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_475|                                                                                             ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_475                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_475|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_476|                                                                                             ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_476                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_476|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_478|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_478                                                                                                                                                                  ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_478|mult_3a11:auto_generated                                                                                                                                         ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_467|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_467                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_467|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_469|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_469                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_469|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_471|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_471                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_471|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_473|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_473                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_473|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_474|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_474                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_474|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_477|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_477                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_477|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_479|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_479                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_479|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_464|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_464                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_464|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_466|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_466                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_466|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 2.0 (2.0)            ; 33.8 (33.8)                      ; 31.8 (31.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                               ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|reduce:reduce_inst                                                                                                                                                                                    ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[1].datapath_inst|                                                                               ; 304.9 (0.0)          ; 382.4 (0.0)                      ; 95.5 (0.0)                                        ; 18.0 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 491 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 3.1 (3.1)            ; 12.0 (12.0)                      ; 9.3 (9.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 294.3 (144.3)        ; 330.9 (151.0)                    ; 54.2 (24.2)                                       ; 17.5 (17.5)                      ; 0.0 (0.0)            ; 568 (120)           ; 387 (387)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_448|                                                                                              ; 9.4 (0.0)            ; 11.1 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_448                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.4 (9.4)            ; 11.1 (11.1)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_448|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_458|                                                                                             ; 9.5 (0.0)            ; 11.2 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_458                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.5 (9.5)            ; 11.2 (11.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_458|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_459|                                                                                             ; 9.4 (0.0)            ; 10.8 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_459                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.4 (9.4)            ; 10.8 (10.8)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_459|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_460|                                                                                             ; 9.3 (0.0)            ; 11.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_460                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.3 (11.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_460|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_461|                                                                                             ; 9.3 (0.0)            ; 11.1 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_461                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.1 (11.1)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_461|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_462|                                                                                             ; 9.3 (0.0)            ; 11.6 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_462                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.6 (11.6)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_462|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_463|                                                                                             ; 9.3 (0.0)            ; 11.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_463                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.3 (11.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_463|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_449|                                                                                              ; 9.3 (0.0)            ; 11.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_449                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.3 (11.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_449|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_450|                                                                                              ; 9.5 (0.0)            ; 12.2 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_450                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.5 (9.5)            ; 12.2 (12.2)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_450|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_451|                                                                                              ; 9.2 (0.0)            ; 11.3 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_451                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.2 (9.2)            ; 11.3 (11.3)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_451|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_452|                                                                                              ; 9.4 (0.0)            ; 11.3 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_452                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.4 (9.4)            ; 11.3 (11.3)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_452|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_453|                                                                                              ; 9.3 (0.0)            ; 10.7 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_453                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 10.7 (10.7)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_453|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_454|                                                                                              ; 9.5 (0.0)            ; 11.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_454                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.5 (9.5)            ; 11.3 (11.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_454|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_455|                                                                                              ; 9.3 (0.0)            ; 11.2 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_455                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 11.2 (11.2)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_455|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_456|                                                                                              ; 9.3 (0.0)            ; 10.7 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_456                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.3 (9.3)            ; 10.7 (10.7)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_456|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_457|                                                                                              ; 9.2 (0.0)            ; 11.3 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_457                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.2 (9.2)            ; 11.3 (11.3)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_457|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 1.5 (1.5)            ; 33.5 (33.5)                      ; 32.0 (32.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[2].datapath_inst|                                                                               ; 329.3 (0.0)          ; 382.2 (0.0)                      ; 84.5 (0.0)                                        ; 31.5 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 487 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.2 (4.2)            ; 11.8 (11.8)                      ; 8.2 (8.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 315.3 (158.1)        ; 331.8 (150.7)                    ; 47.4 (23.7)                                       ; 31.0 (31.0)                      ; 0.0 (0.0)            ; 568 (120)           ; 383 (383)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_432|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_432                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_432|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_442|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_442                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_442|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_443|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_443                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_443|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_444|                                                                                             ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_444                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_444|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_445|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_445                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_445|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_446|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_446                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_446|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_447|                                                                                             ; 9.8 (0.0)            ; 11.2 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_447                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.2 (11.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_447|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_433|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_433                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_433|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_434|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_434                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_434|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_435|                                                                                              ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_435                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_435|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_436|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_436                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_436|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_437|                                                                                              ; 9.8 (0.0)            ; 11.2 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_437                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.2 (11.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_437|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_438|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_438                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_438|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_439|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_439                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_439|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_440|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_440                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_440|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_441|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_441                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_441|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 3.8 (3.8)            ; 32.7 (32.7)                      ; 28.9 (28.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[3].datapath_inst|                                                                               ; 312.2 (0.0)          ; 385.5 (0.0)                      ; 89.5 (0.0)                                        ; 16.2 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 491 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.2 (4.2)            ; 11.8 (11.8)                      ; 7.8 (7.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 300.3 (143.0)        ; 333.8 (151.4)                    ; 49.4 (24.4)                                       ; 16.0 (16.0)                      ; 0.0 (0.0)            ; 568 (120)           ; 387 (387)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_416|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_416                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_416|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_426|                                                                                             ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_426                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_426|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_427|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_427                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_427|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_428|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_428                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_428|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_429|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_429                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_429|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_430|                                                                                             ; 9.8 (0.0)            ; 12.2 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_430                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 12.2 (12.2)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_430|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_431|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_431                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_431|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_417|                                                                                              ; 9.8 (0.0)            ; 11.2 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_417                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.2 (11.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_417|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_418|                                                                                              ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_418                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_418|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_419|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_419                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_419|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_420|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_420                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_420|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_421|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_421                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_421|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_422|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_422                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_422|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_423|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_423                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_423|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_424|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_424                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_424|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_425|                                                                                              ; 9.7 (0.0)            ; 11.4 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_425                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.4 (11.4)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_425|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 1.7 (1.7)            ; 34.0 (34.0)                      ; 32.3 (32.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[4].datapath_inst|                                                                               ; 311.8 (0.0)          ; 383.8 (0.0)                      ; 88.0 (0.0)                                        ; 16.0 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 497 (0)                   ; 0 (0)         ; 512               ; 3     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 3.7 (3.7)            ; 12.0 (12.0)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 3     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 3     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 3     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 3     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 3     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 300.5 (143.9)        ; 331.8 (150.8)                    ; 47.3 (22.8)                                       ; 16.0 (16.0)                      ; 0.0 (0.0)            ; 568 (120)           ; 393 (393)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_288|                                                                                              ; 9.5 (0.0)            ; 11.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_288                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.5 (9.5)            ; 11.3 (11.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_288|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_298|                                                                                             ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_298                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_298|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_299|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_299                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_299|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_300|                                                                                             ; 9.7 (0.0)            ; 11.1 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_300                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.1 (11.1)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_300|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_301|                                                                                             ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_301                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_301|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_302|                                                                                             ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_302                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_302|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_303|                                                                                             ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_303                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_303|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_289|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_289                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_289|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_290|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_290                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_290|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_291|                                                                                              ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_291                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_291|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_292|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_292                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_292|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_293|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_293                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_293|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_294|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_294                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_294|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_295|                                                                                              ; 9.7 (0.0)            ; 11.2 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_295                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.2 (11.2)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_295|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_296|                                                                                              ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_296                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_296|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_297|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_297                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_297|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 1.7 (1.7)            ; 34.0 (34.0)                      ; 32.3 (32.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[5].datapath_inst|                                                                               ; 309.5 (0.0)          ; 384.8 (0.0)                      ; 89.0 (0.0)                                        ; 13.6 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 488 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 5.0 (5.0)            ; 11.8 (11.8)                      ; 7.8 (7.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 296.5 (139.1)        ; 333.2 (151.6)                    ; 48.9 (24.0)                                       ; 12.2 (11.5)                      ; 0.0 (0.0)            ; 568 (120)           ; 384 (384)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_272|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_272                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_272|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_282|                                                                                             ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_282                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_282|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_283|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_283                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_283|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_284|                                                                                             ; 9.8 (0.0)            ; 11.6 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_284                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.6 (11.6)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_284|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_285|                                                                                             ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_285                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_285|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_286|                                                                                             ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_286                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_286|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_287|                                                                                             ; 10.4 (0.0)           ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_287                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.4 (10.4)          ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_287|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_273|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_273                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_273|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_274|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_274                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_274|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_275|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_275                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_275|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_276|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_276                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_276|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_277|                                                                                              ; 9.6 (0.0)            ; 11.2 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_277                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.6 (9.6)            ; 11.2 (11.2)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_277|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_278|                                                                                              ; 9.5 (0.0)            ; 11.3 (0.0)                       ; 1.9 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_278                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.5 (9.5)            ; 11.3 (11.3)                      ; 1.9 (1.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_278|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_279|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_279                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_279|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_280|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_280                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_280|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_281|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_281                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_281|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 2.0 (2.0)            ; 33.8 (33.8)                      ; 32.3 (32.3)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[6].datapath_inst|                                                                               ; 313.2 (0.0)          ; 383.2 (0.0)                      ; 91.5 (0.0)                                        ; 21.6 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 488 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.3 (4.3)            ; 12.0 (12.0)                      ; 8.2 (8.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 301.2 (146.8)        ; 331.5 (150.8)                    ; 51.3 (24.8)                                       ; 21.1 (20.9)                      ; 0.0 (0.0)            ; 568 (120)           ; 384 (384)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_256|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_256                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_256|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_266|                                                                                             ; 9.6 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_266                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.6 (9.6)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_266|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_267|                                                                                             ; 9.8 (0.0)            ; 11.0 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_267                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.0 (11.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_267|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_268|                                                                                             ; 9.5 (0.0)            ; 11.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_268                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.5 (9.5)            ; 11.0 (11.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_268|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_269|                                                                                             ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_269                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_269|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_270|                                                                                             ; 9.9 (0.0)            ; 11.6 (0.0)                       ; 1.9 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_270                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.6 (11.6)                      ; 1.9 (1.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_270|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_271|                                                                                             ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_271                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_271|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_257|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_257                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_257|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_258|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_258                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_258|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_259|                                                                                              ; 9.7 (0.0)            ; 11.2 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_259                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.2 (11.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_259|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_260|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_260                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_260|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_261|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_261                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_261|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_262|                                                                                              ; 9.4 (0.0)            ; 11.3 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_262                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.4 (9.4)            ; 11.3 (11.3)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_262|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_263|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_263                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_263|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_264|                                                                                              ; 9.6 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_264                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.6 (9.6)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_264|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_265|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_265                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_265|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 1.7 (1.7)            ; 33.7 (33.7)                      ; 32.0 (32.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[7].datapath_inst|                                                                               ; 323.5 (0.0)          ; 384.0 (0.0)                      ; 88.0 (0.0)                                        ; 27.5 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 489 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.3 (4.3)            ; 12.0 (12.0)                      ; 8.2 (8.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 311.5 (154.7)        ; 332.2 (150.7)                    ; 47.7 (23.1)                                       ; 27.0 (27.0)                      ; 0.0 (0.0)            ; 568 (120)           ; 385 (385)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_240|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_240                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_240|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_250|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_250                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_250|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_251|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_251                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_251|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_252|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_252                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_252|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_253|                                                                                             ; 9.7 (0.0)            ; 11.2 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_253                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.2 (11.2)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_253|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_254|                                                                                             ; 10.0 (0.0)           ; 11.4 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_254                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.4 (11.4)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_254|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_255|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_255                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_255|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_241|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_241                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_241|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_242|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_242                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_242|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_243|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_243                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_243|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_244|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_244                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_244|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_245|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_245                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_245|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_246|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_246                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_246|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_247|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_247                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_247|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_248|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_248                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_248|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_249|                                                                                              ; 9.8 (0.0)            ; 11.2 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_249                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.2 (11.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_249|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 1.7 (1.7)            ; 33.8 (33.8)                      ; 32.2 (32.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[8].datapath_inst|                                                                               ; 313.8 (0.0)          ; 388.3 (0.0)                      ; 92.0 (0.0)                                        ; 17.5 (0.0)                       ; 0.0 (0.0)            ; 593 (0)             ; 492 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 4.6 (4.6)            ; 12.0 (12.0)                      ; 8.0 (8.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 300.9 (144.4)        ; 336.5 (153.0)                    ; 52.5 (25.5)                                       ; 16.9 (16.9)                      ; 0.0 (0.0)            ; 568 (120)           ; 388 (388)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_305|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_305                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_305|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_308|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_308                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_308|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_310|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_310                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_310|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_312|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_312                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_312|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_315|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_315                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_315|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_316|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_316                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_316|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_318|                                                                                             ; 9.7 (0.0)            ; 11.5 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_318                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.5 (11.5)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_318|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_307|                                                                                              ; 9.7 (0.0)            ; 12.2 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_307                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 12.2 (12.2)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_307|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_309|                                                                                              ; 9.8 (0.0)            ; 11.0 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_309                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.0 (11.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_309|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_311|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_311                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_311|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_313|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_313                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_313|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_314|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_314                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_314|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_317|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_317                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_317|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_319|                                                                                              ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_319                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_319|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_304|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_304                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_304|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_306|                                                                                              ; 9.7 (0.0)            ; 12.8 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_306                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 12.8 (12.8)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_306|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 2.0 (2.0)            ; 33.8 (33.8)                      ; 31.8 (31.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |datapath:generate_datapath[9].datapath_inst|                                                                               ; 307.8 (0.0)          ; 381.5 (0.0)                      ; 84.9 (0.0)                                        ; 11.3 (0.0)                       ; 0.0 (0.0)            ; 592 (0)             ; 491 (0)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst                                                                                                                                                                                                        ; datapath                                    ; mvm_noc_top  ;
;                |accum:accum_inst|                                                                                                       ; 5.5 (5.5)            ; 11.8 (11.8)                      ; 7.8 (7.8)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 24 (24)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|accum:accum_inst                                                                                                                                                                                       ; accum                                       ; mvm_noc_top  ;
;                   |memory_block:accum_mem|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|accum:accum_inst|memory_block:accum_mem                                                                                                                                                                ; memory_block                                ; mvm_noc_top  ;
;                      |altera_syncram:u_mem|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem                                                                                                                                           ; altera_syncram                              ; work         ;
;                         |altera_syncram_bq41:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated                                                                                                        ; altera_syncram_bq41                         ; work         ;
;                            |altsyncram_pm74:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1                                                                            ; altsyncram_pm74                             ; work         ;
;                |dpe:dpe_inst|                                                                                                           ; 295.0 (138.0)        ; 330.2 (150.2)                    ; 44.9 (21.4)                                       ; 9.7 (9.3)                        ; 0.0 (0.0)            ; 568 (120)           ; 387 (387)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst                                                                                                                                                                                           ; dpe                                         ; mvm_noc_top  ;
;                   |lpm_mult:Mult0_rtl_486|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_486                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult0_rtl_486|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult10_rtl_482|                                                                                             ; 9.9 (0.0)            ; 11.4 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_482                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.4 (11.4)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult10_rtl_482|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult11_rtl_493|                                                                                             ; 9.7 (0.0)            ; 11.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_493                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult11_rtl_493|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult12_rtl_484|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_484                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult12_rtl_484|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult13_rtl_490|                                                                                             ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_490                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult13_rtl_490|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult14_rtl_480|                                                                                             ; 9.7 (0.0)            ; 10.7 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_480                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 10.7 (10.7)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult14_rtl_480|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult15_rtl_494|                                                                                             ; 9.5 (0.0)            ; 11.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_494                                                                                                                                                                   ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.5 (9.5)            ; 11.3 (11.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult15_rtl_494|mult_3a11:auto_generated                                                                                                                                          ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult1_rtl_489|                                                                                              ; 9.7 (0.0)            ; 11.4 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_489                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.7 (9.7)            ; 11.4 (11.4)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult1_rtl_489|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult2_rtl_483|                                                                                              ; 10.0 (0.0)           ; 10.8 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_483                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 10.8 (10.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult2_rtl_483|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult3_rtl_492|                                                                                              ; 9.8 (0.0)            ; 11.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_492                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.3 (11.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult3_rtl_492|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult4_rtl_485|                                                                                              ; 9.9 (0.0)            ; 11.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_485                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.9 (9.9)            ; 11.3 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult4_rtl_485|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult5_rtl_491|                                                                                              ; 10.1 (0.0)           ; 11.3 (0.0)                       ; 1.6 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_491                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.1 (10.1)          ; 11.3 (11.3)                      ; 1.6 (1.6)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult5_rtl_491|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult6_rtl_481|                                                                                              ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_481                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult6_rtl_481|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult7_rtl_495|                                                                                              ; 9.8 (0.0)            ; 11.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_495                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult7_rtl_495|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult8_rtl_487|                                                                                              ; 9.6 (0.0)            ; 11.2 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_487                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.6 (9.6)            ; 11.2 (11.2)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult8_rtl_487|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                   |lpm_mult:Mult9_rtl_488|                                                                                              ; 9.8 (0.0)            ; 11.2 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_488                                                                                                                                                                    ; lpm_mult                                    ; work         ;
;                      |mult_3a11:auto_generated|                                                                                         ; 9.8 (9.8)            ; 11.2 (11.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|dpe:dpe_inst|lpm_mult:Mult9_rtl_488|mult_3a11:auto_generated                                                                                                                                           ; mult_3a11                                   ; work         ;
;                |pipeline:accum_pipeline|                                                                                                ; 1.3 (1.3)            ; 33.5 (33.5)                      ; 32.2 (32.2)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|pipeline:accum_pipeline                                                                                                                                                                                ; pipeline                                    ; mvm_noc_top  ;
;                |reduce:reduce_inst|                                                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|reduce:reduce_inst                                                                                                                                                                                     ; reduce                                      ; mvm_noc_top  ;
;             |fifo:input_fifo|                                                                                                           ; 14.9 (14.9)          ; 17.7 (17.7)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 14 (14)                   ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo                                                                                                                                                                                                                                    ; fifo                                        ; mvm_noc_top  ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                               ; altsyncram                                  ; work         ;
;                   |altsyncram_m6n1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated                                                                                                                                                                                ; altsyncram_m6n1                             ; work         ;
;             |fifo:instruction_fifo|                                                                                                     ; 44.8 (44.8)          ; 50.2 (50.2)                      ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 67 (67)                   ; 0 (0)         ; 13312             ; 2     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:instruction_fifo                                                                                                                                                                                                                              ; fifo                                        ; mvm_noc_top  ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 13312             ; 2     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:instruction_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                         ; altsyncram                                  ; work         ;
;                   |altsyncram_kmi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 13312             ; 2     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:instruction_fifo|altsyncram:mem_rtl_0|altsyncram_kmi1:auto_generated                                                                                                                                                                          ; altsyncram_kmi1                             ; work         ;
;             |fifo:output_data_fifo|                                                                                                     ; 102.3 (102.3)        ; 100.2 (100.2)                    ; 3.2 (3.2)                                         ; 5.3 (5.3)                        ; 0.0 (0.0)            ; 186 (186)           ; 171 (171)                 ; 0 (0)         ; 8896              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:output_data_fifo                                                                                                                                                                                                                              ; fifo                                        ; mvm_noc_top  ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8896              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:output_data_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                         ; altsyncram                                  ; work         ;
;                   |altsyncram_2ni1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8896              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:output_data_fifo|altsyncram:mem_rtl_0|altsyncram_2ni1:auto_generated                                                                                                                                                                          ; altsyncram_2ni1                             ; work         ;
;             |fifo:reduction_fifo|                                                                                                       ; 11.3 (11.3)          ; 12.1 (12.1)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 13 (13)                   ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo                                                                                                                                                                                                                                ; fifo                                        ; mvm_noc_top  ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                           ; altsyncram                                  ; work         ;
;                   |altsyncram_m6n1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated                                                                                                                                                                            ; altsyncram_m6n1                             ; work         ;
;             |memory_block:generate_datapath[0].rf|                                                                                      ; 3.2 (3.2)            ; 3.8 (3.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[0].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[0].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[0].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[0].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[10].rf|                                                                                     ; 2.7 (2.7)            ; 5.0 (5.0)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[10].rf                                                                                                                                                                                                              ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[10].rf|altera_syncram:u_mem                                                                                                                                                                                         ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[10].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                      ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[10].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                          ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[11].rf|                                                                                     ; 2.8 (2.8)            ; 3.8 (3.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[11].rf                                                                                                                                                                                                              ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[11].rf|altera_syncram:u_mem                                                                                                                                                                                         ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[11].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                      ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[11].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                          ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[12].rf|                                                                                     ; 3.6 (3.6)            ; 3.8 (3.8)                        ; 0.5 (0.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[12].rf                                                                                                                                                                                                              ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[12].rf|altera_syncram:u_mem                                                                                                                                                                                         ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[12].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                      ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[12].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                          ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[13].rf|                                                                                     ; 2.8 (2.8)            ; 3.8 (3.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[13].rf                                                                                                                                                                                                              ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[13].rf|altera_syncram:u_mem                                                                                                                                                                                         ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[13].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                      ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[13].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                          ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[14].rf|                                                                                     ; 3.2 (3.2)            ; 4.0 (4.0)                        ; 1.1 (1.1)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[14].rf                                                                                                                                                                                                              ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[14].rf|altera_syncram:u_mem                                                                                                                                                                                         ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[14].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                      ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[14].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                          ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[15].rf|                                                                                     ; 2.9 (2.9)            ; 3.8 (3.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[15].rf                                                                                                                                                                                                              ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[15].rf|altera_syncram:u_mem                                                                                                                                                                                         ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[15].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                      ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[15].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                          ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[1].rf|                                                                                      ; 3.2 (3.2)            ; 5.5 (5.5)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[1].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[1].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[1].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[1].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[2].rf|                                                                                      ; 3.2 (3.2)            ; 5.5 (5.5)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[2].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[2].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[2].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[2].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[3].rf|                                                                                      ; 2.8 (2.8)            ; 3.8 (3.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[3].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[3].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[3].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[3].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[4].rf|                                                                                      ; 2.9 (2.9)            ; 4.5 (4.5)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[4].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[4].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[4].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[4].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[5].rf|                                                                                      ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 1.1 (1.1)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[5].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[5].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[5].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[5].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[6].rf|                                                                                      ; 3.4 (3.4)            ; 4.5 (4.5)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[6].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[6].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[6].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[6].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[7].rf|                                                                                      ; 3.2 (3.2)            ; 3.8 (3.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[7].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[7].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[7].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[7].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[8].rf|                                                                                      ; 2.8 (2.8)            ; 3.8 (3.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[8].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[8].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[8].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[8].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |memory_block:generate_datapath[9].rf|                                                                                      ; 3.2 (3.2)            ; 5.0 (5.0)                        ; 2.1 (2.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[9].rf                                                                                                                                                                                                               ; memory_block                                ; mvm_noc_top  ;
;                |altera_syncram:u_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[9].rf|altera_syncram:u_mem                                                                                                                                                                                          ; altera_syncram                              ; work         ;
;                   |altera_syncram_4u91:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[9].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated                                                                                                                                                       ; altera_syncram_4u91                         ; work         ;
;                      |altsyncram_iqc4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[9].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1                                                                                                                           ; altsyncram_iqc4                             ; work         ;
;             |pipeline:release_pipeline|                                                                                                 ; -1.3 (-1.3)          ; 47.4 (47.4)                      ; 48.7 (48.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|pipeline:release_pipeline                                                                                                                                                                                                                          ; pipeline                                    ; mvm_noc_top  ;
;    |mvm_noc_top_DEBUG:debug|                                                                                                            ; 58.7 (14.2)          ; 73.4 (15.7)                      ; 14.7 (1.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (33)            ; 109 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug                                                                                                                                                                                                                                                                                                                    ; mvm_noc_top_DEBUG                           ; mvm_noc_top  ;
;       |alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|                                                                           ; 19.7 (19.7)          ; 32.5 (32.5)                      ; 12.8 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic                                                                                                                                                                                                                                                              ; alt_jtag_atlantic                           ; work         ;
;       |mvm_noc_top_DEBUG_scfifo_r:the_mvm_noc_top_DEBUG_scfifo_r|                                                                       ; 12.2 (0.0)           ; 12.9 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_r:the_mvm_noc_top_DEBUG_scfifo_r                                                                                                                                                                                                                                                          ; mvm_noc_top_DEBUG_scfifo_r                  ; mvm_noc_top  ;
;          |scfifo:rfifo|                                                                                                                 ; 12.2 (0.0)           ; 12.9 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_r:the_mvm_noc_top_DEBUG_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                             ; scfifo                                      ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 12.2 (0.0)           ; 12.9 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_r:the_mvm_noc_top_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                  ; scfifo_3291                                 ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 12.2 (0.0)           ; 12.9 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_r:the_mvm_noc_top_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                             ; a_dpfifo_5771                               ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 6.2 (3.2)            ; 6.9 (3.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (5)              ; 9 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_r:the_mvm_noc_top_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                     ; a_fefifo_7cf                                ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_r:the_mvm_noc_top_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                ; cntr_vg7                                    ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_r:the_mvm_noc_top_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                     ; altsyncram_7pu1                             ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_r:the_mvm_noc_top_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                       ; cntr_jgb                                    ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_r:the_mvm_noc_top_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                             ; cntr_jgb                                    ; work         ;
;       |mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|                                                                       ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w                                                                                                                                                                                                                                                          ; mvm_noc_top_DEBUG_scfifo_w                  ; mvm_noc_top  ;
;          |scfifo:wfifo|                                                                                                                 ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                             ; scfifo                                      ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                  ; scfifo_3291                                 ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                             ; a_dpfifo_5771                               ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 6.3 (3.2)            ; 6.3 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                     ; a_fefifo_7cf                                ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                ; cntr_vg7                                    ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                     ; altsyncram_7pu1                             ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                       ; cntr_jgb                                    ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                             ; cntr_jgb                                    ; work         ;
;    |mvm_noc_top_NIOSV:niosv|                                                                                                            ; 2067.3 (0.0)         ; 2435.0 (0.0)                     ; 385.4 (0.0)                                       ; 17.7 (0.0)                       ; 20.0 (0.0)           ; 2848 (0)            ; 2432 (0)                  ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv                                                                                                                                                                                                                                                                                                                    ; mvm_noc_top_NIOSV                           ; mvm_noc_top  ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                         ; altera_reset_controller                     ; mvm_noc_top  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                              ; altera_reset_synchronizer                   ; mvm_noc_top  ;
;       |niosv_dm_top:dbg_mod|                                                                                                            ; 313.2 (0.0)          ; 470.7 (0.0)                      ; 158.0 (0.0)                                       ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 412 (0)             ; 707 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod                                                                                                                                                                                                                                                                                               ; niosv_dm_top                                ; mvm_noc_top  ;
;          |niosv_debug_module:dm_inst|                                                                                                   ; 240.4 (175.1)        ; 279.2 (213.2)                    ; 38.7 (38.1)                                       ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 351 (313)           ; 305 (235)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst                                                                                                                                                                                                                                                                    ; niosv_debug_module                          ; mvm_noc_top  ;
;             |niosv_debug_rom:dbg_rom_inst|                                                                                              ; 33.0 (33.0)          ; 33.5 (33.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_debug_rom:dbg_rom_inst                                                                                                                                                                                                                                       ; niosv_debug_rom                             ; mvm_noc_top  ;
;             |niosv_ram:niosv_dm_csr_mem_inst|                                                                                           ; 32.3 (0.0)           ; 32.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 2 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst                                                                                                                                                                                                                                    ; niosv_ram                                   ; mvm_noc_top  ;
;                |altsyncram:ram_no_ecc.data_ram|                                                                                         ; 32.3 (0.0)           ; 32.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 2 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram                                                                                                                                                                                                     ; altsyncram                                  ; work         ;
;                   |altsyncram_sup1:auto_generated|                                                                                      ; 32.3 (32.3)          ; 32.5 (32.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 2 (2)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_sup1:auto_generated                                                                                                                                                                      ; altsyncram_sup1                             ; work         ;
;          |niosv_dm_jtag2mm:dtm_inst|                                                                                                    ; 72.7 (66.8)          ; 191.5 (89.6)                     ; 119.3 (23.2)                                      ; 0.5 (0.4)                        ; 0.0 (0.0)            ; 61 (53)             ; 402 (162)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst                                                                                                                                                                                                                                                                     ; niosv_dm_jtag2mm                            ; mvm_noc_top  ;
;             |altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|                                                                      ; 2.8 (0.0)            ; 56.3 (0.0)                       ; 53.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 137 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer                                                                                                                                                                                                                ; altera_avalon_st_handshake_clock_crosser    ; mvm_noc_top  ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 2.8 (1.4)            ; 56.3 (35.1)                      ; 53.5 (33.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 137 (88)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                       ; altera_avalon_st_clock_crosser              ; mvm_noc_top  ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 1.0 (1.0)            ; 19.2 (19.2)                      ; 18.2 (18.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage                                                                                                                           ; altera_avalon_st_pipeline_base              ; mvm_noc_top  ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                  ; altera_std_synchronizer_nocut               ; mvm_noc_top  ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                  ; altera_std_synchronizer_nocut               ; mvm_noc_top  ;
;             |altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|                                                                      ; 2.1 (0.0)            ; 44.9 (0.0)                       ; 42.9 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer                                                                                                                                                                                                                ; altera_avalon_st_handshake_clock_crosser    ; mvm_noc_top  ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 2.1 (1.8)            ; 44.9 (28.5)                      ; 42.9 (26.8)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 103 (66)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                       ; altera_avalon_st_clock_crosser              ; mvm_noc_top  ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 0.8 (0.8)            ; 14.8 (14.8)                      ; 14.0 (14.0)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage                                                                                                                           ; altera_avalon_st_pipeline_base              ; mvm_noc_top  ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; -0.5 (-0.5)          ; 1.0 (1.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                  ; altera_std_synchronizer_nocut               ; mvm_noc_top  ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                  ; altera_std_synchronizer_nocut               ; mvm_noc_top  ;
;             |sld_virtual_jtag_basic:vjtag_inst|                                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst                                                                                                                                                                                                                                   ; sld_virtual_jtag_basic                      ; work         ;
;       |niosv_m_top:hart|                                                                                                                ; 1598.4 (0.0)         ; 1797.5 (0.0)                     ; 215.9 (0.0)                                       ; 16.8 (0.0)                       ; 0.0 (0.0)            ; 2198 (0)            ; 1539 (0)                  ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart                                                                                                                                                                                                                                                                                                   ; niosv_m_top                                 ; mvm_noc_top  ;
;          |niosv_m_core:m_core.niosv_m_full_inst|                                                                                        ; 1598.4 (741.8)       ; 1797.5 (857.7)                   ; 215.9 (123.5)                                     ; 16.8 (7.6)                       ; 0.0 (0.0)            ; 2198 (880)          ; 1539 (804)                ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst                                                                                                                                                                                                                                                             ; niosv_m_core                                ; mvm_noc_top  ;
;             |niosv_csr:csr_inst|                                                                                                        ; 357.5 (353.5)        ; 370.8 (366.2)                    ; 13.7 (13.2)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 555 (551)           ; 342 (330)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst                                                                                                                                                                                                                                          ; niosv_csr                                   ; mvm_noc_top  ;
;                |niosv_interrupt_handler:irq_inst|                                                                                       ; 4.1 (4.1)            ; 4.7 (4.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst                                                                                                                                                                                                         ; niosv_interrupt_handler                     ; mvm_noc_top  ;
;             |niosv_m_alu:alu_inst|                                                                                                      ; 103.3 (103.3)        ; 112.9 (112.9)                    ; 10.6 (10.6)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 177 (177)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_alu:alu_inst                                                                                                                                                                                                                                        ; niosv_m_alu                                 ; mvm_noc_top  ;
;             |niosv_m_decoder:instr_decoder_inst|                                                                                        ; 61.2 (61.2)          ; 65.7 (65.7)                      ; 5.5 (5.5)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 124 (124)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst                                                                                                                                                                                                                          ; niosv_m_decoder                             ; mvm_noc_top  ;
;             |niosv_m_instr_prefetch:prefetch_inst|                                                                                      ; 127.7 (76.6)         ; 162.3 (79.8)                     ; 38.7 (7.3)                                        ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 166 (121)           ; 245 (110)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst                                                                                                                                                                                                                        ; niosv_m_instr_prefetch                      ; mvm_noc_top  ;
;                |niosv_instr_buffer:buffer_inst|                                                                                         ; 51.1 (51.1)          ; 82.5 (82.5)                      ; 31.4 (31.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst                                                                                                                                                                                         ; niosv_instr_buffer                          ; mvm_noc_top  ;
;             |niosv_m_lsu:lsu_inst|                                                                                                      ; 103.9 (96.8)         ; 113.7 (105.9)                    ; 10.7 (9.9)                                        ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 164 (153)           ; 53 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst                                                                                                                                                                                                                                        ; niosv_m_lsu                                 ; mvm_noc_top  ;
;                |niosv_mem_op_state:read_cmd|                                                                                            ; 2.9 (2.9)            ; 4.0 (4.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:read_cmd                                                                                                                                                                                                            ; niosv_mem_op_state                          ; mvm_noc_top  ;
;                |niosv_mem_op_state:wr_addr|                                                                                             ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr                                                                                                                                                                                                             ; niosv_mem_op_state                          ; mvm_noc_top  ;
;             |niosv_m_shift_module:shift_inst|                                                                                           ; 103.0 (103.0)        ; 114.3 (114.3)                    ; 13.3 (13.3)                                       ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 132 (132)           ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_shift_module:shift_inst                                                                                                                                                                                                                             ; niosv_m_shift_module                        ; mvm_noc_top  ;
;             |niosv_reg_file:reg_file_inst|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst                                                                                                                                                                                                                                ; niosv_reg_file                              ; mvm_noc_top  ;
;                |niosv_ram:non_ecc_regfile.reg_file_a|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_a                                                                                                                                                                                           ; niosv_ram                                   ; mvm_noc_top  ;
;                   |altsyncram:ram_no_ecc.data_ram|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_a|altsyncram:ram_no_ecc.data_ram                                                                                                                                                            ; altsyncram                                  ; work         ;
;                      |altsyncram_v8v1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_a|altsyncram:ram_no_ecc.data_ram|altsyncram_v8v1:auto_generated                                                                                                                             ; altsyncram_v8v1                             ; work         ;
;                |niosv_ram:non_ecc_regfile.reg_file_b|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_b                                                                                                                                                                                           ; niosv_ram                                   ; mvm_noc_top  ;
;                   |altsyncram:ram_no_ecc.data_ram|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_b|altsyncram:ram_no_ecc.data_ram                                                                                                                                                            ; altsyncram                                  ; work         ;
;                      |altsyncram_v8v1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_b|altsyncram:ram_no_ecc.data_ram|altsyncram_v8v1:auto_generated                                                                                                                             ; altsyncram_v8v1                             ; work         ;
;       |niosv_timer_msip:timer_module|                                                                                                   ; 155.1 (155.1)        ; 165.5 (165.5)                    ; 10.8 (10.8)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 237 (237)           ; 183 (183)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module                                                                                                                                                                                                                                                                                      ; niosv_timer_msip                            ; mvm_noc_top  ;
;    |mvm_noc_top_SRAM:sram|                                                                                                              ; 33.7 (0.0)           ; 35.0 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_SRAM:sram                                                                                                                                                                                                                                                                                                                      ; mvm_noc_top_SRAM                            ; mvm_noc_top  ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 33.7 (0.0)           ; 35.0 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_SRAM:sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                            ; altsyncram                                  ; work         ;
;          |altsyncram_rom1:auto_generated|                                                                                               ; 33.7 (0.7)           ; 35.0 (0.8)                       ; 1.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (2)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_SRAM:sram|altsyncram:the_altsyncram|altsyncram_rom1:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_rom1                             ; work         ;
;             |decode_8la:decode3|                                                                                                        ; 2.3 (2.3)            ; 3.0 (3.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_SRAM:sram|altsyncram:the_altsyncram|altsyncram_rom1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                          ; decode_8la                                  ; work         ;
;             |mux_5hb:mux2|                                                                                                              ; 30.7 (30.7)          ; 31.2 (31.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_SRAM:sram|altsyncram:the_altsyncram|altsyncram_rom1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                ; mux_5hb                                     ; work         ;
;    |mvm_noc_top_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 399.2 (0.0)          ; 470.9 (0.0)                      ; 72.0 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 662 (0)             ; 530 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                            ; mvm_noc_top_mm_interconnect_0               ; mvm_noc_top  ;
;       |altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|                                                                  ; 20.2 (20.2)          ; 20.2 (20.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                       ; mvm_noc_top  ;
;       |altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|                                                                    ; 4.6 (4.6)            ; 5.2 (5.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                       ; mvm_noc_top  ;
;       |altera_avalon_sc_fifo:mlp_controller_0_avalon_slave_0_agent_rdata_fifo|                                                          ; 29.5 (29.5)          ; 29.8 (29.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mlp_controller_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                       ; mvm_noc_top  ;
;       |altera_avalon_sc_fifo:mlp_controller_0_avalon_slave_0_agent_rsp_fifo|                                                            ; 4.8 (4.8)            ; 5.7 (5.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mlp_controller_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                       ; mvm_noc_top  ;
;       |altera_avalon_sc_fifo:niosv_dm_agent_agent_rdata_fifo|                                                                           ; 35.2 (35.2)          ; 47.8 (47.8)                      ; 12.7 (12.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_dm_agent_agent_rdata_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                       ; mvm_noc_top  ;
;       |altera_avalon_sc_fifo:niosv_dm_agent_agent_rsp_fifo|                                                                             ; 9.3 (9.3)            ; 11.7 (11.7)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_dm_agent_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                       ; mvm_noc_top  ;
;       |altera_avalon_sc_fifo:niosv_timer_sw_agent_agent_rdata_fifo|                                                                     ; 39.5 (39.5)          ; 54.3 (54.3)                      ; 14.8 (14.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_timer_sw_agent_agent_rdata_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                       ; mvm_noc_top  ;
;       |altera_avalon_sc_fifo:niosv_timer_sw_agent_agent_rsp_fifo|                                                                       ; 8.1 (8.1)            ; 8.5 (8.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_timer_sw_agent_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                       ; mvm_noc_top  ;
;       |altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|                                                                                  ; 28.8 (28.8)          ; 29.7 (29.7)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                       ; mvm_noc_top  ;
;       |altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|                                                                                    ; 6.8 (6.8)            ; 7.9 (7.9)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                       ; mvm_noc_top  ;
;       |altera_merlin_axi_master_ni:niosv_data_manager_agent|                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_data_manager_agent                                                                                                                                                                                                                                       ; altera_merlin_axi_master_ni                 ; mvm_noc_top  ;
;       |altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|                                                                         ; 1.5 (1.2)            ; 1.7 (1.2)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                   ; mvm_noc_top  ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                      ; altera_merlin_burst_uncompressor            ; mvm_noc_top  ;
;       |altera_merlin_slave_agent:mlp_controller_0_avalon_slave_0_agent|                                                                 ; 1.5 (1.0)            ; 1.8 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mlp_controller_0_avalon_slave_0_agent                                                                                                                                                                                                                            ; altera_merlin_slave_agent                   ; mvm_noc_top  ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mlp_controller_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ; altera_merlin_burst_uncompressor            ; mvm_noc_top  ;
;       |altera_merlin_slave_agent:niosv_dm_agent_agent|                                                                                  ; 0.8 (0.8)            ; 2.0 (2.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosv_dm_agent_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                   ; mvm_noc_top  ;
;       |altera_merlin_slave_agent:niosv_timer_sw_agent_agent|                                                                            ; 1.4 (1.1)            ; 1.7 (1.2)                        ; 0.3 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosv_timer_sw_agent_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                   ; mvm_noc_top  ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosv_timer_sw_agent_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; altera_merlin_burst_uncompressor            ; mvm_noc_top  ;
;       |altera_merlin_slave_agent:sram_s1_agent|                                                                                         ; 2.7 (2.3)            ; 2.7 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                   ; mvm_noc_top  ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor            ; mvm_noc_top  ;
;       |altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|                                                               ; 6.8 (6.8)            ; 7.5 (7.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator              ; mvm_noc_top  ;
;       |altera_merlin_slave_translator:mlp_controller_0_avalon_slave_0_translator|                                                       ; 5.0 (5.0)            ; 16.0 (16.0)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mlp_controller_0_avalon_slave_0_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator              ; mvm_noc_top  ;
;       |altera_merlin_slave_translator:sram_s1_translator|                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator              ; mvm_noc_top  ;
;       |altera_merlin_traffic_limiter:niosv_instruction_manager_rd_limiter|                                                              ; 3.5 (3.5)            ; 4.7 (4.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_instruction_manager_rd_limiter                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter               ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                          ; mvm_noc_top_mm_interconnect_0_cmd_demux     ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                           ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                      ; mvm_noc_top_mm_interconnect_0_cmd_demux     ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_cmd_demux_002:cmd_demux_003|                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                                                  ; mvm_noc_top_mm_interconnect_0_cmd_demux_002 ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                   ; 7.2 (5.5)            ; 8.2 (6.5)                        ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 18 (14)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                              ; mvm_noc_top_mm_interconnect_0_cmd_mux       ; mvm_noc_top  ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                    ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                               ; 5.3 (3.3)            ; 6.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (5)               ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                          ; mvm_noc_top_mm_interconnect_0_cmd_mux       ; mvm_noc_top  ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                    ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                               ; 8.2 (5.8)            ; 9.7 (7.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (11)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                          ; mvm_noc_top_mm_interconnect_0_cmd_mux       ; mvm_noc_top  ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                    ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                           ; 13.4 (9.8)           ; 16.0 (12.5)                      ; 2.6 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (24)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                      ; mvm_noc_top_mm_interconnect_0_cmd_mux_002   ; mvm_noc_top  ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 3.5 (2.9)            ; 3.5 (3.0)                        ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                    ; mvm_noc_top  ;
;             |altera_merlin_arb_adder:adder|                                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                           ; altera_merlin_arb_adder                     ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                           ; 31.8 (28.0)          ; 37.9 (34.1)                      ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (69)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                      ; mvm_noc_top_mm_interconnect_0_cmd_mux_002   ; mvm_noc_top  ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 3.8 (3.2)            ; 3.8 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                    ; mvm_noc_top  ;
;             |altera_merlin_arb_adder:adder|                                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                           ; altera_merlin_arb_adder                     ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_router:router|                                                                                     ; 5.0 (5.0)            ; 5.8 (5.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_router:router                                                                                                                                                                                                                                                ; mvm_noc_top_mm_interconnect_0_router        ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_router_002:router_003|                                                                             ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                        ; mvm_noc_top_mm_interconnect_0_router_002    ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_rsp_demux:rsp_demux|                                                                               ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                          ; mvm_noc_top_mm_interconnect_0_rsp_demux     ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                           ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                      ; mvm_noc_top_mm_interconnect_0_rsp_demux     ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                      ; mvm_noc_top_mm_interconnect_0_rsp_demux     ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                       ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                  ; mvm_noc_top_mm_interconnect_0_rsp_demux_002 ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                                                       ; 1.6 (1.6)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                  ; mvm_noc_top_mm_interconnect_0_rsp_demux_002 ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                              ; mvm_noc_top_mm_interconnect_0_rsp_mux       ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                               ; 71.5 (71.5)          ; 75.1 (75.1)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 159 (159)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                          ; mvm_noc_top_mm_interconnect_0_rsp_mux       ; mvm_noc_top  ;
;       |mvm_noc_top_mm_interconnect_0_rsp_mux_002:rsp_mux_003|                                                                           ; 25.0 (25.0)          ; 32.0 (32.0)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                                                                                      ; mvm_noc_top_mm_interconnect_0_rsp_mux_002   ; mvm_noc_top  ;
;    |sld_hub:auto_hub|                                                                                                                   ; 73.5 (0.5)           ; 85.5 (0.5)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (1)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                     ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 73.0 (0.0)           ; 85.0 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                 ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 73.0 (0.0)           ; 85.0 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                 ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 73.0 (1.5)           ; 85.0 (2.8)                       ; 12.0 (1.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (1)             ; 94 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 71.5 (0.0)           ; 82.2 (0.0)                       ; 10.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 120 (0)             ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric           ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 71.5 (49.1)          ; 82.2 (57.5)                      ; 10.7 (8.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 120 (83)            ; 88 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 11.5 (11.5)          ; 11.5 (11.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                  ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.6 (10.6)          ; 13.2 (13.2)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |mvm_noc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                              ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                         ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name         ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; leds_leds[9] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_leds[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_leds[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_leds[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_leds[3] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_leds[4] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_leds[5] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_leds[6] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_leds[7] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_leds[8] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk_clk      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk_clk             ;                   ;         ;
+---------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location             ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3        ; 409     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3        ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                         ; FF_X19_Y8_N41        ; 130     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                          ; FF_X19_Y8_N2         ; 1527    ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                          ; FF_X19_Y8_N2         ; 16470   ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                    ; PIN_AF14             ; 24971   ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                         ; LABCELL_X42_Y39_N48  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_f2b:wr_ptr|_~0                                                             ; LABCELL_X48_Y41_N51  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|pulse_ram_output~2                                                              ; LABCELL_X42_Y39_N54  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|rd_ptr_lsb~1                                                                    ; MLABCELL_X34_Y41_N54 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|usedw_will_be_2~2                                                               ; LABCELL_X35_Y40_N0   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                         ; MLABCELL_X59_Y24_N6  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_f2b:wr_ptr|_~0                                                             ; MLABCELL_X59_Y24_N51 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|pulse_ram_output~2                                                              ; MLABCELL_X59_Y24_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|rd_ptr_lsb~1                                                                    ; LABCELL_X60_Y24_N21  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|usedw_will_be_2~2                                                               ; MLABCELL_X59_Y24_N27 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                         ; LABCELL_X33_Y30_N45  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_f2b:wr_ptr|_~0                                                             ; MLABCELL_X34_Y28_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|cntr_r27:usedw_counter|_~0                                                      ; LABCELL_X33_Y30_N21  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|pulse_ram_output~0                                                              ; LABCELL_X33_Y30_N15  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|rd_ptr_lsb~1                                                                    ; MLABCELL_X34_Y28_N57 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|buffer_gen.buffer_rdreq~0                                                                                                                                                        ; LABCELL_X73_Y31_N48  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|comb~0                                                                                                                                                                           ; LABCELL_X77_Y30_N36  ; 14      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                   ; LABCELL_X77_Y32_N18  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_f2b:wr_ptr|_~0                                                       ; LABCELL_X77_Y34_N24  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_r27:usedw_counter|_~0                                                ; LABCELL_X77_Y34_N21  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|rd_ptr_lsb~1                                                              ; LABCELL_X77_Y32_N0   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|send_out                                                                                                                                                                         ; FF_X73_Y31_N28       ; 15      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|buffer_gen.buffer_rdreq~0                                                                                                                                                        ; LABCELL_X43_Y37_N27  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|comb~0                                                                                                                                                                           ; MLABCELL_X39_Y35_N18 ; 14      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                   ; LABCELL_X42_Y38_N24  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_f2b:wr_ptr|_~0                                                       ; MLABCELL_X39_Y35_N54 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|rd_ptr_lsb~1                                                              ; LABCELL_X40_Y38_N12  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|usedw_will_be_1~2                                                         ; MLABCELL_X39_Y35_N21 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|send_out                                                                                                                                                                         ; FF_X43_Y37_N49       ; 15      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|buffer_gen.buffer_rdreq~0                                                                                                                                                        ; MLABCELL_X65_Y26_N57 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|comb~0                                                                                                                                                                           ; LABCELL_X36_Y24_N6   ; 14      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                   ; MLABCELL_X65_Y25_N54 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_f2b:wr_ptr|_~0                                                       ; LABCELL_X48_Y25_N48  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|rd_ptr_lsb~1                                                              ; LABCELL_X62_Y26_N48  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|usedw_will_be_1~2                                                         ; LABCELL_X64_Y26_N54  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|send_out                                                                                                                                                                         ; FF_X65_Y26_N22       ; 15      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|buffer_gen.buffer_rdreq~0                                                                                                                                                        ; MLABCELL_X39_Y31_N27 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                   ; LABCELL_X35_Y29_N54  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|rd_ptr_lsb~1                                                              ; MLABCELL_X39_Y31_N45 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|send_out                                                                                                                                                                         ; FF_X39_Y31_N52       ; 15      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[0].for_cols[0].east_link_inst|pipeline_gen.send[0]                                                                                                                                                                                      ; FF_X70_Y30_N40       ; 15      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[0].for_cols[0].south_link_inst|pipeline_gen.send[0]                                                                                                                                                                                     ; FF_X73_Y30_N22       ; 15      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[0].for_cols[1].south_link_inst|pipeline_gen.send[0]                                                                                                                                                                                     ; FF_X42_Y34_N55       ; 12      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[0].for_cols[1].west_link_inst|pipeline_gen.send[0]                                                                                                                                                                                      ; FF_X45_Y36_N31       ; 15      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[1].for_cols[0].east_link_inst|pipeline_gen.send[0]                                                                                                                                                                                      ; FF_X61_Y28_N31       ; 15      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[1].for_cols[0].north_link_inst|pipeline_gen.send[0]                                                                                                                                                                                     ; FF_X67_Y28_N43       ; 11      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[1].for_cols[1].north_link_inst|pipeline_gen.send[0]                                                                                                                                                                                     ; FF_X40_Y30_N5        ; 15      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|noc_pipeline_link:links_gen.for_rows[1].for_cols[1].west_link_inst|pipeline_gen.send[0]                                                                                                                                                                                      ; FF_X42_Y30_N28       ; 15      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|arbiter_matrix:arbiter_gen.for_outputs[2].arbiter_inst|grant[0]~0                                                                                                                                                      ; LABCELL_X68_Y30_N30  ; 168     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|comb~0                                                                                                                                                                                                                 ; LABCELL_X71_Y35_N51  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|comb~1                                                                                                                                                                                                                 ; LABCELL_X75_Y29_N57  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|comb~2                                                                                                                                                                                                                 ; MLABCELL_X72_Y26_N3  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|credit_counter_plus~0                                                                                                                                                                                                  ; LABCELL_X70_Y30_N30  ; 166     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|credit_counter_plus~2                                                                                                                                                                                                  ; LABCELL_X73_Y30_N42  ; 166     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|dest_buffer_rdreq[0]~1                                                                                                                                                                                                 ; LABCELL_X74_Y28_N42  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|dest_buffer_rdreq[1]~2                                                                                                                                                                                                 ; LABCELL_X71_Y26_N42  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|dest_buffer_rdreq[2]~0                                                                                                                                                                                                 ; LABCELL_X67_Y33_N12  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X74_Y28_N54  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X75_Y29_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X73_Y29_N18  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X71_Y26_N15  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; MLABCELL_X72_Y26_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X71_Y26_N54  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X70_Y33_N21  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X71_Y35_N30  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X67_Y33_N39  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; MLABCELL_X72_Y31_N21 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|rd_ptr_lsb~1                                                                            ; MLABCELL_X72_Y31_N0  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X68_Y31_N27  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X68_Y33_N36  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X73_Y29_N51  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|usedw_will_be_1~0                                                                       ; LABCELL_X74_Y28_N18  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|usedw_will_be_1~3                                                                       ; LABCELL_X73_Y29_N48  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|usedw_will_be_1~4                                                                       ; LABCELL_X73_Y29_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X68_Y26_N18  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|usedw_will_be_1~2                                                                       ; LABCELL_X70_Y26_N18  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|usedw_will_be_1~3                                                                       ; LABCELL_X70_Y26_N42  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|usedw_will_be_1~4                                                                       ; LABCELL_X68_Y26_N21  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X73_Y33_N54  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X73_Y33_N48  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|usedw_will_be_1~2                                                                       ; LABCELL_X67_Y33_N51  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|usedw_will_be_1~3                                                                       ; LABCELL_X67_Y33_N18  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|flit_buffer_rdreq[0]                                                                                                                                                                                                   ; MLABCELL_X72_Y31_N3  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|flit_buffer_rdreq[2]                                                                                                                                                                                                   ; LABCELL_X68_Y33_N24  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|enable_out                                                                                                                            ; LABCELL_X77_Y29_N45  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[1].route_compute_pipeline_inst|enable_out                                                                                                                            ; LABCELL_X68_Y26_N12  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[2].route_compute_pipeline_inst|enable_out~0                                                                                                                          ; LABCELL_X68_Y33_N3   ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|tail_buffer_rdreq[0]~1                                                                                                                                                                                                 ; LABCELL_X74_Y28_N9   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|tail_buffer_rdreq[1]~2                                                                                                                                                                                                 ; LABCELL_X68_Y26_N51  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|tail_buffer_rdreq[2]~0                                                                                                                                                                                                 ; LABCELL_X68_Y33_N30  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|always8~0                                                                                                                                                                                                              ; MLABCELL_X47_Y35_N6  ; 166     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|always8~1                                                                                                                                                                                                              ; LABCELL_X45_Y36_N48  ; 166     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|always8~2                                                                                                                                                                                                              ; LABCELL_X42_Y34_N36  ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|arbiter_matrix:arbiter_gen.for_outputs[2].arbiter_inst|grant[0]~0                                                                                                                                                      ; LABCELL_X46_Y34_N12  ; 168     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|comb~0                                                                                                                                                                                                                 ; LABCELL_X37_Y34_N15  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|comb~1                                                                                                                                                                                                                 ; LABCELL_X51_Y35_N15  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|comb~2                                                                                                                                                                                                                 ; LABCELL_X43_Y38_N27  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|dest_buffer_rdreq[0]~2                                                                                                                                                                                                 ; LABCELL_X43_Y38_N3   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|dest_buffer_rdreq[1]~0                                                                                                                                                                                                 ; LABCELL_X35_Y34_N36  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|dest_buffer_rdreq[2]~1                                                                                                                                                                                                 ; LABCELL_X51_Y35_N0   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X43_Y38_N0   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X43_Y38_N24  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X43_Y38_N21  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X35_Y34_N48  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X37_Y34_N51  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|rd_ptr_lsb~1                                                                            ; MLABCELL_X34_Y34_N48 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X51_Y35_N27  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X48_Y35_N24  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X51_Y35_N45  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X50_Y35_N18  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X42_Y38_N9   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X43_Y37_N57  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X43_Y34_N48  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X43_Y34_N0   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X67_Y34_N48  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X50_Y33_N15  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X45_Y41_N21  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter|_~0                                                              ; LABCELL_X43_Y41_N21  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X45_Y41_N54  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; MLABCELL_X34_Y34_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X45_Y32_N57  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter|_~0                                                              ; LABCELL_X36_Y34_N51  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|rd_ptr_lsb~1                                                                            ; MLABCELL_X34_Y34_N36 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X67_Y35_N42  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X68_Y35_N42  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter|_~0                                                              ; LABCELL_X67_Y35_N51  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X67_Y35_N0   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|flit_buffer_rdreq[0]                                                                                                                                                                                                   ; LABCELL_X43_Y37_N18  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|flit_buffer_rdreq[1]                                                                                                                                                                                                   ; LABCELL_X43_Y34_N24  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|flit_buffer_rdreq[2]                                                                                                                                                                                                   ; LABCELL_X50_Y35_N57  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|enable_out~1                                                                                                                          ; LABCELL_X46_Y34_N21  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[1].route_compute_pipeline_inst|enable_out                                                                                                                            ; MLABCELL_X34_Y34_N45 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[2].route_compute_pipeline_inst|enable_out~0                                                                                                                          ; MLABCELL_X47_Y35_N18 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|send_out[0]                                                                                                                                                                                                            ; MLABCELL_X39_Y36_N27 ; 21      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|tail_buffer_rdreq[0]~2                                                                                                                                                                                                 ; LABCELL_X43_Y37_N42  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|tail_buffer_rdreq[1]~0                                                                                                                                                                                                 ; LABCELL_X35_Y34_N15  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|tail_buffer_rdreq[2]~1                                                                                                                                                                                                 ; LABCELL_X50_Y35_N36  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|always8~0                                                                                                                                                                                                              ; LABCELL_X62_Y26_N39  ; 166     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|always8~1                                                                                                                                                                                                              ; LABCELL_X61_Y28_N54  ; 166     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|arbiter_matrix:arbiter_gen.for_outputs[2].arbiter_inst|grant[0]~0                                                                                                                                                      ; LABCELL_X62_Y27_N36  ; 168     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|comb~0                                                                                                                                                                                                                 ; LABCELL_X68_Y27_N15  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|comb~1                                                                                                                                                                                                                 ; LABCELL_X63_Y27_N48  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|comb~2                                                                                                                                                                                                                 ; MLABCELL_X65_Y25_N21 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|credit_counter_plus~0                                                                                                                                                                                                  ; LABCELL_X67_Y28_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|dest_buffer_rdreq[0]~2                                                                                                                                                                                                 ; LABCELL_X68_Y25_N42  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|dest_buffer_rdreq[1]~0                                                                                                                                                                                                 ; LABCELL_X67_Y27_N51  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|dest_buffer_rdreq[2]~1                                                                                                                                                                                                 ; LABCELL_X64_Y29_N42  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X70_Y25_N33  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; MLABCELL_X65_Y25_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X68_Y25_N57  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X67_Y27_N27  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X68_Y27_N12  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X66_Y27_N24  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X64_Y29_N0   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X57_Y26_N24  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X64_Y29_N54  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X62_Y27_N3   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|rd_ptr_lsb~1                                                                            ; MLABCELL_X65_Y26_N33 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X66_Y27_N57  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X66_Y27_N54  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; MLABCELL_X59_Y28_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|rd_ptr_lsb~1                                                                            ; MLABCELL_X59_Y28_N54 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X68_Y25_N0   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X68_Y25_N18  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter|_~0                                                              ; LABCELL_X67_Y25_N27  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X68_Y25_N48  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X70_Y27_N0   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X75_Y24_N15  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter|_~0                                                              ; LABCELL_X66_Y26_N57  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X70_Y27_N6   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; MLABCELL_X65_Y29_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X68_Y29_N24  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter|_~0                                                              ; MLABCELL_X65_Y29_N27 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|rd_ptr_lsb~1                                                                            ; MLABCELL_X65_Y29_N54 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|flit_buffer_rdreq[0]                                                                                                                                                                                                   ; MLABCELL_X65_Y26_N48 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|flit_buffer_rdreq[1]                                                                                                                                                                                                   ; LABCELL_X66_Y27_N39  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|flit_buffer_rdreq[2]                                                                                                                                                                                                   ; LABCELL_X63_Y27_N24  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|enable_out~1                                                                                                                          ; MLABCELL_X65_Y26_N51 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[1].route_compute_pipeline_inst|enable_out                                                                                                                            ; LABCELL_X67_Y27_N39  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[2].route_compute_pipeline_inst|enable_out~0                                                                                                                          ; LABCELL_X63_Y27_N33  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|send_out[0]                                                                                                                                                                                                            ; LABCELL_X62_Y26_N42  ; 21      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|tail_buffer_rdreq[0]~2                                                                                                                                                                                                 ; MLABCELL_X65_Y26_N18 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|tail_buffer_rdreq[1]~0                                                                                                                                                                                                 ; LABCELL_X68_Y27_N51  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|tail_buffer_rdreq[2]~1                                                                                                                                                                                                 ; LABCELL_X63_Y27_N54  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|arbiter_matrix:arbiter_gen.for_outputs[2].arbiter_inst|grant[0]~0                                                                                                                                                      ; LABCELL_X42_Y28_N42  ; 168     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|comb~0                                                                                                                                                                                                                 ; LABCELL_X46_Y27_N3   ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|comb~1                                                                                                                                                                                                                 ; MLABCELL_X39_Y27_N21 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|comb~2                                                                                                                                                                                                                 ; LABCELL_X46_Y27_N6   ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|credit_counter_plus~0                                                                                                                                                                                                  ; MLABCELL_X34_Y29_N9  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|credit_counter_plus~2                                                                                                                                                                                                  ; LABCELL_X40_Y30_N18  ; 166     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|credit_counter_plus~4                                                                                                                                                                                                  ; LABCELL_X42_Y30_N54  ; 166     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|dest_buffer_rdreq[0]~0                                                                                                                                                                                                 ; MLABCELL_X39_Y27_N42 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|dest_buffer_rdreq[1]~2                                                                                                                                                                                                 ; LABCELL_X67_Y26_N24  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|dest_buffer_rdreq[2]~1                                                                                                                                                                                                 ; LABCELL_X43_Y26_N39  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; MLABCELL_X39_Y27_N9  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X46_Y27_N0   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|rd_ptr_lsb~1                                                                            ; MLABCELL_X39_Y27_N0  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X67_Y26_N21  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X74_Y24_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X67_Y26_N0   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X43_Y26_N36  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; MLABCELL_X39_Y27_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X43_Y26_N45  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X43_Y27_N21  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X43_Y27_N54  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X37_Y32_N24  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X37_Y32_N54  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X45_Y28_N18  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X45_Y28_N12  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X37_Y27_N45  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X37_Y29_N54  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter|_~0                                                              ; LABCELL_X37_Y27_N51  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X43_Y27_N27  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X68_Y28_N51  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X46_Y26_N30  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter|_~0                                                              ; LABCELL_X68_Y28_N21  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|rd_ptr_lsb~1                                                                            ; MLABCELL_X47_Y28_N27 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_e2b:rd_ptr_msb|_~0                                                                 ; LABCELL_X75_Y27_N3   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_f2b:wr_ptr|_~0                                                                     ; LABCELL_X53_Y25_N42  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|cntr_r27:usedw_counter|_~0                                                              ; LABCELL_X75_Y25_N27  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|rd_ptr_lsb~1                                                                            ; LABCELL_X75_Y27_N57  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|flit_buffer_rdreq[0]                                                                                                                                                                                                   ; LABCELL_X43_Y27_N57  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|flit_buffer_rdreq[1]                                                                                                                                                                                                   ; LABCELL_X37_Y32_N36  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|flit_buffer_rdreq[2]                                                                                                                                                                                                   ; LABCELL_X45_Y28_N51  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[0].route_compute_pipeline_inst|enable_out                                                                                                                            ; LABCELL_X35_Y27_N12  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[1].route_compute_pipeline_inst|enable_out                                                                                                                            ; LABCELL_X43_Y28_N0   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|rc_pipeline:route_compute_pipeline_gen.for_inputs[2].route_compute_pipeline_inst|enable_out~0                                                                                                                          ; LABCELL_X45_Y28_N54  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|send_out[0]~0                                                                                                                                                                                                          ; MLABCELL_X34_Y30_N24 ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|tail_buffer_rdreq[0]~0                                                                                                                                                                                                 ; LABCELL_X43_Y27_N48  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|tail_buffer_rdreq[1]~2                                                                                                                                                                                                 ; LABCELL_X68_Y28_N15  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|tail_buffer_rdreq[2]~1                                                                                                                                                                                                 ; LABCELL_X45_Y28_N30  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|reset_synchronizer:noc_sync|output_registers_gen.reset_sync_reg[0]                                                                                                                                                                                                                    ; FF_X56_Y31_N38       ; 1017    ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|always2~3                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y41_N3  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|accum_mem_wen                                                                                                                                                                                         ; FF_X19_Y39_N37       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|reduce:reduce_inst|r_result[1]~0                                                                                                                                                                                      ; LABCELL_X31_Y33_N36  ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|accum:accum_inst|always0~0                                                                                                                                                                                            ; LABCELL_X19_Y39_N45  ; 129     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|accum:accum_inst|r_result[0]~0                                                                                                                                                                                        ; LABCELL_X19_Y39_N15  ; 129     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|mem~0                                                                                                                                                                                                                                              ; MLABCELL_X39_Y43_N12 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|tail_ptr[0]~0                                                                                                                                                                                                                                      ; MLABCELL_X39_Y43_N57 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:instruction_fifo|mem~6                                                                                                                                                                                                                                        ; MLABCELL_X34_Y41_N18 ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:instruction_fifo|tail_ptr[6]~0                                                                                                                                                                                                                                ; MLABCELL_X34_Y41_N36 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:output_data_fifo|mem~14                                                                                                                                                                                                                                       ; LABCELL_X33_Y35_N54  ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:output_data_fifo|remaining[1]~0                                                                                                                                                                                                                               ; LABCELL_X33_Y35_N48  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:output_data_fifo|tail_ptr[2]~0                                                                                                                                                                                                                                ; LABCELL_X35_Y35_N0   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|head_ptr[2]~0                                                                                                                                                                                                                                  ; LABCELL_X36_Y41_N27  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|mem~0                                                                                                                                                                                                                                          ; LABCELL_X37_Y41_N57  ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|tail_ptr[0]~0                                                                                                                                                                                                                                  ; LABCELL_X37_Y41_N54  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|input_fifo_idata[0]~0                                                                                                                                                                                                                                              ; LABCELL_X37_Y41_N45  ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|inst_fifo_pop~4                                                                                                                                                                                                                                                    ; LABCELL_X30_Y42_N51  ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|inst_init_idata[0]~1                                                                                                                                                                                                                                               ; MLABCELL_X34_Y41_N33 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|reduction_fifo_idata[0]~0                                                                                                                                                                                                                                          ; LABCELL_X37_Y41_N42  ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wdata[28]~0                                                                                                                                                                                                                                                     ; LABCELL_X37_Y41_N36  ; 135     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[0]                                                                                                                                                                                                                                                          ; FF_X33_Y53_N28       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[10]                                                                                                                                                                                                                                                         ; FF_X33_Y53_N2        ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[11]                                                                                                                                                                                                                                                         ; FF_X33_Y53_N20       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[12]                                                                                                                                                                                                                                                         ; FF_X33_Y53_N23       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[13]                                                                                                                                                                                                                                                         ; FF_X33_Y53_N59       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[14]~DUPLICATE                                                                                                                                                                                                                                               ; FF_X33_Y53_N7        ; 12      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[15]                                                                                                                                                                                                                                                         ; FF_X33_Y53_N50       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[1]                                                                                                                                                                                                                                                          ; FF_X33_Y53_N10       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[2]                                                                                                                                                                                                                                                          ; FF_X33_Y53_N17       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[3]                                                                                                                                                                                                                                                          ; FF_X33_Y53_N56       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[4]                                                                                                                                                                                                                                                          ; FF_X33_Y53_N41       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[5]                                                                                                                                                                                                                                                          ; FF_X33_Y53_N53       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[6]                                                                                                                                                                                                                                                          ; FF_X33_Y53_N31       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[6]~0                                                                                                                                                                                                                                                        ; LABCELL_X37_Y41_N12  ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[7]                                                                                                                                                                                                                                                          ; FF_X33_Y53_N14       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[8]                                                                                                                                                                                                                                                          ; FF_X37_Y42_N1        ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|rf_wen[9]                                                                                                                                                                                                                                                          ; FF_X33_Y53_N5        ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|always2~3                                                                                                                                                                                                                                                          ; LABCELL_X57_Y23_N36  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|accum_mem_wen~DUPLICATE                                                                                                                                                                               ; FF_X39_Y19_N40       ; 11      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|accum:accum_inst|always0~0                                                                                                                                                                                            ; LABCELL_X45_Y24_N27  ; 134     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|accum:accum_inst|r_result[0]~0                                                                                                                                                                                        ; MLABCELL_X39_Y19_N18 ; 134     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|reduce:reduce_inst|r_result[3]~0                                                                                                                                                                                       ; LABCELL_X35_Y24_N0   ; 129     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|mem~0                                                                                                                                                                                                                                              ; LABCELL_X55_Y21_N45  ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|tail_ptr[5]~1                                                                                                                                                                                                                                      ; LABCELL_X55_Y21_N42  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:instruction_fifo|mem~6                                                                                                                                                                                                                                        ; LABCELL_X57_Y23_N6   ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:instruction_fifo|tail_ptr[7]~0                                                                                                                                                                                                                                ; LABCELL_X57_Y23_N0   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:output_data_fifo|mem~14                                                                                                                                                                                                                                       ; LABCELL_X35_Y24_N21  ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:output_data_fifo|remaining[3]~0                                                                                                                                                                                                                               ; LABCELL_X36_Y24_N24  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:output_data_fifo|tail_ptr[1]~0                                                                                                                                                                                                                                ; LABCELL_X35_Y24_N27  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|head_ptr[2]~0                                                                                                                                                                                                                                  ; MLABCELL_X47_Y20_N21 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|mem~0                                                                                                                                                                                                                                          ; LABCELL_X45_Y21_N45  ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|tail_ptr[4]~1                                                                                                                                                                                                                                  ; LABCELL_X45_Y21_N51  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|input_fifo_idata[0]~0                                                                                                                                                                                                                                              ; LABCELL_X57_Y24_N24  ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|inst_fifo_pop~4                                                                                                                                                                                                                                                    ; MLABCELL_X52_Y21_N3  ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|inst_init_idata[0]~1                                                                                                                                                                                                                                               ; LABCELL_X57_Y23_N12  ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|reduction_fifo_idata[0]~0                                                                                                                                                                                                                                          ; LABCELL_X57_Y23_N54  ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wdata[28]~0                                                                                                                                                                                                                                                     ; LABCELL_X57_Y23_N48  ; 136     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[0]                                                                                                                                                                                                                                                          ; FF_X64_Y12_N14       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[10]                                                                                                                                                                                                                                                         ; FF_X63_Y9_N46        ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[11]                                                                                                                                                                                                                                                         ; FF_X64_Y12_N56       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[12]                                                                                                                                                                                                                                                         ; FF_X64_Y12_N41       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[12]~0                                                                                                                                                                                                                                                       ; LABCELL_X57_Y23_N18  ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[13]                                                                                                                                                                                                                                                         ; FF_X64_Y12_N17       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[14]                                                                                                                                                                                                                                                         ; FF_X64_Y12_N5        ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[15]                                                                                                                                                                                                                                                         ; FF_X64_Y12_N20       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[1]                                                                                                                                                                                                                                                          ; FF_X63_Y9_N13        ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[2]~DUPLICATE                                                                                                                                                                                                                                                ; FF_X63_Y9_N7         ; 12      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[3]                                                                                                                                                                                                                                                          ; FF_X64_Y12_N59       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[4]                                                                                                                                                                                                                                                          ; FF_X63_Y9_N31        ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[5]                                                                                                                                                                                                                                                          ; FF_X64_Y12_N1        ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[6]                                                                                                                                                                                                                                                          ; FF_X63_Y9_N26        ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[7]                                                                                                                                                                                                                                                          ; FF_X64_Y12_N38       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[8]                                                                                                                                                                                                                                                          ; FF_X64_Y12_N23       ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|rf_wen[9]                                                                                                                                                                                                                                                          ; FF_X63_Y9_N49        ; 13      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|mvm_noc_output[23]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y16_N48  ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mlp_controller:mlp_controller_0|readdata[31]~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y14_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                      ; LABCELL_X1_Y8_N12    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                                ; LABCELL_X2_Y5_N39    ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                                   ; LABCELL_X2_Y6_N15    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                                   ; LABCELL_X2_Y6_N12    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_DEBUG:debug|fifo_rd~1                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y12_N48 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_DEBUG:debug|fifo_rd~2                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y12_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_DEBUG:debug|fifo_wr                                                                                                                                                                                                                                                                                                                            ; FF_X17_Y12_N53       ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_DEBUG:debug|ien_AE~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y12_N57  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_r:the_mvm_noc_top_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                 ; LABCELL_X18_Y12_N42  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                 ; LABCELL_X16_Y12_N54  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_DEBUG:debug|r_val~0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y12_N6   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_DEBUG:debug|read_0                                                                                                                                                                                                                                                                                                                             ; FF_X21_Y12_N53       ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_DEBUG:debug|woverflow~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y12_N15  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_DEBUG:debug|wr_rfifo                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X15_Y12_N36 ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                      ; FF_X27_Y8_N47        ; 86      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|WideOr43                                                                                                                                                                                                                                                                           ; MLABCELL_X6_Y5_N48   ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[7]~0                                                                                                                                                                                                                                                              ; LABCELL_X7_Y5_N36    ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_wr                                                                                                                                                                                                                                                                             ; FF_X6_Y4_N53         ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_wr_nxt~0                                                                                                                                                                                                                                                                       ; MLABCELL_X6_Y4_N39   ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dmctrl.ndmreset~0                                                                                                                                                                                                                                                                  ; LABCELL_X7_Y6_N54    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs~4                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y6_N21    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|ndmreset_shifter[3]                                                                                                                                                                                                                                                                ; FF_X21_Y14_N28       ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_sup1:auto_generated|wr_en_reg[0]                                                                                                                                                                         ; FF_X7_Y7_N50         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|nxt_cmdbuf_instr[1]~0                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y8_N39   ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|rom_read~0                                                                                                                                                                                                                                                                         ; MLABCELL_X8_Y8_N45   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                        ; LABCELL_X7_Y3_N57    ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                                     ; FF_X2_Y4_N23         ; 35      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                          ; MLABCELL_X6_Y4_N12   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]~0                                                                                                                                                                                                                                                                    ; LABCELL_X4_Y3_N30    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|nxt_cmd_write~0                                                                                                                                                                                                                                                                     ; LABCELL_X4_Y3_N36    ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|nxt_shifted_dmi[0]~2                                                                                                                                                                                                                                                                ; LABCELL_X1_Y5_N39    ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]~1                                                                                                                                                                                                                                                                  ; MLABCELL_X3_Y6_N27   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst|virtual_state_sdr~0                                                                                                                                                                                                                               ; MLABCELL_X3_Y3_N42   ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[15]~0                                                                                                                                                                                                                                                                   ; LABCELL_X4_Y3_N0     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[34]~1                                                                                                                                                                                                                                                                   ; LABCELL_X4_Y3_N3     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_update                                                                                                                                                                                                                                                               ; FF_X11_Y26_N2        ; 105     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_i_expn                                                                                                                                                                                                                                                                    ; FF_X12_Y21_N2        ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_ready                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y19_N15  ; 118     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_use_imm                                                                                                                                                                                                                                                                   ; FF_X17_Y18_N53       ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_csr_set~0                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y24_N57  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]~2                                                                                                                                                                                                                                                               ; LABCELL_X18_Y19_N39  ; 37      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_unaligned_redir~3                                                                                                                                                                                                                                                         ; LABCELL_X12_Y19_N12  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_e_expn                                                                                                                                                                                                                                                                   ; FF_X13_Y19_N56       ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_instr_valid                                                                                                                                                                                                                                                              ; FF_X12_Y19_N23       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_multicycle_instr_pending~3                                                                                                                                                                                                                                               ; LABCELL_X12_Y22_N0   ; 372     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_nxt_pc[22]~0                                                                                                                                                                                                                                                             ; LABCELL_X13_Y24_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_nxt~2                                                                                                                                                                                                                                                           ; LABCELL_X12_Y19_N30  ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_shift_amt[3]                                                                                                                                                                                                                                                             ; FF_X28_Y16_N50       ; 69      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_shift_amt[4]                                                                                                                                                                                                                                                             ; FF_X28_Y16_N20       ; 71      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|always17~0                                                                                                                                                                                                                                                                  ; LABCELL_X12_Y22_N18  ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|always29~0                                                                                                                                                                                                                                                                  ; LABCELL_X10_Y19_N48  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|always31~0                                                                                                                                                                                                                                                                  ; LABCELL_X12_Y20_N0   ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.ebreakm~0                                                                                                                                                                                                                                           ; LABCELL_X16_Y28_N0   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr_nxt.cause[2]~2                                                                                                                                                                                                                                      ; LABCELL_X16_Y28_N6   ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[31]~0                                                                                                                                                                                                                                          ; LABCELL_X11_Y26_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[0]~0                                                                                                                                                                                                                                           ; LABCELL_X16_Y28_N3   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[9]~0                                                                                                                                                                                                                                         ; LABCELL_X16_Y28_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.dmode~0                                                                                                                                                                                                                                         ; LABCELL_X16_Y28_N36  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mepc.epc[2]~0                                                                                                                                                                                                                                            ; LABCELL_X16_Y28_N48  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[0]~0                                                                                                                                                                                                                                            ; LABCELL_X16_Y28_N21  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[31]~0                                                                                                                                                                                                                                           ; LABCELL_X16_Y28_N45  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtval[7]~0                                                                                                                                                                                                                                               ; LABCELL_X16_Y28_N15  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]~0                                                                                                                                                                                                                                         ; LABCELL_X16_Y28_N39  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[31]~1                                                                                                                                                                                                                                             ; LABCELL_X16_Y28_N18  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|Decoder2~2                                                                                                                                                                                                                               ; LABCELL_X18_Y19_N12  ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|always1~0                                                                                                                                                                                                                              ; LABCELL_X10_Y18_N3   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|axi_lookahead[2]~0                                                                                                                                                                                                                     ; LABCELL_X10_Y15_N45  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[2]~0                                                                                                                                                                                                                       ; LABCELL_X10_Y19_N54  ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_flush                                                                                                                                                                                                                            ; LABCELL_X10_Y26_N6   ; 25      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold                                                                                                                                                                                                                             ; FF_X9_Y13_N14        ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[1]~1                                                                                                                                                                                                                       ; LABCELL_X10_Y15_N27  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~160                                                                                                                                                                                           ; LABCELL_X10_Y18_N45  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~161                                                                                                                                                                                           ; LABCELL_X10_Y18_N48  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~162                                                                                                                                                                                           ; LABCELL_X10_Y18_N51  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~163                                                                                                                                                                                           ; LABCELL_X10_Y18_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|write_addr[2]~0                                                                                                                                                                                         ; LABCELL_X10_Y18_N42  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|prev_branch_taken                                                                                                                                                                                                                      ; FF_X10_Y26_N29       ; 44      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]~0                                                                                                                                                                                                                   ; LABCELL_X10_Y19_N42  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[19]~1                                                                                                                                                                                                                                        ; LABCELL_X18_Y14_N21  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[27]~2                                                                                                                                                                                                                                        ; LABCELL_X19_Y15_N6   ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|st_data_match~1                                                                                                                                                                                                                                        ; LABCELL_X19_Y17_N42  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_shift_module:shift_inst|ShiftRight1~0                                                                                                                                                                                                                               ; MLABCELL_X28_Y16_N42 ; 24      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_shift_module:shift_inst|sh_left_q1[19]~0                                                                                                                                                                                                                            ; MLABCELL_X28_Y16_N36 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|wr_gpr_en                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y18_N57 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtimecmp[31]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y10_N57  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|mtimecmp[63]~1                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y10_N54  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|nxt_mtime[31]~1                                                                                                                                                                                                                                                                                      ; LABCELL_X23_Y10_N39  ; 41      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_NIOSV:niosv|niosv_timer_msip:timer_module|nxt_mtime[63]~2                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y10_N0   ; 41      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_SRAM:sram|altsyncram:the_altsyncram|altsyncram_rom1:auto_generated|decode_8la:decode3|w_anode1075w[2]                                                                                                                                                                                                                                          ; LABCELL_X11_Y13_N42  ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_SRAM:sram|altsyncram:the_altsyncram|altsyncram_rom1:auto_generated|decode_8la:decode3|w_anode1088w[2]                                                                                                                                                                                                                                          ; LABCELL_X11_Y13_N12  ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_SRAM:sram|altsyncram:the_altsyncram|altsyncram_rom1:auto_generated|decode_8la:decode3|w_anode1096w[2]                                                                                                                                                                                                                                          ; LABCELL_X11_Y13_N15  ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_SRAM:sram|altsyncram:the_altsyncram|altsyncram_rom1:auto_generated|decode_8la:decode3|w_anode1104w[2]                                                                                                                                                                                                                                          ; LABCELL_X11_Y13_N18  ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                   ; LABCELL_X19_Y12_N30  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X19_Y12_N3   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mlp_controller_0_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                           ; LABCELL_X22_Y12_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mlp_controller_0_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                             ; LABCELL_X22_Y12_N57  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_dm_agent_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                            ; MLABCELL_X8_Y10_N51  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_dm_agent_agent_rdata_fifo|always1~0                                                                                                                                                                                                                                            ; MLABCELL_X8_Y10_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_dm_agent_agent_rdata_fifo|mem_used[0]~1                                                                                                                                                                                                                                        ; MLABCELL_X8_Y10_N21  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_dm_agent_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                          ; FF_X8_Y10_N17        ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_dm_agent_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                              ; LABCELL_X11_Y12_N33  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_dm_agent_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                              ; LABCELL_X11_Y12_N9   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_dm_agent_agent_rsp_fifo|mem_used[0]~1                                                                                                                                                                                                                                          ; LABCELL_X11_Y12_N45  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_timer_sw_agent_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                      ; MLABCELL_X21_Y9_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_timer_sw_agent_agent_rdata_fifo|always1~0                                                                                                                                                                                                                                      ; MLABCELL_X21_Y9_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_timer_sw_agent_agent_rdata_fifo|mem_used[0]~1                                                                                                                                                                                                                                  ; MLABCELL_X21_Y9_N24  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_timer_sw_agent_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                    ; FF_X21_Y9_N53        ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_timer_sw_agent_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; MLABCELL_X21_Y9_N39  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_timer_sw_agent_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                        ; LABCELL_X22_Y10_N12  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_timer_sw_agent_agent_rsp_fifo|mem_used[0]~1                                                                                                                                                                                                                                    ; LABCELL_X22_Y10_N36  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                   ; LABCELL_X10_Y13_N21  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                     ; LABCELL_X10_Y13_N42  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|m0_write~0                                                                                                                                                                                                                                                         ; LABCELL_X11_Y13_N48  ; 128     ; Read enable                ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_instruction_manager_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                             ; LABCELL_X9_Y13_N27   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_instruction_manager_rd_limiter|save_dest_id~0                                                                                                                                                                                                                          ; LABCELL_X9_Y13_N51   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; LABCELL_X23_Y14_N21  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X23_Y14_N42  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; LABCELL_X23_Y12_N12  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[40]~2                                                                                                                                                                                                                                           ; LABCELL_X22_Y10_N21  ; 37      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X23_Y12_N27  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                           ; MLABCELL_X21_Y12_N39 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                               ; MLABCELL_X21_Y12_N42 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]~1                                                                                                                                                                                                   ; LABCELL_X13_Y12_N42  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                       ; LABCELL_X13_Y12_N33  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[2]~1                                                                                                                                                                                                   ; MLABCELL_X21_Y14_N42 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                       ; MLABCELL_X21_Y14_N45 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mvm_noc_top_mm_interconnect_0:mm_interconnect_0|mvm_noc_top_mm_interconnect_0_rsp_mux:rsp_mux_001|WideOr1                                                                                                                                                                                                                                                  ; LABCELL_X16_Y11_N12  ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X1_Y3_N44         ; 66      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3                      ; LABCELL_X1_Y1_N39    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X2_Y3_N54    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X1_Y3_N0     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4                           ; LABCELL_X4_Y4_N0     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                             ; LABCELL_X4_Y4_N51    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1              ; LABCELL_X2_Y3_N27    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; MLABCELL_X3_Y4_N54   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                    ; LABCELL_X1_Y4_N18    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~2      ; MLABCELL_X3_Y1_N30   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; LABCELL_X2_Y3_N24    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X1_Y3_N17         ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X1_Y2_N11         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X1_Y2_N26         ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X1_Y2_N14         ; 82      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X1_Y3_N48    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X3_Y1_N26         ; 58      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X1_Y3_N57    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                      ;
+---------------------------------------------------+--------------+---------+----------------------+------------------+---------------------------+
; Name                                              ; Location     ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------+--------------+---------+----------------------+------------------+---------------------------+
; altera_reset_controller:rst_controller|r_sync_rst ; FF_X19_Y8_N2 ; 1527    ; Global Clock         ; GCLK1            ; --                        ;
; clk_clk                                           ; PIN_AF14     ; 24971   ; Global Clock         ; GCLK5            ; --                        ;
+---------------------------------------------------+--------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                    ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_reset_controller:rst_controller|r_sync_rst                                                                                       ; 16469   ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|reset_synchronizer:noc_sync|output_registers_gen.reset_sync_reg[0] ; 1017    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                        ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|altsyncram_elp1:FIFOram|ALTSYNCRAM       ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 218          ; 16           ; 218          ; yes                    ; no                      ; yes                    ; yes                     ; 3488    ; 16                          ; 165                         ; 16                          ; 165                         ; 2640                ; 5           ; 0     ; None                                       ; M10K_X41_Y39_N0, M10K_X41_Y40_N0, M10K_X49_Y40_N0, M10K_X49_Y39_N0, M10K_X49_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[0].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|altsyncram_elp1:FIFOram|ALTSYNCRAM       ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 218          ; 16           ; 218          ; yes                    ; no                      ; yes                    ; yes                     ; 3488    ; 16                          ; 165                         ; 16                          ; 165                         ; 2640                ; 5           ; 0     ; None                                       ; M10K_X58_Y25_N0, M10K_X58_Y24_N0, M10K_X58_Y22_N0, M10K_X58_Y23_N0, M10K_X69_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[1].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|altsyncram_elp1:FIFOram|ALTSYNCRAM       ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 218          ; 16           ; 218          ; yes                    ; no                      ; yes                    ; yes                     ; 3488    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0     ; None                                       ; M10K_X38_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|altsyncram_elp1:FIFOram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 218          ; 16           ; 218          ; yes                    ; no                      ; yes                    ; yes                     ; 3488    ; 16                          ; 165                         ; 16                          ; 165                         ; 2640                ; 5           ; 0     ; None                                       ; M10K_X76_Y30_N0, M10K_X76_Y28_N0, M10K_X76_Y33_N0, M10K_X76_Y36_N0, M10K_X76_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[0].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|altsyncram_elp1:FIFOram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 218          ; 16           ; 218          ; yes                    ; no                      ; yes                    ; yes                     ; 3488    ; 16                          ; 165                         ; 16                          ; 165                         ; 2640                ; 5           ; 0     ; None                                       ; M10K_X41_Y38_N0, M10K_X38_Y36_N0, M10K_X38_Y37_N0, M10K_X38_Y35_N0, M10K_X38_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[0].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|altsyncram_elp1:FIFOram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 218          ; 16           ; 218          ; yes                    ; no                      ; yes                    ; yes                     ; 3488    ; 16                          ; 165                         ; 16                          ; 165                         ; 2640                ; 5           ; 0     ; None                                       ; M10K_X41_Y25_N0, M10K_X41_Y24_N0, M10K_X41_Y22_N0, M10K_X41_Y23_N0, M10K_X49_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|altsyncram_elp1:FIFOram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 218          ; 16           ; 218          ; yes                    ; no                      ; yes                    ; yes                     ; 3488    ; 16                          ; 165                         ; 16                          ; 165                         ; 2640                ; 5           ; 0     ; None                                       ; M10K_X38_Y29_N0, M10K_X38_Y30_N0, M10K_X41_Y32_N0, M10K_X38_Y31_N0, M10K_X26_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Grounded Input Enables                 ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 14           ; 16           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 224     ; 16                          ; 12                          ; 16                          ; 12                          ; 192                 ; 1           ; 0     ; None                                       ; M10K_X76_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 14           ; 16           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 224     ; 16                          ; 2                           ; 16                          ; 2                           ; 32                  ; 1           ; 0     ; None                                       ; M10K_X76_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 14           ; 16           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 224     ; 16                          ; 12                          ; 16                          ; 12                          ; 192                 ; 1           ; 0     ; None                                       ; M10K_X69_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 203          ; 16           ; 203          ; yes                    ; no                      ; yes                    ; yes                     ; 3248    ; 16                          ; 152                         ; 16                          ; 152                         ; 2432                ; 4           ; 0     ; None                                       ; M10K_X69_Y30_N0, M10K_X76_Y31_N0, M10K_X76_Y32_N0, M10K_X76_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 203          ; 16           ; 203          ; yes                    ; no                      ; yes                    ; yes                     ; 3248    ; 16                          ; 152                         ; 16                          ; 152                         ; 2432                ; 4           ; 0     ; None                                       ; M10K_X58_Y34_N0, M10K_X69_Y32_N0, M10K_X58_Y32_N0, M10K_X69_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16      ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 1           ; 0     ; None                                       ; M10K_X76_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16      ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 1           ; 0     ; None                                       ; M10K_X69_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16      ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 1           ; 0     ; None                                       ; M10K_X76_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 14           ; 16           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 224     ; 16                          ; 12                          ; 16                          ; 12                          ; 192                 ; 1           ; 0     ; None                                       ; M10K_X49_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 14           ; 16           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 224     ; 16                          ; 12                          ; 16                          ; 12                          ; 192                 ; 1           ; 0     ; None                                       ; M10K_X38_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 14           ; 16           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 224     ; 16                          ; 12                          ; 16                          ; 12                          ; 192                 ; 1           ; 0     ; None                                       ; M10K_X49_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 203          ; 16           ; 203          ; yes                    ; no                      ; yes                    ; yes                     ; 3248    ; 16                          ; 152                         ; 16                          ; 152                         ; 2432                ; 4           ; 0     ; None                                       ; M10K_X41_Y36_N0, M10K_X49_Y36_N0, M10K_X41_Y37_N0, M10K_X41_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 203          ; 16           ; 203          ; yes                    ; no                      ; yes                    ; yes                     ; 3248    ; 16                          ; 152                         ; 16                          ; 152                         ; 2432                ; 4           ; 0     ; None                                       ; M10K_X41_Y33_N0, M10K_X49_Y32_N0, M10K_X49_Y33_N0, M10K_X49_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 203          ; 16           ; 203          ; yes                    ; no                      ; yes                    ; yes                     ; 3248    ; 16                          ; 152                         ; 16                          ; 152                         ; 2432                ; 4           ; 0     ; None                                       ; M10K_X58_Y33_N0, M10K_X58_Y36_N0, M10K_X58_Y35_N0, M10K_X69_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16      ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 1           ; 0     ; None                                       ; M10K_X41_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16      ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 1           ; 0     ; None                                       ; M10K_X41_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[0].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16      ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 1           ; 0     ; None                                       ; M10K_X69_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 14           ; 16           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 224     ; 16                          ; 12                          ; 16                          ; 12                          ; 192                 ; 1           ; 0     ; None                                       ; M10K_X69_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 14           ; 16           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 224     ; 16                          ; 12                          ; 16                          ; 12                          ; 192                 ; 1           ; 0     ; None                                       ; M10K_X69_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 14           ; 16           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 224     ; 16                          ; 12                          ; 16                          ; 12                          ; 192                 ; 1           ; 0     ; None                                       ; M10K_X58_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 203          ; 16           ; 203          ; yes                    ; no                      ; yes                    ; yes                     ; 3248    ; 16                          ; 152                         ; 16                          ; 152                         ; 2432                ; 4           ; 0     ; None                                       ; M10K_X49_Y25_N0, M10K_X49_Y24_N0, M10K_X49_Y26_N0, M10K_X49_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 203          ; 16           ; 203          ; yes                    ; no                      ; yes                    ; yes                     ; 3248    ; 16                          ; 152                         ; 16                          ; 152                         ; 2432                ; 4           ; 0     ; None                                       ; M10K_X58_Y27_N0, M10K_X69_Y28_N0, M10K_X58_Y30_N0, M10K_X69_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 203          ; 16           ; 203          ; yes                    ; no                      ; yes                    ; yes                     ; 3248    ; 16                          ; 152                         ; 16                          ; 152                         ; 2432                ; 4           ; 0     ; None                                       ; M10K_X49_Y27_N0, M10K_X49_Y29_N0, M10K_X58_Y28_N0, M10K_X58_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16      ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 1           ; 0     ; None                                       ; M10K_X69_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16      ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 1           ; 0     ; None                                       ; M10K_X76_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[0].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16      ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 1           ; 0     ; None                                       ; M10K_X69_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[0].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 14           ; 16           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 224     ; 16                          ; 12                          ; 16                          ; 12                          ; 192                 ; 1           ; 0     ; None                                       ; M10K_X41_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[1].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 14           ; 16           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 224     ; 16                          ; 2                           ; 16                          ; 2                           ; 32                  ; 1           ; 0     ; None                                       ; M10K_X69_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:dest_buffer_gen.for_inputs[2].dest_buffer|scfifo:scfifo_component|scfifo_dfh1:auto_generated|a_dpfifo_fbe1:dpfifo|altsyncram_2ip1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 14           ; 16           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 224     ; 16                          ; 12                          ; 16                          ; 12                          ; 192                 ; 1           ; 0     ; None                                       ; M10K_X41_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[0].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 203          ; 16           ; 203          ; yes                    ; no                      ; yes                    ; yes                     ; 3248    ; 16                          ; 152                         ; 16                          ; 152                         ; 2432                ; 4           ; 0     ; None                                       ; M10K_X41_Y29_N0, M10K_X41_Y30_N0, M10K_X49_Y30_N0, M10K_X41_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[1].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 203          ; 16           ; 203          ; yes                    ; no                      ; yes                    ; yes                     ; 3248    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0     ; None                                       ; M10K_X38_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:flit_buffer_gen.for_inputs[2].flit_buffer|scfifo:scfifo_component|scfifo_tgh1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_2lp1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 203          ; 16           ; 203          ; yes                    ; no                      ; yes                    ; yes                     ; 3248    ; 16                          ; 152                         ; 16                          ; 152                         ; 2432                ; 4           ; 0     ; None                                       ; M10K_X41_Y28_N0, M10K_X49_Y28_N0, M10K_X58_Y29_N0, M10K_X49_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[0].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16      ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 1           ; 0     ; None                                       ; M10K_X38_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[1].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16      ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 1           ; 0     ; None                                       ; M10K_X69_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|mesh:noc|router:router_gen.for_rows[1].for_cols[1].router_inst|fifo_agilex7:tail_buffer_gen.for_inputs[2].tail_buffer|scfifo:scfifo_component|scfifo_pdh1:auto_generated|a_dpfifo_r9e1:dpfifo|altsyncram_qep1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16      ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 1           ; 0     ; None                                       ; M10K_X76_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; None                                       ; M10K_X26_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[10].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 3           ; 0     ; None                                       ; M10K_X14_Y40_N0, M10K_X14_Y39_N0, M10K_X26_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[11].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 3           ; 0     ; None                                       ; M10K_X26_Y41_N0, M10K_X14_Y40_N0, M10K_X14_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[12].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 3           ; 0     ; None                                       ; M10K_X14_Y40_N0, M10K_X14_Y39_N0, M10K_X26_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[13].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 3           ; 0     ; None                                       ; M10K_X26_Y41_N0, M10K_X14_Y40_N0, M10K_X14_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[14].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 4           ; 0     ; None                                       ; M10K_X26_Y41_N0, M10K_X14_Y40_N0, M10K_X14_Y39_N0, M10K_X26_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[15].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 3           ; 0     ; None                                       ; M10K_X26_Y41_N0, M10K_X14_Y40_N0, M10K_X14_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[1].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; None                                       ; M10K_X26_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[2].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; None                                       ; M10K_X26_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[3].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; None                                       ; M10K_X26_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[4].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 3           ; 0     ; None                                       ; M10K_X14_Y40_N0, M10K_X14_Y39_N0, M10K_X26_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[5].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 4           ; 0     ; None                                       ; M10K_X26_Y41_N0, M10K_X14_Y40_N0, M10K_X14_Y39_N0, M10K_X26_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[6].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 4           ; 0     ; None                                       ; M10K_X26_Y41_N0, M10K_X14_Y40_N0, M10K_X14_Y39_N0, M10K_X26_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[7].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 3           ; 0     ; None                                       ; M10K_X26_Y41_N0, M10K_X14_Y40_N0, M10K_X14_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[8].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 3           ; 0     ; None                                       ; M10K_X14_Y40_N0, M10K_X14_Y39_N0, M10K_X26_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|datapath:generate_datapath[9].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 4           ; 0     ; None                                       ; M10K_X26_Y41_N0, M10K_X14_Y40_N0, M10K_X14_Y39_N0, M10K_X26_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ALTSYNCRAM                                                                                                                                              ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 128          ; 64           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 8192    ; 64                          ; 128                         ; 64                          ; 128                         ; 8192                ; 4           ; 0     ; None                                       ; M10K_X41_Y46_N0, M10K_X38_Y46_N0, M10K_X38_Y47_N0, M10K_X41_Y47_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:instruction_fifo|altsyncram:mem_rtl_0|altsyncram_kmi1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 26                          ; 512                         ; 26                          ; 13312               ; 2           ; 0     ; None                                       ; M10K_X26_Y42_N0, M10K_X26_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:output_data_fifo|altsyncram:mem_rtl_0|altsyncram_2ni1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 139          ; 64           ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 8896    ; 64                          ; 139                         ; 64                          ; 139                         ; 8896                ; 4           ; 0     ; None                                       ; M10K_X38_Y39_N0, M10K_X26_Y36_N0, M10K_X26_Y37_N0, M10K_X26_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ALTSYNCRAM                                                                                                                                          ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 128          ; 64           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 8192    ; 64                          ; 128                         ; 64                          ; 128                         ; 8192                ; 4           ; 0     ; None                                       ; M10K_X38_Y42_N0, M10K_X38_Y40_N0, M10K_X38_Y41_N0, M10K_X41_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[0].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X26_Y57_N0, M10K_X26_Y59_N0, M10K_X26_Y55_N0, M10K_X26_Y63_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[10].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                        ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X38_Y57_N0, M10K_X38_Y48_N0, M10K_X38_Y49_N0, M10K_X38_Y59_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[11].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                        ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X26_Y54_N0, M10K_X26_Y48_N0, M10K_X26_Y52_N0, M10K_X26_Y47_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[12].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                        ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X41_Y53_N0, M10K_X41_Y49_N0, M10K_X41_Y50_N0, M10K_X41_Y48_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[13].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                        ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X14_Y57_N0, M10K_X14_Y58_N0, M10K_X14_Y55_N0, M10K_X26_Y60_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[14].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                        ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X41_Y57_N0, M10K_X41_Y59_N0, M10K_X41_Y55_N0, M10K_X41_Y62_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[15].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                        ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X26_Y58_N0, M10K_X26_Y61_N0, M10K_X26_Y56_N0, M10K_X26_Y62_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[1].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X38_Y54_N0, M10K_X38_Y53_N0, M10K_X38_Y55_N0, M10K_X38_Y52_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[2].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X14_Y48_N0, M10K_X14_Y50_N0, M10K_X14_Y49_N0, M10K_X26_Y51_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[3].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X26_Y49_N0, M10K_X26_Y50_N0, M10K_X26_Y46_N0, M10K_X26_Y45_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[4].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X14_Y52_N0, M10K_X14_Y59_N0, M10K_X14_Y51_N0, M10K_X14_Y60_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[5].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X14_Y46_N0, M10K_X14_Y53_N0, M10K_X14_Y47_N0, M10K_X26_Y53_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[6].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X38_Y58_N0, M10K_X38_Y60_N0, M10K_X38_Y56_N0, M10K_X38_Y61_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[7].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X14_Y56_N0, M10K_X14_Y61_N0, M10K_X14_Y54_N0, M10K_X14_Y62_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[8].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X41_Y54_N0, M10K_X41_Y60_N0, M10K_X41_Y56_N0, M10K_X38_Y51_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[0].NUM_COLUMNS[1].mvm_inst|memory_block:generate_datapath[9].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X41_Y52_N0, M10K_X41_Y61_N0, M10K_X41_Y51_N0, M10K_X38_Y62_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[0].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; None                                       ; M10K_X41_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[10].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 3           ; 0     ; None                                       ; M10K_X38_Y18_N0, M10K_X41_Y18_N0, M10K_X41_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[11].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 4           ; 0     ; None                                       ; M10K_X41_Y17_N0, M10K_X38_Y18_N0, M10K_X41_Y18_N0, M10K_X41_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[12].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 4           ; 0     ; None                                       ; M10K_X41_Y17_N0, M10K_X38_Y18_N0, M10K_X41_Y18_N0, M10K_X41_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[13].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 3           ; 0     ; None                                       ; M10K_X41_Y17_N0, M10K_X38_Y18_N0, M10K_X41_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[14].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 3           ; 0     ; None                                       ; M10K_X38_Y18_N0, M10K_X41_Y18_N0, M10K_X41_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[15].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 3           ; 0     ; None                                       ; M10K_X41_Y17_N0, M10K_X38_Y18_N0, M10K_X41_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[1].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; None                                       ; M10K_X41_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[2].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; None                                       ; M10K_X41_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[3].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; None                                       ; M10K_X41_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[4].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 3           ; 0     ; None                                       ; M10K_X38_Y18_N0, M10K_X41_Y18_N0, M10K_X41_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[5].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 3           ; 0     ; None                                       ; M10K_X41_Y17_N0, M10K_X38_Y18_N0, M10K_X41_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[6].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 3           ; 0     ; None                                       ; M10K_X38_Y18_N0, M10K_X41_Y18_N0, M10K_X41_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[7].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 4           ; 0     ; None                                       ; M10K_X41_Y17_N0, M10K_X38_Y18_N0, M10K_X41_Y18_N0, M10K_X41_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[8].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 4           ; 0     ; None                                       ; M10K_X41_Y17_N0, M10K_X38_Y18_N0, M10K_X41_Y18_N0, M10K_X41_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|datapath:generate_datapath[9].datapath_inst|accum:accum_inst|memory_block:accum_mem|altera_syncram:u_mem|altera_syncram_bq41:auto_generated|altsyncram_pm74:altsyncram1|ALTSYNCRAM                                          ; AUTO       ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048    ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 3           ; 0     ; None                                       ; M10K_X41_Y17_N0, M10K_X38_Y18_N0, M10K_X41_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:input_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ALTSYNCRAM                                                                                                                                              ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 128          ; 64           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 8192    ; 64                          ; 128                         ; 64                          ; 128                         ; 8192                ; 4           ; 0     ; None                                       ; M10K_X58_Y20_N0, M10K_X58_Y18_N0, M10K_X58_Y19_N0, M10K_X49_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:instruction_fifo|altsyncram:mem_rtl_0|altsyncram_kmi1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 26                          ; 512                         ; 26                          ; 13312               ; 2           ; 0     ; None                                       ; M10K_X49_Y22_N0, M10K_X58_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:output_data_fifo|altsyncram:mem_rtl_0|altsyncram_2ni1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 139          ; 64           ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 8896    ; 64                          ; 139                         ; 64                          ; 139                         ; 8896                ; 4           ; 0     ; None                                       ; M10K_X38_Y25_N0, M10K_X38_Y22_N0, M10K_X38_Y21_N0, M10K_X38_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|fifo:reduction_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ALTSYNCRAM                                                                                                                                          ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 128          ; 64           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 8192    ; 64                          ; 128                         ; 64                          ; 128                         ; 8192                ; 4           ; 0     ; None                                       ; M10K_X49_Y20_N0, M10K_X41_Y20_N0, M10K_X49_Y19_N0, M10K_X41_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[0].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X76_Y18_N0, M10K_X76_Y4_N0, M10K_X76_Y17_N0, M10K_X76_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[10].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                        ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X69_Y17_N0, M10K_X69_Y19_N0, M10K_X69_Y18_N0, M10K_X69_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[11].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                        ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X76_Y11_N0, M10K_X76_Y9_N0, M10K_X76_Y10_N0, M10K_X69_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[12].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                        ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X58_Y16_N0, M10K_X58_Y17_N0, M10K_X58_Y15_N0, M10K_X58_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[13].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                        ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X76_Y13_N0, M10K_X76_Y14_N0, M10K_X76_Y15_N0, M10K_X69_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[14].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                        ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X49_Y13_N0, M10K_X49_Y14_N0, M10K_X49_Y12_N0, M10K_X58_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[15].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                        ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X58_Y11_N0, M10K_X58_Y8_N0, M10K_X58_Y12_N0, M10K_X58_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[1].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X49_Y15_N0, M10K_X49_Y17_N0, M10K_X49_Y11_N0, M10K_X49_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[2].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X76_Y5_N0, M10K_X76_Y6_N0, M10K_X76_Y7_N0, M10K_X76_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[3].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X69_Y11_N0, M10K_X69_Y9_N0, M10K_X69_Y5_N0, M10K_X69_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[4].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X69_Y6_N0, M10K_X69_Y8_N0, M10K_X69_Y7_N0, M10K_X69_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[5].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X49_Y5_N0, M10K_X49_Y4_N0, M10K_X49_Y6_N0, M10K_X49_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[6].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X58_Y6_N0, M10K_X58_Y5_N0, M10K_X58_Y7_N0, M10K_X58_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[7].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X69_Y15_N0, M10K_X69_Y14_N0, M10K_X69_Y16_N0, M10K_X69_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[8].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X76_Y16_N0, M10K_X76_Y19_N0, M10K_X76_Y12_N0, M10K_X76_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mlp_controller:mlp_controller_0|mvm_noc:top|rtl_mvm:NUM_ROWS[1].NUM_COLUMNS[0].mvm_inst|memory_block:generate_datapath[9].rf|altera_syncram:u_mem|altera_syncram_4u91:auto_generated|altsyncram_iqc4:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO       ; Single Port      ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192    ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4           ; 0     ; /home/advent2/Simple_NoC/hw/rf_weights.mif ; M10K_X49_Y9_N0, M10K_X49_Y10_N0, M10K_X49_Y8_N0, M10K_X58_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_r:the_mvm_noc_top_DEBUG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                   ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                       ; M10K_X5_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; mvm_noc_top_DEBUG:debug|mvm_noc_top_DEBUG_scfifo_w:the_mvm_noc_top_DEBUG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                   ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                       ; M10K_X5_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_sup1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 10           ; 32           ; 10           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 320     ; 10                          ; 32                          ; 10                          ; 32                          ; 320                 ; 0           ; 2     ; None                                       ; LAB_X8_Y7_N0, LAB_X6_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                      ;                 ;                 ;          ;                        ;                                             ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_a|altsyncram:ram_no_ecc.data_ram|altsyncram_v8v1:auto_generated|ALTSYNCRAM                                                                                           ; M10K block ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                       ; M10K_X26_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; mvm_noc_top_NIOSV:niosv|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_b|altsyncram:ram_no_ecc.data_ram|altsyncram_v8v1:auto_generated|ALTSYNCRAM                                                                                           ; M10K block ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                       ; M10K_X26_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; mvm_noc_top_SRAM:sram|altsyncram:the_altsyncram|altsyncram_rom1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO       ; Single Port      ; Single Clock ; 32768        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1048576 ; 32768                       ; 32                          ; --                          ; --                          ; 1048576             ; 128         ; 0     ; mvm_noc_top_SRAM.hex                       ; M10K_X26_Y23_N0, M10K_X26_Y18_N0, M10K_X26_Y30_N0, M10K_X26_Y22_N0, M10K_X26_Y7_N0, M10K_X14_Y8_N0, M10K_X14_Y7_N0, M10K_X26_Y8_N0, M10K_X14_Y19_N0, M10K_X14_Y17_N0, M10K_X14_Y18_N0, M10K_X14_Y16_N0, M10K_X14_Y13_N0, M10K_X5_Y13_N0, M10K_X5_Y14_N0, M10K_X5_Y12_N0, M10K_X5_Y1_N0, M10K_X41_Y2_N0, M10K_X41_Y4_N0, M10K_X14_Y4_N0, M10K_X41_Y15_N0, M10K_X26_Y11_N0, M10K_X26_Y14_N0, M10K_X41_Y14_N0, M10K_X14_Y26_N0, M10K_X14_Y25_N0, M10K_X14_Y24_N0, M10K_X14_Y23_N0, M10K_X41_Y5_N0, M10K_X41_Y3_N0, M10K_X38_Y3_N0, M10K_X38_Y4_N0, M10K_X26_Y5_N0, M10K_X38_Y7_N0, M10K_X41_Y7_N0, M10K_X38_Y5_N0, M10K_X38_Y12_N0, M10K_X38_Y10_N0, M10K_X38_Y8_N0, M10K_X26_Y10_N0, M10K_X26_Y24_N0, M10K_X26_Y25_N0, M10K_X14_Y27_N0, M10K_X26_Y27_N0, M10K_X5_Y2_N0, M10K_X5_Y3_N0, M10K_X14_Y1_N0, M10K_X5_Y4_N0, M10K_X41_Y1_N0, M10K_X41_Y8_N0, M10K_X38_Y1_N0, M10K_X41_Y6_N0, M10K_X5_Y38_N0, M10K_X14_Y35_N0, M10K_X5_Y34_N0, M10K_X14_Y38_N0, M10K_X14_Y20_N0, M10K_X14_Y21_N0, M10K_X26_Y21_N0, M10K_X14_Y22_N0, M10K_X26_Y1_N0, M10K_X38_Y2_N0, M10K_X26_Y2_N0, M10K_X26_Y3_N0, M10K_X41_Y10_N0, M10K_X38_Y9_N0, M10K_X41_Y9_N0, M10K_X38_Y13_N0, M10K_X14_Y12_N0, M10K_X26_Y17_N0, M10K_X14_Y14_N0, M10K_X14_Y15_N0, M10K_X41_Y13_N0, M10K_X38_Y11_N0, M10K_X41_Y11_N0, M10K_X41_Y12_N0, M10K_X5_Y5_N0, M10K_X14_Y10_N0, M10K_X5_Y11_N0, M10K_X5_Y6_N0, M10K_X14_Y31_N0, M10K_X14_Y32_N0, M10K_X5_Y32_N0, M10K_X14_Y30_N0, M10K_X38_Y15_N0, M10K_X38_Y16_N0, M10K_X38_Y17_N0, M10K_X38_Y14_N0, M10K_X26_Y9_N0, M10K_X14_Y2_N0, M10K_X26_Y4_N0, M10K_X14_Y3_N0, M10K_X5_Y36_N0, M10K_X5_Y35_N0, M10K_X5_Y33_N0, M10K_X5_Y37_N0, M10K_X38_Y20_N0, M10K_X38_Y24_N0, M10K_X41_Y21_N0, M10K_X38_Y19_N0, M10K_X14_Y11_N0, M10K_X14_Y9_N0, M10K_X5_Y9_N0, M10K_X5_Y10_N0, M10K_X14_Y6_N0, M10K_X14_Y5_N0, M10K_X26_Y6_N0, M10K_X38_Y6_N0, M10K_X14_Y28_N0, M10K_X14_Y34_N0, M10K_X14_Y33_N0, M10K_X14_Y29_N0, M10K_X26_Y12_N0, M10K_X26_Y13_N0, M10K_X26_Y16_N0, M10K_X26_Y15_N0, M10K_X26_Y38_N0, M10K_X14_Y36_N0, M10K_X26_Y34_N0, M10K_X14_Y37_N0, M10K_X38_Y33_N0, M10K_X38_Y26_N0, M10K_X26_Y33_N0, M10K_X26_Y35_N0, M10K_X26_Y32_N0, M10K_X26_Y28_N0, M10K_X26_Y29_N0, M10K_X26_Y26_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 60,187 / 289,320 ( 21 % ) ;
; C12 interconnects                           ; 1,196 / 13,420 ( 9 % )    ;
; C2 interconnects                            ; 19,816 / 119,108 ( 17 % ) ;
; C4 interconnects                            ; 13,063 / 56,300 ( 23 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 9,422 / 289,320 ( 3 % )   ;
; Global clocks                               ; 2 / 16 ( 13 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 13,696 / 84,580 ( 16 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 1,272 / 12,676 ( 10 % )   ;
; R14/C12 interconnect drivers                ; 2,122 / 20,720 ( 10 % )   ;
; R3 interconnects                            ; 24,347 / 130,992 ( 19 % ) ;
; R6 interconnects                            ; 40,238 / 266,960 ( 15 % ) ;
; Spine clocks                                ; 25 / 360 ( 7 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000001    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 11           ; 11           ; 0            ; 0            ; 15        ; 11           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 10           ; 0            ; 0            ; 0            ; 0            ; 10           ; 0            ; 0            ; 0            ; 0            ; 10           ; 0            ; 15        ; 15        ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 15           ; 4            ; 4            ; 15           ; 15           ; 0         ; 4            ; 15           ; 15           ; 15           ; 15           ; 15           ; 15           ; 5            ; 15           ; 15           ; 15           ; 15           ; 5            ; 15           ; 15           ; 15           ; 15           ; 5            ; 15           ; 0         ; 0         ; 15           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; leds_leds[9]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds_leds[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds_leds[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds_leds[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds_leds[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds_leds[4]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds_leds[5]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds_leds[6]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds_leds[7]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds_leds[8]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; clk_clk             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 431.7             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 18.9              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 1.500             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 1.492             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 1.428             ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                ; 1.415             ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                   ; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                ; 1.384             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 1.376             ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                ; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                ; 1.311             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 1.034             ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                      ; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                ; 1.033             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.033             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.019             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 1.015             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.010             ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                ; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                ; 1.004             ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                ; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                ; 1.002             ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                   ; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                ; 1.001             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 0.989             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.989             ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                ; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                ; 0.987             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 0.981             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; 0.981             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; 0.978             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                    ; 0.978             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 0.978             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; 0.978             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                    ; 0.975             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 0.971             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 0.966             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                           ; 0.966             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                    ; 0.966             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; 0.966             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; 0.966             ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                               ; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                ; 0.959             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 0.955             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                                                         ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                                                                     ; 0.953             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.947             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                             ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                                   ; 0.944             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 0.942             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 0.938             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.927             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|write_rsp                                                                                                                                                                                                                                                                         ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                                                                     ; 0.922             ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                ; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                ; 0.917             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                        ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                                   ; 0.915             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.912             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.911             ;
; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                  ; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                ; 0.906             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; 0.906             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 0.905             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.905             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.900             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 0.895             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.894             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.894             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                                                                     ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                                                                     ; 0.894             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 0.891             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 0.888             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.886             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25]                                                                                                                               ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[27]                                                                                                                                                                                                                                                                   ; 0.884             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 0.884             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 0.884             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15]                                                                                                                               ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[17]                                                                                                                                                                                                                                                                   ; 0.880             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[23]                                                                                                                               ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                                                                   ; 0.880             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                                                               ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                                                                   ; 0.880             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[25]                                                                                                                                                                                                                                                                   ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                                                                                                      ; 0.878             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                                                                ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                                                                                                    ; 0.878             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.872             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29]                                                                                                                               ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                                                                   ; 0.870             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                                                                ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[4]                                                                                                                                                                                                                                                                    ; 0.870             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 0.870             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                                                                  ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                                                                  ; 0.869             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[5]                                                                                                                                                                                                                                                                  ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[4]                                                                                                                                                                                                                                                                  ; 0.869             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[3]                                                                                                                                                                                                                                                                  ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[2]                                                                                                                                                                                                                                                                  ; 0.869             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[1]                                                                                                                                                                                                                                                                  ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                                                                  ; 0.869             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                                                                 ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                                                                 ; 0.869             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                                                                 ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                                                                 ; 0.869             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                                                                 ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                                                                 ; 0.869             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[15]                                                                                                                                                                                                                                                                 ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                                                                 ; 0.868             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                                                                 ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[12]                                                                                                                                                                                                                                                                 ; 0.868             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[26]                                                                                                                                                                                                                                                                   ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                                                                                                      ; 0.868             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27]                                                                                                                               ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[29]                                                                                                                                                                                                                                                                   ; 0.868             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[29]                                                                                                                                                                                                                                                                   ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                                                                                                      ; 0.868             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                                                               ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                                                                   ; 0.868             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[11]                                                                                                                               ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                                                                   ; 0.868             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                                                                 ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                                                                 ; 0.868             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[17]                                                                                                                                                                                                                                                                 ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[16]                                                                                                                                                                                                                                                                 ; 0.868             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[4]                                                                                                                                                                                                                                                                    ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                                                                                       ; 0.863             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[22]                                                                                                                                                                                                                                                                   ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                                                                                      ; 0.863             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                ; 0.861             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                ; 0.861             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                ; 0.861             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; mvm_noc_top_DEBUG:debug|alt_jtag_atlantic:mvm_noc_top_DEBUG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                ; 0.861             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[27]                                                                                                                                                                                                                                                                   ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                                                                                                      ; 0.856             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                  ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                                                                ; 0.855             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[39]                                                                                                                                                                                                                                                                   ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[39]                                                                                                                                                                                                                                                                   ; 0.855             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                                                                  ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                                                                  ; 0.854             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                                                                  ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[5]                                                                                                                                                                                                                                                                  ; 0.854             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[4]                                                                                                                                                                                                                                                                  ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[3]                                                                                                                                                                                                                                                                  ; 0.854             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[2]                                                                                                                                                                                                                                                                  ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[1]                                                                                                                                                                                                                                                                  ; 0.854             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                                                                 ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                                                                 ; 0.854             ;
; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                                                                 ; mvm_noc_top_NIOSV:niosv|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                                                                 ; 0.854             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (119006): Selected device 5CSXFC6D6F31C6 for design "mvm_noc_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_serializer_shim_in:shim_gen.for_rows[1].for_cols[1].shim_in|axis_shim_in:clkcross_gen.shim_inst|fifo_agilex7:buffer_gen.buffer|scfifo:scfifo_component|scfifo_3hh1:auto_generated|a_dpfifo_5de1:dpfifo|altsyncram_elp1:FIFOram|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): clk_clk~inputCLKENA0 with 35591 fanout uses global clock CLKCTRL_G5
    Info (11162): altera_reset_controller:rst_controller|r_sync_rst~CLKENA0 with 5619 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'mvm_noc_top/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'mvm_noc_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register mlp_controller:mlp_controller_0|mvm_noc:top|axis_mesh:axis_mesh_inst|axis_deserializer_shim_out:shim_gen.for_rows[0].for_cols[1].shim_out|axis_shim_out:clkcross_gen.shim_inst|fifo_agilex7:buffer|scfifo:scfifo_component|scfifo_5eh1:auto_generated|a_dpfifo_7ae1:dpfifo|altsyncram_elp1:FIFOram|q_b[1] is being clocked by clk_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176235): Finished register packing
    Extra Info (176218): Packed 520 registers into blocks of type Block RAM
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:15
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:29
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:12
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 16% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X33_Y46 to location X44_Y57
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:21
Info (11888): Total time spent on timing analysis during the Fitter is 12.81 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:28
Info (144001): Generated suppressed messages file /home/advent2/quartus_projects/mvm_noc/hw/output_files/mvm_noc_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 3962 megabytes
    Info: Processing ended: Thu Nov 14 18:15:28 2024
    Info: Elapsed time: 00:02:37
    Info: Total CPU time (on all processors): 00:14:29


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/advent2/quartus_projects/mvm_noc/hw/output_files/mvm_noc_top.fit.smsg.


