{"Source Block": ["verilog-ethernet/rtl/gmii_phy_if.v@156:166@HdlIdDef", "\n// register RX data from PHY to MAC\n(* IOB = \"TRUE\" *)\nreg [7:0] gmii_rxd_reg = 0;\n(* IOB = \"TRUE\" *)\nreg gmii_rx_dv_reg = 0;\n(* IOB = \"TRUE\" *)\nreg gmii_rx_er_reg = 0;\n\nalways @(posedge phy_gmii_rx_clk_io) begin\n    gmii_rxd_reg <= phy_gmii_rxd;\n"], "Clone Blocks": [["verilog-ethernet/rtl/gmii_phy_if.v@174:184", "\n// register TX data from MAC to PHY\n(* IOB = \"TRUE\" *)\nreg [7:0] gmii_txd_reg = 0;\n(* IOB = \"TRUE\" *)\nreg gmii_tx_en_reg = 0;\n(* IOB = \"TRUE\" *)\nreg gmii_tx_er_reg = 0;\n\nalways @(posedge phy_gmii_tx_clk_int) begin\n    gmii_txd_reg <= mac_gmii_txd;\n"], ["verilog-ethernet/rtl/gmii_phy_if.v@158:168", "(* IOB = \"TRUE\" *)\nreg [7:0] gmii_rxd_reg = 0;\n(* IOB = \"TRUE\" *)\nreg gmii_rx_dv_reg = 0;\n(* IOB = \"TRUE\" *)\nreg gmii_rx_er_reg = 0;\n\nalways @(posedge phy_gmii_rx_clk_io) begin\n    gmii_rxd_reg <= phy_gmii_rxd;\n    gmii_rx_dv_reg <= phy_gmii_rx_dv;\n    gmii_rx_er_reg <= phy_gmii_rx_er;\n"]], "Diff Content": {"Delete": [[161, "reg gmii_rx_dv_reg = 0;\n"]], "Add": [[161, "reg gmii_rx_dv_reg = 1'b0;\n"]]}}