[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  29477       tick       3225005       1502640       1450641       3225005 
      2  29477       tick       4392759       2150938       2134183       4392759 
      3  29477       tick       4396433       2152044       2129027       4396433 
      4  29477       tick       4389776       2148842       2133334       4389776 
      5  29477       tick       4393064       2150732       2127352       4393064 
      6  29477       tick       4394733       2151172       2130357       4394733 
      7  29477       tick       4396825       2152658       2134806       4396825 
      8  29477       tick       4393997       2151413       2127835       4393997 
      9  29477       tick       4382808       2145902       2129491       4382808 
     10  29477       tick       4392359       2149760       2131441       4392359 
     11  29477       tick       4396411       2152750       2129719       4396411 
     12  29477       tick       4395091       2152391       2136250       4395091 
     13  29477       tick       4395004       2152543       2123982       4395004 
     14  29477       tick       4386837       2147288       2132334       4386837 
     15  29477       tick       4386970       2147281       2132413       4386970 
     16  29477       tick       4392204       2149625       2128439       4392204 
     17  29477       tick       4399924       2153904       2136839       4399924 
     18  29477       tick       4397635       2153391       2132127       4397635 
     19  29477       exit       3796262       1858834       1839496       3796262 
