{"vcs1":{"timestamp_begin":1732359719.128133373, "rt":3.28, "ut":1.35, "st":0.32}}
{"vcselab":{"timestamp_begin":1732359722.500378724, "rt":1.26, "ut":0.23, "st":0.15}}
{"link":{"timestamp_begin":1732359723.844450545, "rt":0.37, "ut":0.18, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732359718.306778721}
{"VCS_COMP_START_TIME": 1732359718.306778721}
{"VCS_COMP_END_TIME": 1732359728.265792262}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343604}}
{"stitch_vcselab": {"peak_mem": 231544}}
