{"version":"1.1.0","info":[["/home/ari/coding/core0_riscv/packages/core0_pkg.sv",[[[[[["core0_pkg",[[0,0],[0,18]],[[0,8],[0,17]],[],["package"]],[3,10]],[]]]],[],0]],["/home/ari/coding/core0_riscv/src/alu.sv",[[[[[["alu",[[0,0],[7,2]],[[0,7],[0,10]],[],["module"]],[18,9]],[[["alu_ctrl",[[1,4],[1,31]],[[1,23],[1,31]],["alu"],["port","logic"]],["src1",[[2,4],[2,27]],[[2,23],[2,27]],["alu"],["port","logic"]],["src2",[[3,4],[3,27]],[[3,23],[3,27]],["alu"],["port","logic"]],["alu_res",[[5,4],[5,31]],[[5,24],[5,31]],["alu"],["port","logic"]],["zero",[[6,4],[6,21]],[[6,17],[6,21]],["alu"],["port","logic"]]]]]]],null,0]],["/home/ari/coding/core0_riscv/src/controller.sv",[[[[[["controller",[[0,0],[10,2]],[[0,7],[0,17]],[],["module"]],[39,9]],[[["op",[[1,4],[1,24]],[[1,22],[1,24]],["controller"],["port","logic"]],["func3",[[2,4],[2,27]],[[2,22],[2,27]],["controller"],["port","logic"]],["func7",[[3,4],[3,27]],[[3,22],[3,27]],["controller"],["port","logic"]],["alu_zero",[[4,4],[4,24]],[[4,16],[4,24]],["controller"],["port","logic"]],["alu_ctrl",[[6,4],[6,31]],[[6,23],[6,31]],["controller"],["port","logic"]],["imm_src",[[7,4],[7,30]],[[7,23],[7,30]],["controller"],["port","logic"]],["mem_write",[[8,4],[8,26]],[[8,17],[8,26]],["controller"],["port","logic"]],["reg_write",[[9,4],[9,26]],[[9,17],[9,26]],["controller"],["port","logic"]],["alu_op",[[12,2],[12,20]],[[12,14],[12,20]],["controller"],["variable","logic"]]]]]]],null,0]],["/home/ari/coding/core0_riscv/src/memory.sv",[[[[[["memory",[[1,0],[13,2]],[[1,7],[1,13]],[],["module"]],[44,9]],[[["WORDS",[[2,4],[2,24]],[[2,14],[2,19]],["memory"],["parameter-port","parameter"]],["mem_init",[[3,4],[3,27]],[[3,14],[3,22]],["memory"],["parameter-port","parameter"]],["clk",[[5,4],[5,19]],[[5,16],[5,19]],["memory"],["port","logic"]],["rst_n",[[6,4],[6,21]],[[6,16],[6,21]],["memory"],["port","logic"]],["address",[[7,4],[7,30]],[[7,23],[7,30]],["memory"],["port","logic"]],["write_data",[[8,4],[8,33]],[[8,23],[8,33]],["memory"],["port","logic"]],["byte_en",[[9,4],[9,29]],[[9,22],[9,29]],["memory"],["port","logic"]],["w_en",[[10,4],[10,20]],[[10,16],[10,20]],["memory"],["port","logic"]],["read_data",[[12,4],[12,33]],[[12,24],[12,33]],["memory"],["port","logic"]],["mem",[[14,2],[14,23]],[[14,13],[14,16]],["memory"],["variable","reg"]]]]]]],null,0]],["/home/ari/coding/core0_riscv/src/regfile.sv",[[[[[["regfile",[[0,0],[16,2]],[[0,7],[0,14]],[],["module"]],[35,9]],[[["REGISTER_COUNT",[[1,4],[1,33]],[[1,14],[1,28]],["regfile"],["parameter-port","parameter"]],["clk",[[4,4],[4,19]],[[4,16],[4,19]],["regfile"],["port","logic"]],["rst_n",[[5,4],[5,21]],[[5,16],[5,21]],["regfile"],["port","logic"]],["address1",[[7,4],[7,30]],[[7,22],[7,30]],["regfile"],["port","logic"]],["address2",[[8,4],[8,30]],[[8,22],[8,30]],["regfile"],["port","logic"]],["read_data1",[[10,4],[10,34]],[[10,24],[10,34]],["regfile"],["port","logic"]],["read_data2",[[11,4],[11,34]],[[11,24],[11,34]],["regfile"],["port","logic"]],["w_en",[[13,4],[13,20]],[[13,16],[13,20]],["regfile"],["port","logic"]],["write_data",[[14,4],[14,33]],[[14,23],[14,33]],["regfile"],["port","logic"]],["address3",[[15,4],[15,30]],[[15,22],[15,30]],["regfile"],["port","logic"]],["registers",[[18,2],[18,38]],[[18,13],[18,22]],["regfile"],["variable","reg"]]]]]]],null,0]],["/home/ari/coding/core0_riscv/src/sign_ext.sv",[[[[[["sign_ext",[[0,0],[5,2]],[[0,7],[0,15]],[],["module"]],[15,9]],[[["raw_src",[[1,4],[1,30]],[[1,23],[1,30]],["sign_ext"],["port","logic"]],["imm_src",[[2,4],[2,30]],[[2,23],[2,30]],["sign_ext"],["port","logic"]],["imm",[[4,4],[4,27]],[[4,24],[4,27]],["sign_ext"],["port","logic"]],["gathered_imm",[[7,2],[7,27]],[[7,15],[7,27]],["sign_ext"],["variable","logic"]]]]]]],null,0]]]}