-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
-- Date        : Fri Mar 14 03:49:48 2025
-- Host        : James running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_Wrapper_XCorr_0_0/MicroBlaze_Wrapper_XCorr_0_0_sim_netlist.vhdl
-- Design      : MicroBlaze_Wrapper_XCorr_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MicroBlaze_Wrapper_XCorr_0_0_XCORR_BRAM is
  port (
    \waveRefOutRam[0]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRef_reg[1]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRef_reg[2]_1\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRef_reg[3]_2\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRef_reg[4]_3\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRef_reg[5]_4\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRef_reg[6]_5\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveX_reg[0]_6\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveX_reg[1]_7\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveX_reg[2]_8\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveX_reg[3]_9\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveX_reg[4]_10\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveX_reg[5]_11\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveX_reg[6]_12\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveX_reg[7]_13\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveY_reg[0]_14\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveY_reg[1]_15\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveY_reg[2]_16\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveY_reg[3]_17\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveY_reg[4]_18\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveY_reg[5]_19\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveY_reg[6]_20\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveY_reg[7]_21\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Ram1_reg_1_0 : in STD_LOGIC;
    Ram1_reg_1_1 : in STD_LOGIC;
    \waveYAddress[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    waveRef : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRefAddress[1]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Ram2_reg_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRefAddress[2]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Ram3_reg_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRefAddress[3]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Ram4_reg_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRefAddress[4]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Ram01_reg_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRefAddress[5]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Ram02_reg_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRefAddress[6]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Ram03_reg_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveYAddressB[7]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wave : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveYAddress[1]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \waveYAddress[2]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \waveYAddress[3]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \waveYAddress[4]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \waveYAddress[5]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \waveYAddress[6]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \waveYAddress[7]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wave1 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MicroBlaze_Wrapper_XCorr_0_0_XCORR_BRAM : entity is "XCORR_BRAM";
end MicroBlaze_Wrapper_XCorr_0_0_XCORR_BRAM;

architecture STRUCTURE of MicroBlaze_Wrapper_XCorr_0_0_XCORR_BRAM is
  signal NLW_Ram010_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram010_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram010_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram010_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram010_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram010_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram010_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram010_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram010_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram010_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram010_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram010_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram010_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram010_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram010_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram010_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram011_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram011_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram011_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram011_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram011_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram011_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram011_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram011_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram011_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram011_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram011_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram011_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram011_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram011_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram011_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram011_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram012_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram012_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram012_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram012_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram012_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram012_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram012_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram012_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram012_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram012_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram012_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram012_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram012_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram012_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram012_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram012_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram01_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram01_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram01_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram01_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram01_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram01_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram01_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram01_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram01_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram01_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram01_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram01_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram01_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram01_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram01_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram01_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram02_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram02_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram02_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram02_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram02_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram02_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram02_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram02_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram02_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram02_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram02_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram02_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram02_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram02_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram02_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram02_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram03_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram03_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram03_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram03_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram03_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram03_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram03_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram03_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram03_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram03_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram03_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram03_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram03_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram03_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram03_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram03_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram05_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram05_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram05_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram05_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram05_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram05_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram05_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram05_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram05_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram05_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram05_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram05_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram05_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram05_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram05_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram05_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram06_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram06_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram06_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram06_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram06_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram06_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram06_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram06_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram06_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram06_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram06_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram06_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram06_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram06_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram06_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram06_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram07_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram07_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram07_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram07_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram07_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram07_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram07_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram07_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram07_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram07_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram07_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram07_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram07_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram07_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram07_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram07_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram08_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram08_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram08_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram08_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram08_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram08_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram08_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram08_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram08_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram08_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram08_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram08_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram08_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram08_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram08_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram08_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram09_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram09_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram09_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram09_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram09_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram09_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram09_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram09_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram09_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram09_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram09_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram09_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram09_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram09_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram09_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram09_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram10_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram10_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram10_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram10_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram10_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram10_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram10_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram10_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram10_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram10_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram10_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram10_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram10_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram10_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram10_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram10_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram11_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram11_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram11_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram11_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram11_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram11_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram11_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram11_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram11_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram11_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram11_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram11_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram11_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram11_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram11_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram11_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram12_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram12_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram12_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram12_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram12_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram12_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram12_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram12_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram12_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram12_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram12_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram12_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram12_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram12_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram12_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram12_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram1_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram1_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram1_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram1_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram1_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram1_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram1_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram1_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram1_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram1_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram1_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram1_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram1_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram1_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram1_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram1_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram2_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram2_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram2_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram2_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram2_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram2_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram2_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram2_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram2_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram2_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram2_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram2_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram2_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram2_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram2_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram2_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram3_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram3_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram3_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram3_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram3_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram3_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram3_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram3_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram3_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram3_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram3_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram3_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram3_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram3_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram3_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram3_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram4_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram4_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram4_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram4_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram4_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram4_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram4_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram4_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram4_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram4_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram4_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram4_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram4_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram4_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram4_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram4_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram5_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram5_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram5_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram5_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram5_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram5_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram5_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram5_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram5_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram5_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram5_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram5_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram5_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram5_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram5_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram5_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram6_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram6_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram6_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram6_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram6_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram6_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram6_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram6_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram6_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram6_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram6_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram6_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram6_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram6_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram6_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram6_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram7_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram7_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram7_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram7_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram7_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram7_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram7_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram7_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram7_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram7_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram7_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram7_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram7_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram7_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram7_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram7_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram8_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram8_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram8_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram8_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram8_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram8_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram8_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram8_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram8_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram8_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram8_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram8_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram8_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram8_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram8_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram8_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram9_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram9_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram9_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram9_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram9_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram9_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Ram9_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Ram9_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_Ram9_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Ram9_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Ram9_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Ram9_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Ram9_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Ram9_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_Ram9_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Ram9_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram010_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram010_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Ram010_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of Ram010_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of Ram010_reg_0 : label is 30024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of Ram010_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram010_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of Ram010_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of Ram010_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of Ram010_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of Ram010_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of Ram010_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of Ram010_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of Ram010_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram010_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram010_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram010_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram010_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram010_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram010_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram010_reg";
  attribute RTL_RAM_STYLE of Ram010_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram010_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram010_reg_1 : label is 0;
  attribute ram_addr_end of Ram010_reg_1 : label is 4095;
  attribute ram_offset of Ram010_reg_1 : label is 0;
  attribute ram_slice_begin of Ram010_reg_1 : label is 9;
  attribute ram_slice_end of Ram010_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram011_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram011_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram011_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram011_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram011_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram011_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram011_reg";
  attribute RTL_RAM_STYLE of Ram011_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram011_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram011_reg_0 : label is 0;
  attribute ram_addr_end of Ram011_reg_0 : label is 4095;
  attribute ram_offset of Ram011_reg_0 : label is 0;
  attribute ram_slice_begin of Ram011_reg_0 : label is 0;
  attribute ram_slice_end of Ram011_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram011_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram011_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram011_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram011_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram011_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram011_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram011_reg";
  attribute RTL_RAM_STYLE of Ram011_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram011_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram011_reg_1 : label is 0;
  attribute ram_addr_end of Ram011_reg_1 : label is 4095;
  attribute ram_offset of Ram011_reg_1 : label is 0;
  attribute ram_slice_begin of Ram011_reg_1 : label is 9;
  attribute ram_slice_end of Ram011_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram012_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram012_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram012_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram012_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram012_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram012_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram012_reg";
  attribute RTL_RAM_STYLE of Ram012_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram012_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram012_reg_0 : label is 0;
  attribute ram_addr_end of Ram012_reg_0 : label is 4095;
  attribute ram_offset of Ram012_reg_0 : label is 0;
  attribute ram_slice_begin of Ram012_reg_0 : label is 0;
  attribute ram_slice_end of Ram012_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram012_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram012_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram012_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram012_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram012_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram012_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram012_reg";
  attribute RTL_RAM_STYLE of Ram012_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram012_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram012_reg_1 : label is 0;
  attribute ram_addr_end of Ram012_reg_1 : label is 4095;
  attribute ram_offset of Ram012_reg_1 : label is 0;
  attribute ram_slice_begin of Ram012_reg_1 : label is 9;
  attribute ram_slice_end of Ram012_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram01_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram01_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram01_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram01_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram01_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram01_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram01_reg";
  attribute RTL_RAM_STYLE of Ram01_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram01_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram01_reg_0 : label is 0;
  attribute ram_addr_end of Ram01_reg_0 : label is 4095;
  attribute ram_offset of Ram01_reg_0 : label is 0;
  attribute ram_slice_begin of Ram01_reg_0 : label is 0;
  attribute ram_slice_end of Ram01_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram01_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram01_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram01_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram01_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram01_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram01_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram01_reg";
  attribute RTL_RAM_STYLE of Ram01_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram01_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram01_reg_1 : label is 0;
  attribute ram_addr_end of Ram01_reg_1 : label is 4095;
  attribute ram_offset of Ram01_reg_1 : label is 0;
  attribute ram_slice_begin of Ram01_reg_1 : label is 9;
  attribute ram_slice_end of Ram01_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram02_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram02_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram02_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram02_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram02_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram02_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram02_reg";
  attribute RTL_RAM_STYLE of Ram02_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram02_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram02_reg_0 : label is 0;
  attribute ram_addr_end of Ram02_reg_0 : label is 4095;
  attribute ram_offset of Ram02_reg_0 : label is 0;
  attribute ram_slice_begin of Ram02_reg_0 : label is 0;
  attribute ram_slice_end of Ram02_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram02_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram02_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram02_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram02_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram02_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram02_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram02_reg";
  attribute RTL_RAM_STYLE of Ram02_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram02_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram02_reg_1 : label is 0;
  attribute ram_addr_end of Ram02_reg_1 : label is 4095;
  attribute ram_offset of Ram02_reg_1 : label is 0;
  attribute ram_slice_begin of Ram02_reg_1 : label is 9;
  attribute ram_slice_end of Ram02_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram03_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram03_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram03_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram03_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram03_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram03_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram03_reg";
  attribute RTL_RAM_STYLE of Ram03_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram03_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram03_reg_0 : label is 0;
  attribute ram_addr_end of Ram03_reg_0 : label is 4095;
  attribute ram_offset of Ram03_reg_0 : label is 0;
  attribute ram_slice_begin of Ram03_reg_0 : label is 0;
  attribute ram_slice_end of Ram03_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram03_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram03_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram03_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram03_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram03_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram03_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram03_reg";
  attribute RTL_RAM_STYLE of Ram03_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram03_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram03_reg_1 : label is 0;
  attribute ram_addr_end of Ram03_reg_1 : label is 4095;
  attribute ram_offset of Ram03_reg_1 : label is 0;
  attribute ram_slice_begin of Ram03_reg_1 : label is 9;
  attribute ram_slice_end of Ram03_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram05_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram05_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram05_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram05_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram05_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram05_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram05_reg";
  attribute RTL_RAM_STYLE of Ram05_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram05_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram05_reg_0 : label is 0;
  attribute ram_addr_end of Ram05_reg_0 : label is 4095;
  attribute ram_offset of Ram05_reg_0 : label is 0;
  attribute ram_slice_begin of Ram05_reg_0 : label is 0;
  attribute ram_slice_end of Ram05_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram05_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram05_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram05_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram05_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram05_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram05_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram05_reg";
  attribute RTL_RAM_STYLE of Ram05_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram05_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram05_reg_1 : label is 0;
  attribute ram_addr_end of Ram05_reg_1 : label is 4095;
  attribute ram_offset of Ram05_reg_1 : label is 0;
  attribute ram_slice_begin of Ram05_reg_1 : label is 9;
  attribute ram_slice_end of Ram05_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram06_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram06_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram06_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram06_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram06_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram06_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram06_reg";
  attribute RTL_RAM_STYLE of Ram06_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram06_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram06_reg_0 : label is 0;
  attribute ram_addr_end of Ram06_reg_0 : label is 4095;
  attribute ram_offset of Ram06_reg_0 : label is 0;
  attribute ram_slice_begin of Ram06_reg_0 : label is 0;
  attribute ram_slice_end of Ram06_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram06_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram06_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram06_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram06_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram06_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram06_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram06_reg";
  attribute RTL_RAM_STYLE of Ram06_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram06_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram06_reg_1 : label is 0;
  attribute ram_addr_end of Ram06_reg_1 : label is 4095;
  attribute ram_offset of Ram06_reg_1 : label is 0;
  attribute ram_slice_begin of Ram06_reg_1 : label is 9;
  attribute ram_slice_end of Ram06_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram07_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram07_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram07_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram07_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram07_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram07_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram07_reg";
  attribute RTL_RAM_STYLE of Ram07_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram07_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram07_reg_0 : label is 0;
  attribute ram_addr_end of Ram07_reg_0 : label is 4095;
  attribute ram_offset of Ram07_reg_0 : label is 0;
  attribute ram_slice_begin of Ram07_reg_0 : label is 0;
  attribute ram_slice_end of Ram07_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram07_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram07_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram07_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram07_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram07_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram07_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram07_reg";
  attribute RTL_RAM_STYLE of Ram07_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram07_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram07_reg_1 : label is 0;
  attribute ram_addr_end of Ram07_reg_1 : label is 4095;
  attribute ram_offset of Ram07_reg_1 : label is 0;
  attribute ram_slice_begin of Ram07_reg_1 : label is 9;
  attribute ram_slice_end of Ram07_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram08_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram08_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram08_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram08_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram08_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram08_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram08_reg";
  attribute RTL_RAM_STYLE of Ram08_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram08_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram08_reg_0 : label is 0;
  attribute ram_addr_end of Ram08_reg_0 : label is 4095;
  attribute ram_offset of Ram08_reg_0 : label is 0;
  attribute ram_slice_begin of Ram08_reg_0 : label is 0;
  attribute ram_slice_end of Ram08_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram08_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram08_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram08_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram08_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram08_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram08_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram08_reg";
  attribute RTL_RAM_STYLE of Ram08_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram08_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram08_reg_1 : label is 0;
  attribute ram_addr_end of Ram08_reg_1 : label is 4095;
  attribute ram_offset of Ram08_reg_1 : label is 0;
  attribute ram_slice_begin of Ram08_reg_1 : label is 9;
  attribute ram_slice_end of Ram08_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram09_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram09_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram09_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram09_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram09_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram09_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram09_reg";
  attribute RTL_RAM_STYLE of Ram09_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram09_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram09_reg_0 : label is 0;
  attribute ram_addr_end of Ram09_reg_0 : label is 4095;
  attribute ram_offset of Ram09_reg_0 : label is 0;
  attribute ram_slice_begin of Ram09_reg_0 : label is 0;
  attribute ram_slice_end of Ram09_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram09_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram09_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram09_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram09_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram09_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram09_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram09_reg";
  attribute RTL_RAM_STYLE of Ram09_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram09_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram09_reg_1 : label is 0;
  attribute ram_addr_end of Ram09_reg_1 : label is 4095;
  attribute ram_offset of Ram09_reg_1 : label is 0;
  attribute ram_slice_begin of Ram09_reg_1 : label is 9;
  attribute ram_slice_end of Ram09_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram10_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram10_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram10_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram10_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram10_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram10_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram10_reg";
  attribute RTL_RAM_STYLE of Ram10_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram10_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram10_reg_0 : label is 0;
  attribute ram_addr_end of Ram10_reg_0 : label is 4095;
  attribute ram_offset of Ram10_reg_0 : label is 0;
  attribute ram_slice_begin of Ram10_reg_0 : label is 0;
  attribute ram_slice_end of Ram10_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram10_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram10_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram10_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram10_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram10_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram10_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram10_reg";
  attribute RTL_RAM_STYLE of Ram10_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram10_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram10_reg_1 : label is 0;
  attribute ram_addr_end of Ram10_reg_1 : label is 4095;
  attribute ram_offset of Ram10_reg_1 : label is 0;
  attribute ram_slice_begin of Ram10_reg_1 : label is 9;
  attribute ram_slice_end of Ram10_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram11_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram11_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram11_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram11_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram11_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram11_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram11_reg";
  attribute RTL_RAM_STYLE of Ram11_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram11_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram11_reg_0 : label is 0;
  attribute ram_addr_end of Ram11_reg_0 : label is 4095;
  attribute ram_offset of Ram11_reg_0 : label is 0;
  attribute ram_slice_begin of Ram11_reg_0 : label is 0;
  attribute ram_slice_end of Ram11_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram11_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram11_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram11_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram11_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram11_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram11_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram11_reg";
  attribute RTL_RAM_STYLE of Ram11_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram11_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram11_reg_1 : label is 0;
  attribute ram_addr_end of Ram11_reg_1 : label is 4095;
  attribute ram_offset of Ram11_reg_1 : label is 0;
  attribute ram_slice_begin of Ram11_reg_1 : label is 9;
  attribute ram_slice_end of Ram11_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram12_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram12_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram12_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram12_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram12_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram12_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram12_reg";
  attribute RTL_RAM_STYLE of Ram12_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram12_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram12_reg_0 : label is 0;
  attribute ram_addr_end of Ram12_reg_0 : label is 4095;
  attribute ram_offset of Ram12_reg_0 : label is 0;
  attribute ram_slice_begin of Ram12_reg_0 : label is 0;
  attribute ram_slice_end of Ram12_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram12_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram12_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram12_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram12_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram12_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram12_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram12_reg";
  attribute RTL_RAM_STYLE of Ram12_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram12_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram12_reg_1 : label is 0;
  attribute ram_addr_end of Ram12_reg_1 : label is 4095;
  attribute ram_offset of Ram12_reg_1 : label is 0;
  attribute ram_slice_begin of Ram12_reg_1 : label is 9;
  attribute ram_slice_end of Ram12_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram1_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram1_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram1_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram1_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram1_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram1_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram1_reg";
  attribute RTL_RAM_STYLE of Ram1_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram1_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram1_reg_0 : label is 0;
  attribute ram_addr_end of Ram1_reg_0 : label is 4095;
  attribute ram_offset of Ram1_reg_0 : label is 0;
  attribute ram_slice_begin of Ram1_reg_0 : label is 0;
  attribute ram_slice_end of Ram1_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram1_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram1_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram1_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram1_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram1_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram1_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram1_reg";
  attribute RTL_RAM_STYLE of Ram1_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram1_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram1_reg_1 : label is 0;
  attribute ram_addr_end of Ram1_reg_1 : label is 4095;
  attribute ram_offset of Ram1_reg_1 : label is 0;
  attribute ram_slice_begin of Ram1_reg_1 : label is 9;
  attribute ram_slice_end of Ram1_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram2_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram2_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram2_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram2_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram2_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram2_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram2_reg";
  attribute RTL_RAM_STYLE of Ram2_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram2_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram2_reg_0 : label is 0;
  attribute ram_addr_end of Ram2_reg_0 : label is 4095;
  attribute ram_offset of Ram2_reg_0 : label is 0;
  attribute ram_slice_begin of Ram2_reg_0 : label is 0;
  attribute ram_slice_end of Ram2_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram2_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram2_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram2_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram2_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram2_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram2_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram2_reg";
  attribute RTL_RAM_STYLE of Ram2_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram2_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram2_reg_1 : label is 0;
  attribute ram_addr_end of Ram2_reg_1 : label is 4095;
  attribute ram_offset of Ram2_reg_1 : label is 0;
  attribute ram_slice_begin of Ram2_reg_1 : label is 9;
  attribute ram_slice_end of Ram2_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram3_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram3_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram3_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram3_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram3_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram3_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram3_reg";
  attribute RTL_RAM_STYLE of Ram3_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram3_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram3_reg_0 : label is 0;
  attribute ram_addr_end of Ram3_reg_0 : label is 4095;
  attribute ram_offset of Ram3_reg_0 : label is 0;
  attribute ram_slice_begin of Ram3_reg_0 : label is 0;
  attribute ram_slice_end of Ram3_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram3_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram3_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram3_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram3_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram3_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram3_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram3_reg";
  attribute RTL_RAM_STYLE of Ram3_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram3_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram3_reg_1 : label is 0;
  attribute ram_addr_end of Ram3_reg_1 : label is 4095;
  attribute ram_offset of Ram3_reg_1 : label is 0;
  attribute ram_slice_begin of Ram3_reg_1 : label is 9;
  attribute ram_slice_end of Ram3_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram4_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram4_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram4_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram4_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram4_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram4_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram4_reg";
  attribute RTL_RAM_STYLE of Ram4_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram4_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram4_reg_0 : label is 0;
  attribute ram_addr_end of Ram4_reg_0 : label is 4095;
  attribute ram_offset of Ram4_reg_0 : label is 0;
  attribute ram_slice_begin of Ram4_reg_0 : label is 0;
  attribute ram_slice_end of Ram4_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram4_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram4_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram4_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram4_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram4_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram4_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram4_reg";
  attribute RTL_RAM_STYLE of Ram4_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram4_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram4_reg_1 : label is 0;
  attribute ram_addr_end of Ram4_reg_1 : label is 4095;
  attribute ram_offset of Ram4_reg_1 : label is 0;
  attribute ram_slice_begin of Ram4_reg_1 : label is 9;
  attribute ram_slice_end of Ram4_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram5_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram5_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram5_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram5_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram5_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram5_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram5_reg";
  attribute RTL_RAM_STYLE of Ram5_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram5_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram5_reg_0 : label is 0;
  attribute ram_addr_end of Ram5_reg_0 : label is 4095;
  attribute ram_offset of Ram5_reg_0 : label is 0;
  attribute ram_slice_begin of Ram5_reg_0 : label is 0;
  attribute ram_slice_end of Ram5_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram5_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram5_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram5_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram5_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram5_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram5_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram5_reg";
  attribute RTL_RAM_STYLE of Ram5_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram5_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram5_reg_1 : label is 0;
  attribute ram_addr_end of Ram5_reg_1 : label is 4095;
  attribute ram_offset of Ram5_reg_1 : label is 0;
  attribute ram_slice_begin of Ram5_reg_1 : label is 9;
  attribute ram_slice_end of Ram5_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram6_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram6_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram6_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram6_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram6_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram6_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram6_reg";
  attribute RTL_RAM_STYLE of Ram6_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram6_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram6_reg_0 : label is 0;
  attribute ram_addr_end of Ram6_reg_0 : label is 4095;
  attribute ram_offset of Ram6_reg_0 : label is 0;
  attribute ram_slice_begin of Ram6_reg_0 : label is 0;
  attribute ram_slice_end of Ram6_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram6_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram6_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram6_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram6_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram6_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram6_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram6_reg";
  attribute RTL_RAM_STYLE of Ram6_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram6_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram6_reg_1 : label is 0;
  attribute ram_addr_end of Ram6_reg_1 : label is 4095;
  attribute ram_offset of Ram6_reg_1 : label is 0;
  attribute ram_slice_begin of Ram6_reg_1 : label is 9;
  attribute ram_slice_end of Ram6_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram7_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram7_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram7_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram7_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram7_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram7_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram7_reg";
  attribute RTL_RAM_STYLE of Ram7_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram7_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram7_reg_0 : label is 0;
  attribute ram_addr_end of Ram7_reg_0 : label is 4095;
  attribute ram_offset of Ram7_reg_0 : label is 0;
  attribute ram_slice_begin of Ram7_reg_0 : label is 0;
  attribute ram_slice_end of Ram7_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram7_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram7_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram7_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram7_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram7_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram7_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram7_reg";
  attribute RTL_RAM_STYLE of Ram7_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram7_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram7_reg_1 : label is 0;
  attribute ram_addr_end of Ram7_reg_1 : label is 4095;
  attribute ram_offset of Ram7_reg_1 : label is 0;
  attribute ram_slice_begin of Ram7_reg_1 : label is 9;
  attribute ram_slice_end of Ram7_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram8_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram8_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram8_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram8_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram8_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram8_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram8_reg";
  attribute RTL_RAM_STYLE of Ram8_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram8_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram8_reg_0 : label is 0;
  attribute ram_addr_end of Ram8_reg_0 : label is 4095;
  attribute ram_offset of Ram8_reg_0 : label is 0;
  attribute ram_slice_begin of Ram8_reg_0 : label is 0;
  attribute ram_slice_end of Ram8_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram8_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram8_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram8_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram8_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram8_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram8_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram8_reg";
  attribute RTL_RAM_STYLE of Ram8_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram8_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram8_reg_1 : label is 0;
  attribute ram_addr_end of Ram8_reg_1 : label is 4095;
  attribute ram_offset of Ram8_reg_1 : label is 0;
  attribute ram_slice_begin of Ram8_reg_1 : label is 9;
  attribute ram_slice_end of Ram8_reg_1 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram9_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram9_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of Ram9_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram9_reg_0 : label is "MLO";
  attribute RTL_RAM_BITS of Ram9_reg_0 : label is 30024;
  attribute RTL_RAM_NAME of Ram9_reg_0 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram9_reg";
  attribute RTL_RAM_STYLE of Ram9_reg_0 : label is "auto";
  attribute RTL_RAM_TYPE of Ram9_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram9_reg_0 : label is 0;
  attribute ram_addr_end of Ram9_reg_0 : label is 4095;
  attribute ram_offset of Ram9_reg_0 : label is 0;
  attribute ram_slice_begin of Ram9_reg_0 : label is 0;
  attribute ram_slice_end of Ram9_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Ram9_reg_1 : label is "p0_d3";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Ram9_reg_1 : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of Ram9_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of Ram9_reg_1 : label is "MLO";
  attribute RTL_RAM_BITS of Ram9_reg_1 : label is 30024;
  attribute RTL_RAM_NAME of Ram9_reg_1 : label is "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram9_reg";
  attribute RTL_RAM_STYLE of Ram9_reg_1 : label is "auto";
  attribute RTL_RAM_TYPE of Ram9_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of Ram9_reg_1 : label is 0;
  attribute ram_addr_end of Ram9_reg_1 : label is 4095;
  attribute ram_offset of Ram9_reg_1 : label is 0;
  attribute ram_slice_begin of Ram9_reg_1 : label is 9;
  attribute ram_slice_end of Ram9_reg_1 : label is 11;
begin
Ram010_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => \waveYAddress[5]\(10 downto 0),
      ADDRARDADDR(3) => \waveRefAddress[5]\(0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram010_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram010_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram010_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => wave1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => wave1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram010_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram010_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveY_reg[5]_19\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram010_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram010_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveY_reg[5]_19\(8),
      ECCPARITY(7 downto 0) => NLW_Ram010_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram010_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram010_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram010_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram010_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram010_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 3) => \waveYAddress[5]\(10 downto 0),
      ADDRARDADDR(2) => \waveRefAddress[5]\(0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => wave1(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram010_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram010_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveY_reg[5]_19\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram010_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram010_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram011_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => \waveYAddress[6]\(9 downto 0),
      ADDRARDADDR(4 downto 3) => \waveRefAddress[6]\(1 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram011_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram011_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram011_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => wave1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => wave1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram011_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram011_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveY_reg[6]_20\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram011_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram011_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveY_reg[6]_20\(8),
      ECCPARITY(7 downto 0) => NLW_Ram011_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram011_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram011_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram011_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram011_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram011_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 4) => \waveYAddress[6]\(9 downto 0),
      ADDRARDADDR(3 downto 2) => \waveRefAddress[6]\(1 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => wave1(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram011_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram011_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveY_reg[6]_20\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram011_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram011_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram012_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \waveYAddress[7]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram012_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram012_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram012_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => wave1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => wave1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram012_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram012_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveY_reg[7]_21\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram012_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram012_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveY_reg[7]_21\(8),
      ECCPARITY(7 downto 0) => NLW_Ram012_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram012_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram012_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram012_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram012_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram012_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => \waveYAddress[7]\(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => wave1(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram012_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram012_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveY_reg[7]_21\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram012_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram012_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram01_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \waveRefAddress[4]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Ram01_reg_1_0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram01_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram01_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram01_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => waveRef(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => waveRef(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram01_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram01_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveRef_reg[4]_3\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram01_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram01_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveRef_reg[4]_3\(8),
      ECCPARITY(7 downto 0) => NLW_Ram01_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram01_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram01_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram01_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram01_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram01_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => \waveRefAddress[4]\(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => Ram01_reg_1_0(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => waveRef(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram01_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram01_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveRef_reg[4]_3\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram01_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram01_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram02_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \waveRefAddress[5]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Ram02_reg_1_0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram02_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram02_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram02_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => waveRef(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => waveRef(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram02_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram02_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveRef_reg[5]_4\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram02_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram02_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveRef_reg[5]_4\(8),
      ECCPARITY(7 downto 0) => NLW_Ram02_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram02_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram02_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram02_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram02_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram02_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => \waveRefAddress[5]\(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => Ram02_reg_1_0(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => waveRef(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram02_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram02_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveRef_reg[5]_4\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram02_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram02_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram03_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \waveRefAddress[6]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Ram03_reg_1_0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram03_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram03_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram03_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => waveRef(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => waveRef(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram03_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram03_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveRef_reg[6]_5\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram03_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram03_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveRef_reg[6]_5\(8),
      ECCPARITY(7 downto 0) => NLW_Ram03_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram03_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram03_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram03_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram03_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram03_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => \waveRefAddress[6]\(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => Ram03_reg_1_0(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => waveRef(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram03_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram03_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveRef_reg[6]_5\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram03_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram03_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram05_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => \waveYAddress[4]\(8 downto 0),
      ADDRARDADDR(5 downto 3) => \waveRefAddress[4]\(2 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram05_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram05_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram05_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => wave(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => wave(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram05_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram05_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveX_reg[4]_10\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram05_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram05_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveX_reg[4]_10\(8),
      ECCPARITY(7 downto 0) => NLW_Ram05_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram05_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram05_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram05_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram05_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram05_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 5) => \waveYAddress[4]\(8 downto 0),
      ADDRARDADDR(4 downto 2) => \waveRefAddress[4]\(2 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => wave(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram05_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram05_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveX_reg[4]_10\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram05_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram05_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram06_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => \waveYAddress[5]\(10 downto 0),
      ADDRARDADDR(3) => \waveRefAddress[5]\(0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram06_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram06_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram06_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => wave(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => wave(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram06_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram06_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveX_reg[5]_11\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram06_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram06_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveX_reg[5]_11\(8),
      ECCPARITY(7 downto 0) => NLW_Ram06_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram06_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram06_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram06_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram06_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram06_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 3) => \waveYAddress[5]\(10 downto 0),
      ADDRARDADDR(2) => \waveRefAddress[5]\(0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => wave(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram06_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram06_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveX_reg[5]_11\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram06_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram06_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram07_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => \waveYAddress[6]\(9 downto 0),
      ADDRARDADDR(4 downto 3) => \waveRefAddress[6]\(1 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram07_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram07_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram07_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => wave(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => wave(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram07_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram07_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveX_reg[6]_12\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram07_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram07_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveX_reg[6]_12\(8),
      ECCPARITY(7 downto 0) => NLW_Ram07_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram07_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram07_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram07_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram07_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram07_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 4) => \waveYAddress[6]\(9 downto 0),
      ADDRARDADDR(3 downto 2) => \waveRefAddress[6]\(1 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => wave(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram07_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram07_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveX_reg[6]_12\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram07_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram07_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram08_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \waveYAddress[7]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram08_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram08_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram08_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => wave(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => wave(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram08_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram08_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveX_reg[7]_13\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram08_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram08_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveX_reg[7]_13\(8),
      ECCPARITY(7 downto 0) => NLW_Ram08_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram08_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram08_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram08_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram08_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram08_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => \waveYAddress[7]\(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => wave(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram08_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram08_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveX_reg[7]_13\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram08_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram08_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram09_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => \waveYAddress[4]\(8 downto 0),
      ADDRARDADDR(5 downto 3) => \waveRefAddress[4]\(2 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram09_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram09_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram09_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => wave1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => wave1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram09_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram09_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveY_reg[4]_18\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram09_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram09_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveY_reg[4]_18\(8),
      ECCPARITY(7 downto 0) => NLW_Ram09_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram09_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram09_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram09_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram09_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram09_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 5) => \waveYAddress[4]\(8 downto 0),
      ADDRARDADDR(4 downto 2) => \waveRefAddress[4]\(2 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => wave1(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram09_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram09_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveY_reg[4]_18\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram09_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram09_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram10_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => \waveYAddress[1]\(9 downto 0),
      ADDRARDADDR(4 downto 3) => \waveRefAddress[1]\(1 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram10_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram10_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram10_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => wave1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => wave1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram10_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram10_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveY_reg[1]_15\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram10_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram10_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveY_reg[1]_15\(8),
      ECCPARITY(7 downto 0) => NLW_Ram10_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram10_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram10_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram10_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram10_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram10_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 4) => \waveYAddress[1]\(9 downto 0),
      ADDRARDADDR(3 downto 2) => \waveRefAddress[1]\(1 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => wave1(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram10_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram10_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveY_reg[1]_15\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram10_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram10_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram11_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => \waveYAddress[2]\(8 downto 0),
      ADDRARDADDR(5 downto 3) => \waveRefAddress[2]\(2 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram11_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram11_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram11_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => wave1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => wave1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram11_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram11_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveY_reg[2]_16\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram11_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram11_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveY_reg[2]_16\(8),
      ECCPARITY(7 downto 0) => NLW_Ram11_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram11_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram11_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram11_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram11_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram11_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 5) => \waveYAddress[2]\(8 downto 0),
      ADDRARDADDR(4 downto 2) => \waveRefAddress[2]\(2 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => wave1(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram11_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram11_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveY_reg[2]_16\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram11_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram11_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram12_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => \waveYAddress[3]\(9 downto 0),
      ADDRARDADDR(4 downto 3) => \waveRefAddress[3]\(1 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram12_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram12_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram12_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => wave1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => wave1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram12_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram12_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveY_reg[3]_17\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram12_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram12_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveY_reg[3]_17\(8),
      ECCPARITY(7 downto 0) => NLW_Ram12_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram12_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram12_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram12_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram12_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram12_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 4) => \waveYAddress[3]\(9 downto 0),
      ADDRARDADDR(3 downto 2) => \waveRefAddress[3]\(1 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => wave1(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram12_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram12_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveY_reg[3]_17\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram12_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram12_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram1_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \waveYAddress[0]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram1_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram1_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram1_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => waveRef(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => waveRef(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram1_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram1_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveRefOutRam[0]_0\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram1_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram1_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveRefOutRam[0]_0\(8),
      ECCPARITY(7 downto 0) => NLW_Ram1_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram1_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram1_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram1_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram1_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram1_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => \waveYAddress[0]\(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => Q(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => waveRef(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram1_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram1_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveRefOutRam[0]_0\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram1_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram1_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram2_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \waveRefAddress[1]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Ram2_reg_1_0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram2_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram2_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram2_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => waveRef(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => waveRef(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram2_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram2_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveRef_reg[1]_0\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram2_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram2_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveRef_reg[1]_0\(8),
      ECCPARITY(7 downto 0) => NLW_Ram2_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram2_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram2_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram2_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram2_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram2_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => \waveRefAddress[1]\(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => Ram2_reg_1_0(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => waveRef(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram2_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram2_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveRef_reg[1]_0\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram2_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram2_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram3_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \waveRefAddress[2]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Ram3_reg_1_0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram3_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram3_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram3_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => waveRef(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => waveRef(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram3_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram3_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveRef_reg[2]_1\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram3_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram3_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveRef_reg[2]_1\(8),
      ECCPARITY(7 downto 0) => NLW_Ram3_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram3_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram3_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram3_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram3_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram3_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => \waveRefAddress[2]\(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => Ram3_reg_1_0(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => waveRef(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram3_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram3_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveRef_reg[2]_1\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram3_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram3_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram4_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \waveRefAddress[3]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Ram4_reg_1_0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram4_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram4_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram4_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => waveRef(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => waveRef(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram4_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram4_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveRef_reg[3]_2\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram4_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram4_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveRef_reg[3]_2\(8),
      ECCPARITY(7 downto 0) => NLW_Ram4_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram4_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram4_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram4_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram4_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram4_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => \waveRefAddress[3]\(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => Ram4_reg_1_0(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => waveRef(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram4_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram4_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveRef_reg[3]_2\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram4_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram4_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram5_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \waveYAddress[0]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram5_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram5_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram5_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => wave(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => wave(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram5_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram5_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveX_reg[0]_6\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram5_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram5_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveX_reg[0]_6\(8),
      ECCPARITY(7 downto 0) => NLW_Ram5_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram5_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram5_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram5_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram5_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram5_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => \waveYAddress[0]\(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => wave(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram5_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram5_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveX_reg[0]_6\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram5_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram5_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram6_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => \waveYAddress[1]\(9 downto 0),
      ADDRARDADDR(4 downto 3) => \waveRefAddress[1]\(1 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram6_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram6_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram6_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => wave(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => wave(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram6_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram6_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveX_reg[1]_7\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram6_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram6_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveX_reg[1]_7\(8),
      ECCPARITY(7 downto 0) => NLW_Ram6_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram6_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram6_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram6_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram6_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram6_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 4) => \waveYAddress[1]\(9 downto 0),
      ADDRARDADDR(3 downto 2) => \waveRefAddress[1]\(1 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => wave(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram6_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram6_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveX_reg[1]_7\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram6_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram6_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram7_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => \waveYAddress[2]\(8 downto 0),
      ADDRARDADDR(5 downto 3) => \waveRefAddress[2]\(2 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram7_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram7_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram7_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => wave(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => wave(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram7_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram7_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveX_reg[2]_8\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram7_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram7_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveX_reg[2]_8\(8),
      ECCPARITY(7 downto 0) => NLW_Ram7_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram7_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram7_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram7_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram7_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram7_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 5) => \waveYAddress[2]\(8 downto 0),
      ADDRARDADDR(4 downto 2) => \waveRefAddress[2]\(2 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => wave(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram7_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram7_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveX_reg[2]_8\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram7_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram7_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram8_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => \waveYAddress[3]\(9 downto 0),
      ADDRARDADDR(4 downto 3) => \waveRefAddress[3]\(1 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram8_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram8_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram8_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => wave(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => wave(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram8_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram8_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveX_reg[3]_9\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram8_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram8_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveX_reg[3]_9\(8),
      ECCPARITY(7 downto 0) => NLW_Ram8_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram8_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram8_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram8_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram8_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram8_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 4) => \waveYAddress[3]\(9 downto 0),
      ADDRARDADDR(3 downto 2) => \waveRefAddress[3]\(1 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => wave(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram8_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram8_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveX_reg[3]_9\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram8_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram8_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
Ram9_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \waveYAddress[0]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Ram9_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Ram9_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DBITERR => NLW_Ram9_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => wave1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => wave1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_Ram9_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_Ram9_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \waveY_reg[0]_14\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_Ram9_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_Ram9_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \waveY_reg[0]_14\(8),
      ECCPARITY(7 downto 0) => NLW_Ram9_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Ram9_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Ram9_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Ram9_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Ram9_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Ram9_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      IS_CLKBWRCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => \waveYAddress[0]\(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \waveYAddressB[7]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => Ram1_reg_1_0,
      CLKBWRCLK => Ram1_reg_1_1,
      DIADI(15 downto 3) => B"0000000000000",
      DIADI(2 downto 0) => wave1(11 downto 9),
      DIBDI(15 downto 0) => B"0000000000000111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_Ram9_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 3) => NLW_Ram9_reg_1_DOBDO_UNCONNECTED(15 downto 3),
      DOBDO(2 downto 0) => \waveY_reg[0]_14\(11 downto 9),
      DOPADOP(1 downto 0) => NLW_Ram9_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Ram9_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MicroBlaze_Wrapper_XCorr_0_0_XCORR_SV is
  port (
    count : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Ram02_reg_1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Ram02_reg_1_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRefAddress_reg[3][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRefAddress_reg[3][10]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RefAddress[5][11]_i_8_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \waveRefAddress_reg[6][1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RefAddress[3][11]_i_8_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \waveRefAddress_reg[4][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \waveRefAddress_reg[4][0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \waveRefAddress_reg[0][10]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRefAddress_reg[1][9]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \RefAddress_reg[4][11]_i_13_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRefAddress_reg[1][10]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Ram02_reg_1_1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Ram1_reg_1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Ram02_reg_1_2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Ram02_reg_1_3 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Ram03_reg_1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRefAddress_reg[0][10]_1\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    xcorr : out STD_LOGIC_VECTOR ( 35 downto 0 );
    xcorr1 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \waveRef_reg[1]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRefOutRam[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRef_reg[5]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRef_reg[6]_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRef_reg[2]_3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRef_reg[3]_4\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRef_reg[4]_5\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    product1_reg_0 : in STD_LOGIC;
    temp2_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveX_reg[2]_6\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    product_stage2_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveX_reg[3]_7\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    temp6_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveX_reg[6]_8\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    product_stage4_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveX_reg[7]_9\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    temp0_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveX_reg[0]_10\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    product_stage1_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveX_reg[1]_11\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    temp4_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveX_reg[4]_12\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    product_stage3_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveX_reg[5]_13\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveY_reg[2]_14\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveY_reg[3]_15\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveY_reg[6]_16\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveY_reg[7]_17\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveY_reg[0]_18\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveY_reg[1]_19\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveY_reg[4]_20\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveY_reg[5]_21\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MicroBlaze_Wrapper_XCorr_0_0_XCORR_SV : entity is "XCORR_SV";
end MicroBlaze_Wrapper_XCorr_0_0_XCORR_SV;

architecture STRUCTURE of MicroBlaze_Wrapper_XCorr_0_0_XCORR_SV is
  signal \Ref0[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[0][0]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[0][10]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[0][10]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_10_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_11_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_12_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_13_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_14_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_15_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_16_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_17_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_18_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_19_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_20_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_21_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_22_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_23_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_24_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_25_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_26_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_27_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_28_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_29_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_4_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_5_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_6_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_7_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_8_n_0\ : STD_LOGIC;
  signal \Ref0[0][11]_i_9_n_0\ : STD_LOGIC;
  signal \Ref0[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[0][2]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[0][5]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[0][6]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[0][8]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[0][8]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[0][9]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[0][9]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[1][10]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[1][10]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_10_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_11_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_12_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_13_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_14_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_15_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_16_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_17_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_18_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_19_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_20_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_21_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_22_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_23_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_24_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_25_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_26_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_27_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_28_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_4_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_5_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_6_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_7_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_8_n_0\ : STD_LOGIC;
  signal \Ref0[1][11]_i_9_n_0\ : STD_LOGIC;
  signal \Ref0[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[1][1]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[1][2]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[1][4]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[1][5]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[1][5]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[1][6]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[1][6]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[1][8]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[1][8]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[1][9]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[1][9]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[2][0]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[2][0]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[2][10]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[2][10]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_10_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_11_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_12_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_13_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_14_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_15_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_16_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_17_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_18_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_19_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_20_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_21_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_22_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_23_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_24_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_25_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_26_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_27_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_28_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_29_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_30_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_4_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_5_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_6_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_7_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_8_n_0\ : STD_LOGIC;
  signal \Ref0[2][11]_i_9_n_0\ : STD_LOGIC;
  signal \Ref0[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[2][1]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[2][2]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[2][2]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[2][3]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[2][4]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[2][4]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[2][5]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[2][5]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[2][6]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[2][6]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[2][7]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[2][8]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[2][8]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[2][9]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[2][9]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[3][0]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[3][10]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[3][10]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_10_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_11_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_12_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_13_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_14_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_15_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_16_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_17_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_18_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_19_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_20_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_21_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_22_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_23_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_4_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_5_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_6_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_7_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_8_n_0\ : STD_LOGIC;
  signal \Ref0[3][11]_i_9_n_0\ : STD_LOGIC;
  signal \Ref0[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[3][1]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[3][2]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[3][2]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[3][3]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[3][3]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[3][4]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[3][5]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[3][5]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[3][6]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[3][6]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[3][8]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[3][8]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[3][9]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[3][9]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[4][0]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[4][0]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[4][10]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[4][10]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_10_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_11_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_12_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_13_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_14_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_15_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_16_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_17_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_18_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_19_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_20_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_21_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_22_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_23_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_24_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_25_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_26_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_27_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_28_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_4_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_5_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_6_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_7_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_8_n_0\ : STD_LOGIC;
  signal \Ref0[4][11]_i_9_n_0\ : STD_LOGIC;
  signal \Ref0[4][1]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[4][1]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[4][2]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[4][2]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[4][3]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[4][4]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[4][4]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[4][5]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[4][5]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[4][6]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[4][6]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[4][7]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[4][7]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[4][8]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[4][8]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[4][9]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[4][9]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[5][0]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[5][0]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[5][10]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[5][10]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_10_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_11_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_12_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_13_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_14_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_15_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_16_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_17_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_18_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_19_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_20_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_21_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_22_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_23_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_24_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_25_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_26_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_27_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_4_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_5_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_6_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_7_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_8_n_0\ : STD_LOGIC;
  signal \Ref0[5][11]_i_9_n_0\ : STD_LOGIC;
  signal \Ref0[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[5][1]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[5][2]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[5][2]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[5][3]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[5][3]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[5][4]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[5][4]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[5][5]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[5][5]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[5][6]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[5][6]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[5][7]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[5][7]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[5][8]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[5][8]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[5][9]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[5][9]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[6][0]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[6][0]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[6][10]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[6][10]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_10_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_11_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_12_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_13_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_14_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_15_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_16_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_17_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_18_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_19_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_20_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_21_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_22_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_23_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_24_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_25_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_26_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_27_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_28_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_29_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_4_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_5_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_6_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_7_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_8_n_0\ : STD_LOGIC;
  signal \Ref0[6][11]_i_9_n_0\ : STD_LOGIC;
  signal \Ref0[6][1]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[6][1]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[6][2]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[6][2]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[6][3]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[6][3]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[6][4]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[6][4]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[6][5]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[6][5]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[6][6]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[6][6]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[6][7]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[6][7]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[6][8]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[6][8]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[6][9]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[6][9]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[7][0]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[7][0]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[7][10]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[7][10]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_10_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_11_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_12_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_13_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_14_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_15_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_16_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_17_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_18_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_19_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_20_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_21_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_22_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_23_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_24_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_25_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_26_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_27_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_28_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_29_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_4_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_5_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_6_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_7_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_8_n_0\ : STD_LOGIC;
  signal \Ref0[7][11]_i_9_n_0\ : STD_LOGIC;
  signal \Ref0[7][1]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[7][1]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[7][2]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[7][2]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[7][3]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[7][3]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[7][4]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[7][4]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[7][5]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[7][5]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[7][6]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[7][6]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[7][7]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[7][7]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[7][8]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[7][8]_i_3_n_0\ : STD_LOGIC;
  signal \Ref0[7][9]_i_2_n_0\ : STD_LOGIC;
  signal \Ref0[7][9]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[0][10]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[0][11]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress[0][11]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress[0][11]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress[0][11]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress[0][11]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[0][11]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[0][11]_i_9_n_0\ : STD_LOGIC;
  signal \RefAddress[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[0][5]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[0][6]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[0][8]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[0][9]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[1][0]_i_11_n_0\ : STD_LOGIC;
  signal \RefAddress[1][0]_i_12_n_0\ : STD_LOGIC;
  signal \RefAddress[1][0]_i_13_n_0\ : STD_LOGIC;
  signal \RefAddress[1][0]_i_14_n_0\ : STD_LOGIC;
  signal \RefAddress[1][0]_i_15_n_0\ : STD_LOGIC;
  signal \RefAddress[1][0]_i_16_n_0\ : STD_LOGIC;
  signal \RefAddress[1][0]_i_17_n_0\ : STD_LOGIC;
  signal \RefAddress[1][0]_i_18_n_0\ : STD_LOGIC;
  signal \RefAddress[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress[1][0]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress[1][0]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress[1][0]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[1][0]_i_9_n_0\ : STD_LOGIC;
  signal \RefAddress[1][10]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_100_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_101_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_102_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_103_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_104_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_105_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_106_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_107_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_108_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_109_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_110_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_111_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_112_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_113_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_114_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_115_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_116_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_117_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_118_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_119_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_11_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_120_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_121_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_122_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_123_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_124_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_125_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_126_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_127_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_128_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_129_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_130_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_131_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_132_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_133_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_134_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_135_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_14_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_15_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_16_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_17_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_18_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_19_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_20_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_21_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_22_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_23_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_24_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_25_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_28_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_29_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_30_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_32_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_34_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_37_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_38_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_39_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_40_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_42_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_43_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_44_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_45_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_46_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_47_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_48_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_61_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_63_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_64_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_66_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_68_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_70_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_72_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_73_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_74_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_75_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_76_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_78_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_79_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_80_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_82_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_83_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_84_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_85_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_86_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_87_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_89_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_90_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_91_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_92_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_93_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_94_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_95_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_96_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_97_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_98_n_0\ : STD_LOGIC;
  signal \RefAddress[1][11]_i_99_n_0\ : STD_LOGIC;
  signal \RefAddress[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[1][4]_i_10_n_0\ : STD_LOGIC;
  signal \RefAddress[1][4]_i_11_n_0\ : STD_LOGIC;
  signal \RefAddress[1][4]_i_12_n_0\ : STD_LOGIC;
  signal \RefAddress[1][4]_i_13_n_0\ : STD_LOGIC;
  signal \RefAddress[1][4]_i_14_n_0\ : STD_LOGIC;
  signal \RefAddress[1][4]_i_15_n_0\ : STD_LOGIC;
  signal \RefAddress[1][4]_i_16_n_0\ : STD_LOGIC;
  signal \RefAddress[1][4]_i_17_n_0\ : STD_LOGIC;
  signal \RefAddress[1][4]_i_18_n_0\ : STD_LOGIC;
  signal \RefAddress[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[1][4]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[1][4]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[1][4]_i_9_n_0\ : STD_LOGIC;
  signal \RefAddress[1][5]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[1][6]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[1][8]_i_10_n_0\ : STD_LOGIC;
  signal \RefAddress[1][8]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[1][8]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[1][8]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[1][8]_i_9_n_0\ : STD_LOGIC;
  signal \RefAddress[1][9]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[2][0]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[2][0]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress[2][0]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress[2][0]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[2][0]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[2][0]_i_9_n_0\ : STD_LOGIC;
  signal \RefAddress[2][10]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_100_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_101_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_103_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_104_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_105_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_106_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_107_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_108_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_109_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_10_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_110_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_111_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_112_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_113_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_114_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_115_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_116_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_117_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_119_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_120_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_121_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_123_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_124_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_125_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_126_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_127_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_128_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_129_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_12_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_130_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_132_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_133_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_134_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_135_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_136_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_137_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_138_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_139_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_13_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_140_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_16_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_17_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_18_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_19_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_20_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_21_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_22_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_25_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_29_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_30_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_33_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_34_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_35_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_37_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_39_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_40_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_41_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_42_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_44_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_45_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_47_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_49_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_50_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_51_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_52_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_57_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_59_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_61_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_64_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_66_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_68_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_69_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_70_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_71_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_72_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_73_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_74_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_75_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_76_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_77_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_78_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_79_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_80_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_82_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_83_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_84_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_85_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_87_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_88_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_89_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_91_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_92_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_93_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_94_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_95_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_96_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_98_n_0\ : STD_LOGIC;
  signal \RefAddress[2][11]_i_99_n_0\ : STD_LOGIC;
  signal \RefAddress[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[2][2]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[2][4]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[2][5]_i_10_n_0\ : STD_LOGIC;
  signal \RefAddress[2][5]_i_13_n_0\ : STD_LOGIC;
  signal \RefAddress[2][5]_i_14_n_0\ : STD_LOGIC;
  signal \RefAddress[2][5]_i_15_n_0\ : STD_LOGIC;
  signal \RefAddress[2][5]_i_16_n_0\ : STD_LOGIC;
  signal \RefAddress[2][5]_i_17_n_0\ : STD_LOGIC;
  signal \RefAddress[2][5]_i_18_n_0\ : STD_LOGIC;
  signal \RefAddress[2][5]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress[2][5]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress[2][5]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress[2][5]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[2][5]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[2][5]_i_9_n_0\ : STD_LOGIC;
  signal \RefAddress[2][6]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[2][8]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[2][9]_i_10_n_0\ : STD_LOGIC;
  signal \RefAddress[2][9]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress[2][9]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress[2][9]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress[2][9]_i_9_n_0\ : STD_LOGIC;
  signal \RefAddress[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[3][10]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_100_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_101_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_102_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_103_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_104_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_105_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_106_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_107_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_108_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_109_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_110_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_111_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_112_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_113_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_114_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_115_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_116_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_117_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_118_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_119_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_120_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_121_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_122_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_123_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_124_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_125_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_126_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_127_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_128_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_129_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_130_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_13_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_14_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_16_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_19_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_20_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_23_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_24_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_25_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_26_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_27_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_28_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_29_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_30_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_31_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_32_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_33_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_34_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_37_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_39_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_41_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_42_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_44_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_45_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_47_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_48_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_51_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_52_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_53_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_54_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_56_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_57_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_58_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_63_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_65_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_70_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_72_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_76_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_78_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_83_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_84_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_85_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_87_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_88_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_89_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_90_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_91_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_92_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_93_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_94_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_95_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_96_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_97_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_98_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_99_n_0\ : STD_LOGIC;
  signal \RefAddress[3][11]_i_9_n_0\ : STD_LOGIC;
  signal \RefAddress[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[3][2]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[3][3]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[3][4]_i_10_n_0\ : STD_LOGIC;
  signal \RefAddress[3][4]_i_11_n_0\ : STD_LOGIC;
  signal \RefAddress[3][4]_i_12_n_0\ : STD_LOGIC;
  signal \RefAddress[3][4]_i_13_n_0\ : STD_LOGIC;
  signal \RefAddress[3][4]_i_14_n_0\ : STD_LOGIC;
  signal \RefAddress[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[3][4]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[3][4]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[3][4]_i_9_n_0\ : STD_LOGIC;
  signal \RefAddress[3][5]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[3][6]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[3][8]_i_10_n_0\ : STD_LOGIC;
  signal \RefAddress[3][8]_i_11_n_0\ : STD_LOGIC;
  signal \RefAddress[3][8]_i_12_n_0\ : STD_LOGIC;
  signal \RefAddress[3][8]_i_13_n_0\ : STD_LOGIC;
  signal \RefAddress[3][8]_i_14_n_0\ : STD_LOGIC;
  signal \RefAddress[3][8]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[3][8]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[3][8]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[3][8]_i_9_n_0\ : STD_LOGIC;
  signal \RefAddress[3][9]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[4][0]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[4][10]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress[4][10]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress[4][10]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_100_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_101_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_102_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_103_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_104_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_105_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_106_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_107_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_108_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_109_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_10_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_110_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_111_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_112_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_113_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_114_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_115_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_116_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_117_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_118_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_119_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_11_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_120_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_121_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_122_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_123_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_124_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_125_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_126_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_127_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_128_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_129_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_12_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_130_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_131_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_132_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_133_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_134_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_135_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_136_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_137_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_14_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_16_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_17_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_20_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_21_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_22_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_23_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_24_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_25_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_26_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_27_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_28_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_30_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_31_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_32_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_34_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_36_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_38_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_39_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_41_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_43_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_45_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_48_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_49_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_50_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_52_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_53_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_54_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_56_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_57_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_64_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_65_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_66_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_68_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_70_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_71_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_74_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_75_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_76_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_77_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_78_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_79_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_80_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_81_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_82_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_85_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_86_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_87_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_90_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_91_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_92_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_93_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_94_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_95_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_96_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_97_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_98_n_0\ : STD_LOGIC;
  signal \RefAddress[4][11]_i_99_n_0\ : STD_LOGIC;
  signal \RefAddress[4][1]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[4][2]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[4][4]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[4][5]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[4][6]_i_10_n_0\ : STD_LOGIC;
  signal \RefAddress[4][6]_i_13_n_0\ : STD_LOGIC;
  signal \RefAddress[4][6]_i_14_n_0\ : STD_LOGIC;
  signal \RefAddress[4][6]_i_15_n_0\ : STD_LOGIC;
  signal \RefAddress[4][6]_i_16_n_0\ : STD_LOGIC;
  signal \RefAddress[4][6]_i_17_n_0\ : STD_LOGIC;
  signal \RefAddress[4][6]_i_18_n_0\ : STD_LOGIC;
  signal \RefAddress[4][6]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress[4][6]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress[4][6]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress[4][6]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[4][6]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[4][6]_i_9_n_0\ : STD_LOGIC;
  signal \RefAddress[4][7]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[4][8]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[4][9]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[5][0]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[5][10]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_100_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_101_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_102_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_103_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_104_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_105_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_106_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_107_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_108_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_109_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_110_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_111_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_112_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_113_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_114_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_115_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_116_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_117_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_118_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_119_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_11_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_120_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_121_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_122_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_123_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_124_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_125_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_126_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_127_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_128_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_129_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_12_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_130_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_131_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_132_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_133_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_134_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_135_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_136_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_137_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_138_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_139_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_140_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_141_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_142_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_143_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_144_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_145_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_146_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_147_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_148_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_149_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_150_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_151_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_152_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_153_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_15_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_16_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_17_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_18_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_19_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_20_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_21_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_22_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_23_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_24_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_25_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_26_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_29_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_30_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_31_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_34_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_35_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_37_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_39_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_40_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_41_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_42_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_43_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_44_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_46_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_47_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_50_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_51_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_52_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_53_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_67_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_69_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_70_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_72_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_74_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_76_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_78_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_79_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_80_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_81_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_82_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_85_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_88_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_89_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_90_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_91_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_92_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_93_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_95_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_96_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_97_n_0\ : STD_LOGIC;
  signal \RefAddress[5][11]_i_98_n_0\ : STD_LOGIC;
  signal \RefAddress[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[5][1]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress[5][1]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress[5][1]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress[5][2]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[5][3]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[5][4]_i_11_n_0\ : STD_LOGIC;
  signal \RefAddress[5][4]_i_12_n_0\ : STD_LOGIC;
  signal \RefAddress[5][4]_i_13_n_0\ : STD_LOGIC;
  signal \RefAddress[5][4]_i_14_n_0\ : STD_LOGIC;
  signal \RefAddress[5][4]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress[5][4]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress[5][4]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress[5][4]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[5][4]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[5][5]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[5][6]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[5][7]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[5][8]_i_11_n_0\ : STD_LOGIC;
  signal \RefAddress[5][8]_i_12_n_0\ : STD_LOGIC;
  signal \RefAddress[5][8]_i_13_n_0\ : STD_LOGIC;
  signal \RefAddress[5][8]_i_14_n_0\ : STD_LOGIC;
  signal \RefAddress[5][8]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress[5][8]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress[5][8]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress[5][8]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[5][8]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[5][9]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[6][0]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[6][10]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_100_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_101_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_102_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_103_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_105_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_106_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_107_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_10_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_110_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_111_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_113_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_114_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_116_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_117_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_119_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_120_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_121_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_122_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_123_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_124_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_125_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_126_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_12_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_14_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_17_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_21_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_24_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_25_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_26_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_27_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_28_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_29_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_30_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_32_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_33_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_34_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_36_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_38_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_41_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_43_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_45_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_46_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_48_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_49_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_50_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_54_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_55_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_56_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_57_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_58_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_59_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_63_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_64_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_65_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_66_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_67_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_70_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_71_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_73_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_74_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_75_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_77_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_78_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_80_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_81_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_82_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_83_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_84_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_86_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_87_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_88_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_90_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_91_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_92_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_93_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_94_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_95_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_96_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_97_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_98_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_99_n_0\ : STD_LOGIC;
  signal \RefAddress[6][11]_i_9_n_0\ : STD_LOGIC;
  signal \RefAddress[6][1]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[6][2]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[6][3]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[6][4]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[6][5]_i_10_n_0\ : STD_LOGIC;
  signal \RefAddress[6][5]_i_11_n_0\ : STD_LOGIC;
  signal \RefAddress[6][5]_i_12_n_0\ : STD_LOGIC;
  signal \RefAddress[6][5]_i_13_n_0\ : STD_LOGIC;
  signal \RefAddress[6][5]_i_14_n_0\ : STD_LOGIC;
  signal \RefAddress[6][5]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[6][5]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[6][5]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[6][5]_i_9_n_0\ : STD_LOGIC;
  signal \RefAddress[6][6]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[6][7]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[6][8]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[6][9]_i_10_n_0\ : STD_LOGIC;
  signal \RefAddress[6][9]_i_11_n_0\ : STD_LOGIC;
  signal \RefAddress[6][9]_i_12_n_0\ : STD_LOGIC;
  signal \RefAddress[6][9]_i_13_n_0\ : STD_LOGIC;
  signal \RefAddress[6][9]_i_14_n_0\ : STD_LOGIC;
  signal \RefAddress[6][9]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress[6][9]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress[6][9]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress[6][9]_i_9_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][0]_i_10_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][0]_i_10_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][0]_i_10_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][0]_i_10_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][0]_i_10_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][0]_i_10_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][0]_i_10_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][0]_i_10_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][0]_i_6_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][0]_i_6_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][0]_i_8_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][0]_i_8_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_10_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_10_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_10_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_10_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_10_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_12_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_12_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_12_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_12_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_12_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_12_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_12_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_12_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_13_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_13_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_26_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_26_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_26_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_26_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_27_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_31_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_31_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_31_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_31_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_31_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_31_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_31_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_31_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_33_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_33_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_33_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_33_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_33_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_33_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_33_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_33_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_35_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_35_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_36_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_36_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_41_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_41_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_41_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_41_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_41_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_41_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_41_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_41_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_49_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_49_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_50_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_50_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_50_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_50_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_50_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_50_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_50_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_50_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_51_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_51_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_51_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_51_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_51_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_51_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_51_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_51_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_52_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_52_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_52_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_52_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_52_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_52_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_52_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_52_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_53_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_53_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_53_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_53_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_53_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_53_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_53_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_53_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_54_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_54_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_54_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_54_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_54_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_54_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_54_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_54_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_55_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_55_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_55_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_55_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_55_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_55_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_55_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_55_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_56_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_56_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_57_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_57_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_57_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_57_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_57_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_57_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_57_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_57_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_58_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_58_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_58_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_58_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_58_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_58_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_58_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_58_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_59_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_59_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_59_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_59_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_59_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_59_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_59_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_59_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_60_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_60_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_60_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_60_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_60_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_60_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_60_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_60_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_62_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_62_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_62_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_62_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_62_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_62_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_62_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_62_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_65_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_65_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_65_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_65_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_65_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_65_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_65_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_65_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_67_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_67_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_69_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_69_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_71_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_71_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_71_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_71_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_77_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_77_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_77_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_77_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_77_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_81_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_81_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_81_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_81_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_81_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_81_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_81_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_81_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_88_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_88_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_88_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_88_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_88_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_88_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_88_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_88_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_9_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_9_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_9_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_9_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][11]_i_9_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_3_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_3_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_3_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_3_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_3_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_3_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_4_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_4_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_4_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_4_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_4_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_4_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_5_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_5_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_5_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_6_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_6_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][4]_i_6_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_3_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_3_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_3_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_3_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_3_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_3_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_3_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_4_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_4_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_4_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_4_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_4_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_4_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_4_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_5_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_5_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_5_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_6_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_6_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[1][8]_i_6_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][0]_i_5_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][0]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][0]_i_6_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][0]_i_6_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][0]_i_6_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][0]_i_6_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][0]_i_6_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][0]_i_6_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][0]_i_6_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_102_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_102_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_102_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_102_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_102_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_102_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_102_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_102_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_118_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_11_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_11_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_11_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_122_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_131_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_14_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_14_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_14_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_14_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_14_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_14_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_14_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_14_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_15_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_23_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_23_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_23_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_23_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_23_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_23_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_23_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_23_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_24_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_24_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_24_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_24_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_24_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_24_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_24_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_24_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_26_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_26_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_26_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_26_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_26_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_26_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_26_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_26_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_27_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_27_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_27_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_27_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_27_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_27_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_27_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_27_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_28_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_28_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_28_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_28_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_28_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_28_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_28_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_28_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_31_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_31_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_31_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_31_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_31_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_31_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_31_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_31_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_32_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_36_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_36_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_36_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_36_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_36_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_36_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_36_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_36_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_38_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_38_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_38_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_38_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_38_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_38_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_38_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_38_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_43_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_46_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_46_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_46_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_48_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_48_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_48_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_53_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_53_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_53_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_53_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_53_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_53_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_53_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_53_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_54_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_54_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_54_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_54_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_54_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_54_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_54_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_54_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_55_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_55_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_55_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_55_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_55_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_55_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_55_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_55_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_56_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_56_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_56_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_56_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_56_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_56_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_56_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_56_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_58_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_58_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_58_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_58_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_58_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_58_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_58_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_58_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_60_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_62_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_62_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_62_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_62_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_62_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_62_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_62_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_62_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_63_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_63_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_63_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_63_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_63_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_63_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_63_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_63_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_65_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_65_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_65_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_65_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_65_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_65_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_65_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_65_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_67_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_67_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_67_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_67_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_67_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_67_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_67_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_67_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_81_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_81_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_81_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_81_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_81_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_81_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_81_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_81_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_86_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_86_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_86_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_86_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_86_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_86_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_86_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_86_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_90_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_90_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_90_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_90_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_90_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_90_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_90_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_90_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_97_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_97_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_97_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_97_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_97_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_97_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_97_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_97_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_9_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_9_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][11]_i_9_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_11_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_11_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_11_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_11_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_11_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_11_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_11_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_12_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_12_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_12_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_12_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_12_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_12_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_12_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_2_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_2_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_2_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_2_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_2_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_2_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_3_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_3_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_3_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_3_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_3_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][5]_i_3_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_2_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_2_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_2_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_2_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_2_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_2_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_2_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_3_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_3_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_3_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_3_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_3_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_3_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_3_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_7_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_7_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_7_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_7_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_7_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_7_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_7_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_7_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_8_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_8_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_8_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_8_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_8_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_8_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_8_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[2][9]_i_8_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_10_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_10_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_10_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_10_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_10_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_11_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_11_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_11_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_11_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_11_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_12_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_12_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_12_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_12_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_12_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_12_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_12_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_12_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_15_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_15_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_17_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_17_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_17_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_17_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_17_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_17_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_17_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_17_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_18_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_18_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_21_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_21_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_21_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_21_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_21_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_21_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_21_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_21_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_22_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_22_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_35_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_35_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_35_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_35_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_35_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_35_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_35_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_35_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_36_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_36_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_38_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_38_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_38_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_38_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_38_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_40_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_40_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_40_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_40_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_40_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_43_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_43_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_43_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_43_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_43_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_43_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_43_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_43_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_46_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_46_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_46_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_46_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_46_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_46_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_46_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_49_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_49_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_49_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_49_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_49_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_49_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_49_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_50_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_50_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_50_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_50_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_50_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_50_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_50_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_50_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_55_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_55_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_55_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_55_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_55_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_55_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_55_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_55_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_59_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_59_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_59_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_59_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_59_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_59_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_59_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_59_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_60_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_60_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_60_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_60_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_60_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_60_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_60_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_60_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_61_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_61_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_61_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_61_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_61_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_61_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_61_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_61_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_62_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_62_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_62_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_62_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_62_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_62_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_62_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_64_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_64_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_64_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_64_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_64_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_64_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_64_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_66_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_66_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_66_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_66_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_66_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_66_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_66_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_66_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_67_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_67_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_67_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_67_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_67_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_67_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_67_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_67_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_68_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_68_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_68_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_68_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_68_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_68_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_68_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_69_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_69_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_69_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_69_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_69_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_69_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_69_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_69_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_71_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_71_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_71_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_71_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_71_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_71_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_71_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_73_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_73_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_74_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_74_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_75_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_75_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_75_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_75_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_75_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_75_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_75_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_75_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_77_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_77_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_79_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_79_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_79_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_79_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_79_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_79_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_79_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_80_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_80_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_81_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_81_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_81_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_81_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_81_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_81_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_81_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_81_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_82_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_82_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_82_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_82_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_82_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_82_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_82_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_82_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_86_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_86_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_86_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_86_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_86_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_86_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][11]_i_86_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_3_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_3_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_3_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_3_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_3_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_3_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_4_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_4_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_4_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_4_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_4_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_4_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_5_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_5_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_5_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_5_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_5_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_5_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_6_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_6_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_6_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_6_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_6_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][4]_i_6_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_3_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_3_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_3_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_3_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_3_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_3_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_3_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_4_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_4_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_4_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_4_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_4_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_4_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_4_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_5_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_5_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_5_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_5_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_5_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_5_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_5_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_6_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_6_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_6_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_6_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_6_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_6_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[3][8]_i_6_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][10]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][10]_i_2_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][10]_i_2_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][10]_i_2_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][10]_i_2_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][10]_i_2_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][10]_i_2_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][10]_i_2_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][10]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][10]_i_3_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][10]_i_3_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][10]_i_3_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][10]_i_3_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][10]_i_3_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][10]_i_3_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][10]_i_3_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_13_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_15_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_15_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_15_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_15_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_15_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_15_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_18_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_18_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_18_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_18_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_18_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_18_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_18_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_18_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_19_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_19_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_19_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_19_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_19_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_19_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_29_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_29_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_29_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_29_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_29_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_29_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_33_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_33_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_33_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_33_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_33_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_33_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_35_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_35_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_35_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_35_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_35_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_35_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_37_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_37_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_37_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_37_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_37_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_37_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_37_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_37_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_40_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_42_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_44_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_44_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_44_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_44_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_44_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_44_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_44_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_44_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_46_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_46_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_46_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_46_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_46_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_46_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_46_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_46_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_47_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_47_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_47_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_47_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_47_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_47_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_47_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_47_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_51_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_51_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_51_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_51_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_51_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_51_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_51_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_51_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_55_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_55_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_55_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_55_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_55_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_55_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_55_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_55_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_58_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_58_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_58_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_58_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_58_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_58_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_59_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_59_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_59_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_59_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_59_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_59_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_59_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_59_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_60_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_60_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_60_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_60_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_60_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_60_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_60_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_60_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_61_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_61_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_61_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_61_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_61_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_61_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_62_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_62_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_62_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_62_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_62_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_62_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_63_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_63_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_63_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_63_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_63_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_63_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_63_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_63_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_67_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_67_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_67_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_67_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_67_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_67_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_67_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_67_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_69_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_69_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_69_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_69_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_69_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_69_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_69_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_69_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_72_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_72_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_72_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_72_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_72_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_72_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_72_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_72_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_73_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_73_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_73_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_73_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_73_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_73_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_73_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_73_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_83_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_83_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_83_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_83_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_83_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_83_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_83_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_83_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_84_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_84_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_84_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_84_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_84_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_84_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_84_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_84_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_88_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_88_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_88_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_88_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_88_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_88_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_88_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_88_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_89_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_89_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_89_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_89_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_89_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_89_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_89_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_89_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][11]_i_9_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_11_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_11_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_11_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_11_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_11_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_11_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_11_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_12_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_12_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_12_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_12_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_12_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_12_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_12_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_2_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_2_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_2_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_2_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_2_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_2_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_3_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_3_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_3_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_3_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_3_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[4][6]_i_3_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_10_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_10_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_10_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_10_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_10_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_13_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_13_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_13_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_13_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_13_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_13_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_13_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_13_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_14_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_14_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_27_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_27_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_27_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_27_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_27_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_27_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_27_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_27_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_28_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_28_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_32_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_32_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_32_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_32_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_32_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_32_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_32_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_32_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_33_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_33_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_36_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_36_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_36_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_36_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_36_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_36_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_36_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_36_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_38_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_38_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_45_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_45_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_45_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_45_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_45_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_48_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_48_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_48_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_48_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_48_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_49_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_49_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_49_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_49_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_49_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_49_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_49_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_49_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_54_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_54_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_54_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_54_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_54_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_54_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_54_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_55_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_55_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_55_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_55_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_55_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_55_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_55_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_55_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_56_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_56_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_56_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_56_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_56_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_56_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_56_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_56_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_57_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_57_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_57_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_57_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_57_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_57_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_57_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_58_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_58_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_59_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_59_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_59_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_59_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_59_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_59_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_59_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_59_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_60_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_60_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_60_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_60_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_60_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_60_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_60_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_60_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_61_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_61_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_61_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_61_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_61_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_61_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_61_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_61_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_62_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_62_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_62_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_62_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_62_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_62_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_62_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_63_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_63_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_64_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_64_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_64_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_64_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_64_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_64_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_64_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_64_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_65_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_65_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_65_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_65_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_65_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_65_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_65_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_65_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_66_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_66_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_66_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_66_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_66_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_66_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_66_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_68_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_68_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_68_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_68_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_68_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_68_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_68_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_68_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_71_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_71_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_71_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_71_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_71_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_71_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_71_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_73_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_73_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_75_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_75_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_77_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_77_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_77_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_77_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_77_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_77_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_77_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_77_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_83_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_83_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_83_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_83_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_83_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_83_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_83_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_84_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_84_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_84_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_84_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_84_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_84_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_84_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_84_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_86_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_86_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_86_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_86_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_86_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_86_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_86_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_87_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_87_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_87_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_87_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_87_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_87_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_87_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_87_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_94_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_94_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_94_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_94_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_94_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_94_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_94_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_94_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_99_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_99_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_99_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_99_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_99_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_99_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_99_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_9_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_9_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_9_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_9_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][11]_i_9_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][1]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][1]_i_3_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][1]_i_3_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][1]_i_3_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][1]_i_3_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][1]_i_3_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][1]_i_3_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][1]_i_3_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_10_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_10_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_10_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_10_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_10_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_10_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_10_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_2_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_2_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_2_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_2_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_2_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_2_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_3_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_3_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_3_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_3_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_3_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_3_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_9_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_9_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_9_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_9_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_9_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_9_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][4]_i_9_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_10_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_10_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_10_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_10_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_10_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_10_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_10_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_10_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_2_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_2_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_2_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_2_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_2_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_2_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_2_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_2_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_3_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_3_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_3_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_3_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_3_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_3_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_3_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_9_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_9_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_9_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_9_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_9_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_9_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_9_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[5][8]_i_9_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_104_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_108_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_109_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_112_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_112_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_112_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_112_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_112_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_112_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_112_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_115_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_115_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_115_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_115_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_115_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_115_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_115_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_118_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_118_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_118_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_118_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_118_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_118_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_118_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_11_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_11_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_11_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_13_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_13_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_13_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_15_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_15_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_15_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_15_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_15_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_15_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_15_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_15_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_16_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_18_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_18_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_18_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_18_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_18_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_18_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_18_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_18_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_19_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_19_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_19_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_19_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_19_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_19_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_19_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_20_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_20_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_20_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_20_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_20_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_20_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_20_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_22_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_22_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_22_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_22_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_22_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_22_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_22_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_22_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_23_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_23_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_23_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_23_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_23_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_23_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_23_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_31_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_31_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_31_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_31_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_31_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_31_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_31_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_31_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_35_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_35_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_35_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_35_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_35_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_35_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_35_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_35_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_37_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_37_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_37_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_37_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_37_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_37_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_37_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_37_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_39_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_40_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_40_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_40_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_42_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_42_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_42_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_44_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_47_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_51_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_51_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_51_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_51_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_51_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_51_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_51_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_51_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_52_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_52_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_52_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_52_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_52_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_52_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_52_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_52_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_53_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_53_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_53_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_53_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_53_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_53_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_53_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_60_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_60_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_60_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_60_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_60_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_60_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_60_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_60_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_61_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_61_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_61_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_61_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_61_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_61_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_61_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_61_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_62_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_62_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_62_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_62_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_62_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_62_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_62_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_62_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_68_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_68_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_68_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_68_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_68_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_68_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_68_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_68_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_69_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_69_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_69_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_69_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_69_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_69_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_69_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_72_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_76_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_76_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_76_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_76_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_76_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_76_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_76_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_76_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_79_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_79_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_79_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_79_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_79_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_79_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_79_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_79_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_85_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_85_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_85_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_85_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_85_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_85_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_85_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_85_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_89_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_89_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_89_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_89_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_89_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_89_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_89_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][11]_i_89_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_3_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_3_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_3_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_3_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_3_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_3_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_4_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_4_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_4_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_4_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_4_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_4_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_5_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_5_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_5_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_5_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_5_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_5_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_6_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_6_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_6_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_6_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_6_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][5]_i_6_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_3_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_3_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_3_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_3_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_3_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_3_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_3_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_3_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_4_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_4_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_4_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_4_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_4_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_4_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_4_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_4_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_5_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_5_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_5_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_5_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_5_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_5_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_5_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_5_n_7\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_6_n_0\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_6_n_1\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_6_n_2\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_6_n_3\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_6_n_4\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_6_n_5\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_6_n_6\ : STD_LOGIC;
  signal \RefAddress_reg[6][9]_i_6_n_7\ : STD_LOGIC;
  signal \^count\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal count1 : STD_LOGIC;
  signal \count1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \count1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \count1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \count1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \count1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \count1_carry__0_n_2\ : STD_LOGIC;
  signal \count1_carry__0_n_3\ : STD_LOGIC;
  signal count1_carry_i_1_n_0 : STD_LOGIC;
  signal count1_carry_i_2_n_0 : STD_LOGIC;
  signal count1_carry_i_3_n_0 : STD_LOGIC;
  signal count1_carry_i_4_n_0 : STD_LOGIC;
  signal count1_carry_i_5_n_0 : STD_LOGIC;
  signal count1_carry_i_6_n_0 : STD_LOGIC;
  signal count1_carry_i_7_n_0 : STD_LOGIC;
  signal count1_carry_n_0 : STD_LOGIC;
  signal count1_carry_n_1 : STD_LOGIC;
  signal count1_carry_n_2 : STD_LOGIC;
  signal count1_carry_n_3 : STD_LOGIC;
  signal \countMulti[0]_i_2_n_0\ : STD_LOGIC;
  signal countMulti_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \countMulti_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \countMulti_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \countMulti_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \countMulti_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \countMulti_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \countMulti_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \countMulti_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \countMulti_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \countMulti_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \countMulti_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \countMulti_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \countMulti_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \countMulti_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \countMulti_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \countMulti_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \countMulti_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \countMulti_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \countMulti_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \countMulti_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \countMulti_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \countMulti_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \countMulti_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \countMulti_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \countMulti_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \countMulti_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \countMulti_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \countMulti_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \countMulti_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \countMulti_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \countMulti_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \countMulti_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \countMulti_reg__0\ : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal \count[15]_i_1_n_0\ : STD_LOGIC;
  signal \count[15]_i_2_n_0\ : STD_LOGIC;
  signal \count[15]_i_4_n_0\ : STD_LOGIC;
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \mux/p_0_in\ : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal \mux/p_2_in\ : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \mux/p_3_in\ : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \p_0_in__10\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \p_0_in__11\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \p_0_in__12\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \p_0_in__13\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \p_0_out_inferred__5/i__carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__1_n_4\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__1_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__1_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__1_n_7\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__2_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__2_n_7\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_4\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_6\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \p_10_in__25_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry__0_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry__0_n_1\ : STD_LOGIC;
  signal \p_10_in__25_carry__0_n_2\ : STD_LOGIC;
  signal \p_10_in__25_carry__0_n_3\ : STD_LOGIC;
  signal \p_10_in__25_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry_n_0\ : STD_LOGIC;
  signal \p_10_in__25_carry_n_1\ : STD_LOGIC;
  signal \p_10_in__25_carry_n_2\ : STD_LOGIC;
  signal \p_10_in__25_carry_n_3\ : STD_LOGIC;
  signal \p_10_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_10_in_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_10_in_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_10_in_carry__0_n_0\ : STD_LOGIC;
  signal \p_10_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_10_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_10_in_carry__0_n_3\ : STD_LOGIC;
  signal \p_10_in_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_10_in_carry__1_n_0\ : STD_LOGIC;
  signal \p_10_in_carry__1_n_1\ : STD_LOGIC;
  signal \p_10_in_carry__1_n_2\ : STD_LOGIC;
  signal \p_10_in_carry__1_n_3\ : STD_LOGIC;
  signal \p_10_in_carry__2_n_2\ : STD_LOGIC;
  signal p_10_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_10_in_carry_n_0 : STD_LOGIC;
  signal p_10_in_carry_n_1 : STD_LOGIC;
  signal p_10_in_carry_n_2 : STD_LOGIC;
  signal p_10_in_carry_n_3 : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal \p_11_in__25_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry__0_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry__0_n_1\ : STD_LOGIC;
  signal \p_11_in__25_carry__0_n_2\ : STD_LOGIC;
  signal \p_11_in__25_carry__0_n_3\ : STD_LOGIC;
  signal \p_11_in__25_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry_n_0\ : STD_LOGIC;
  signal \p_11_in__25_carry_n_1\ : STD_LOGIC;
  signal \p_11_in__25_carry_n_2\ : STD_LOGIC;
  signal \p_11_in__25_carry_n_3\ : STD_LOGIC;
  signal \p_11_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_11_in_carry__0_n_0\ : STD_LOGIC;
  signal \p_11_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_11_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_11_in_carry__0_n_3\ : STD_LOGIC;
  signal \p_11_in_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_11_in_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_11_in_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_11_in_carry__1_n_0\ : STD_LOGIC;
  signal \p_11_in_carry__1_n_1\ : STD_LOGIC;
  signal \p_11_in_carry__1_n_2\ : STD_LOGIC;
  signal \p_11_in_carry__1_n_3\ : STD_LOGIC;
  signal \p_11_in_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_11_in_carry__2_n_2\ : STD_LOGIC;
  signal p_11_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_11_in_carry_i_2_n_0 : STD_LOGIC;
  signal p_11_in_carry_i_3_n_0 : STD_LOGIC;
  signal p_11_in_carry_n_0 : STD_LOGIC;
  signal p_11_in_carry_n_1 : STD_LOGIC;
  signal p_11_in_carry_n_2 : STD_LOGIC;
  signal p_11_in_carry_n_3 : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal \p_13_in__29_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry__0_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry__0_n_1\ : STD_LOGIC;
  signal \p_13_in__29_carry__0_n_2\ : STD_LOGIC;
  signal \p_13_in__29_carry__0_n_3\ : STD_LOGIC;
  signal \p_13_in__29_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry_n_0\ : STD_LOGIC;
  signal \p_13_in__29_carry_n_1\ : STD_LOGIC;
  signal \p_13_in__29_carry_n_2\ : STD_LOGIC;
  signal \p_13_in__29_carry_n_3\ : STD_LOGIC;
  signal \p_13_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_13_in_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_13_in_carry__0_n_0\ : STD_LOGIC;
  signal \p_13_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_13_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_13_in_carry__0_n_3\ : STD_LOGIC;
  signal \p_13_in_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_13_in_carry__1_n_0\ : STD_LOGIC;
  signal \p_13_in_carry__1_n_1\ : STD_LOGIC;
  signal \p_13_in_carry__1_n_2\ : STD_LOGIC;
  signal \p_13_in_carry__1_n_3\ : STD_LOGIC;
  signal \p_13_in_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_13_in_carry__2_n_0\ : STD_LOGIC;
  signal \p_13_in_carry__2_n_2\ : STD_LOGIC;
  signal \p_13_in_carry__2_n_3\ : STD_LOGIC;
  signal p_13_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_13_in_carry_i_2_n_0 : STD_LOGIC;
  signal p_13_in_carry_n_0 : STD_LOGIC;
  signal p_13_in_carry_n_1 : STD_LOGIC;
  signal p_13_in_carry_n_2 : STD_LOGIC;
  signal p_13_in_carry_n_3 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal \p_14_in__29_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry__0_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry__0_n_1\ : STD_LOGIC;
  signal \p_14_in__29_carry__0_n_2\ : STD_LOGIC;
  signal \p_14_in__29_carry__0_n_3\ : STD_LOGIC;
  signal \p_14_in__29_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry_n_0\ : STD_LOGIC;
  signal \p_14_in__29_carry_n_1\ : STD_LOGIC;
  signal \p_14_in__29_carry_n_2\ : STD_LOGIC;
  signal \p_14_in__29_carry_n_3\ : STD_LOGIC;
  signal \p_14_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_14_in_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_14_in_carry__0_n_0\ : STD_LOGIC;
  signal \p_14_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_14_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_14_in_carry__0_n_3\ : STD_LOGIC;
  signal \p_14_in_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_14_in_carry__1_n_0\ : STD_LOGIC;
  signal \p_14_in_carry__1_n_1\ : STD_LOGIC;
  signal \p_14_in_carry__1_n_2\ : STD_LOGIC;
  signal \p_14_in_carry__1_n_3\ : STD_LOGIC;
  signal \p_14_in_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_14_in_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_14_in_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \p_14_in_carry__2_n_0\ : STD_LOGIC;
  signal \p_14_in_carry__2_n_2\ : STD_LOGIC;
  signal \p_14_in_carry__2_n_3\ : STD_LOGIC;
  signal p_14_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_14_in_carry_i_2_n_0 : STD_LOGIC;
  signal p_14_in_carry_n_0 : STD_LOGIC;
  signal p_14_in_carry_n_1 : STD_LOGIC;
  signal p_14_in_carry_n_2 : STD_LOGIC;
  signal p_14_in_carry_n_3 : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal \p_16_in__27_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry__0_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry__0_n_1\ : STD_LOGIC;
  signal \p_16_in__27_carry__0_n_2\ : STD_LOGIC;
  signal \p_16_in__27_carry__0_n_3\ : STD_LOGIC;
  signal \p_16_in__27_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry_n_0\ : STD_LOGIC;
  signal \p_16_in__27_carry_n_1\ : STD_LOGIC;
  signal \p_16_in__27_carry_n_2\ : STD_LOGIC;
  signal \p_16_in__27_carry_n_3\ : STD_LOGIC;
  signal \p_16_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_16_in_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_16_in_carry__0_n_0\ : STD_LOGIC;
  signal \p_16_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_16_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_16_in_carry__0_n_3\ : STD_LOGIC;
  signal \p_16_in_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_16_in_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_16_in_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_16_in_carry__1_n_0\ : STD_LOGIC;
  signal \p_16_in_carry__1_n_1\ : STD_LOGIC;
  signal \p_16_in_carry__1_n_2\ : STD_LOGIC;
  signal \p_16_in_carry__1_n_3\ : STD_LOGIC;
  signal \p_16_in_carry__2_n_1\ : STD_LOGIC;
  signal \p_16_in_carry__2_n_3\ : STD_LOGIC;
  signal p_16_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_16_in_carry_i_2_n_0 : STD_LOGIC;
  signal p_16_in_carry_n_0 : STD_LOGIC;
  signal p_16_in_carry_n_1 : STD_LOGIC;
  signal p_16_in_carry_n_2 : STD_LOGIC;
  signal p_16_in_carry_n_3 : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal \p_17_in__27_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry__0_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry__0_n_1\ : STD_LOGIC;
  signal \p_17_in__27_carry__0_n_2\ : STD_LOGIC;
  signal \p_17_in__27_carry__0_n_3\ : STD_LOGIC;
  signal \p_17_in__27_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry_n_0\ : STD_LOGIC;
  signal \p_17_in__27_carry_n_1\ : STD_LOGIC;
  signal \p_17_in__27_carry_n_2\ : STD_LOGIC;
  signal \p_17_in__27_carry_n_3\ : STD_LOGIC;
  signal \p_17_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_17_in_carry__0_n_0\ : STD_LOGIC;
  signal \p_17_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_17_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_17_in_carry__0_n_3\ : STD_LOGIC;
  signal \p_17_in_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_17_in_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_17_in_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_17_in_carry__1_n_0\ : STD_LOGIC;
  signal \p_17_in_carry__1_n_1\ : STD_LOGIC;
  signal \p_17_in_carry__1_n_2\ : STD_LOGIC;
  signal \p_17_in_carry__1_n_3\ : STD_LOGIC;
  signal \p_17_in_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_17_in_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_17_in_carry__2_n_1\ : STD_LOGIC;
  signal \p_17_in_carry__2_n_3\ : STD_LOGIC;
  signal p_17_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_17_in_carry_i_2_n_0 : STD_LOGIC;
  signal p_17_in_carry_i_3_n_0 : STD_LOGIC;
  signal p_17_in_carry_n_0 : STD_LOGIC;
  signal p_17_in_carry_n_1 : STD_LOGIC;
  signal p_17_in_carry_n_2 : STD_LOGIC;
  signal p_17_in_carry_n_3 : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal \p_19_in__29_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry__0_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry__0_n_1\ : STD_LOGIC;
  signal \p_19_in__29_carry__0_n_2\ : STD_LOGIC;
  signal \p_19_in__29_carry__0_n_3\ : STD_LOGIC;
  signal \p_19_in__29_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry_n_0\ : STD_LOGIC;
  signal \p_19_in__29_carry_n_1\ : STD_LOGIC;
  signal \p_19_in__29_carry_n_2\ : STD_LOGIC;
  signal \p_19_in__29_carry_n_3\ : STD_LOGIC;
  signal \p_19_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_19_in_carry__0_n_0\ : STD_LOGIC;
  signal \p_19_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_19_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_19_in_carry__0_n_3\ : STD_LOGIC;
  signal \p_19_in_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_19_in_carry__1_n_0\ : STD_LOGIC;
  signal \p_19_in_carry__1_n_1\ : STD_LOGIC;
  signal \p_19_in_carry__1_n_2\ : STD_LOGIC;
  signal \p_19_in_carry__1_n_3\ : STD_LOGIC;
  signal \p_19_in_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_19_in_carry__2_n_0\ : STD_LOGIC;
  signal \p_19_in_carry__2_n_2\ : STD_LOGIC;
  signal \p_19_in_carry__2_n_3\ : STD_LOGIC;
  signal p_19_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_19_in_carry_i_2_n_0 : STD_LOGIC;
  signal p_19_in_carry_i_3_n_0 : STD_LOGIC;
  signal p_19_in_carry_n_0 : STD_LOGIC;
  signal p_19_in_carry_n_1 : STD_LOGIC;
  signal p_19_in_carry_n_2 : STD_LOGIC;
  signal p_19_in_carry_n_3 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__29_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry__0_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry__0_n_1\ : STD_LOGIC;
  signal \p_1_in__29_carry__0_n_2\ : STD_LOGIC;
  signal \p_1_in__29_carry__0_n_3\ : STD_LOGIC;
  signal \p_1_in__29_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry_n_0\ : STD_LOGIC;
  signal \p_1_in__29_carry_n_1\ : STD_LOGIC;
  signal \p_1_in__29_carry_n_2\ : STD_LOGIC;
  signal \p_1_in__29_carry_n_3\ : STD_LOGIC;
  signal \p_1_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_1_in_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_1_in_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_1_in_carry__0_n_0\ : STD_LOGIC;
  signal \p_1_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_1_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_1_in_carry__0_n_3\ : STD_LOGIC;
  signal \p_1_in_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_1_in_carry__1_n_0\ : STD_LOGIC;
  signal \p_1_in_carry__1_n_1\ : STD_LOGIC;
  signal \p_1_in_carry__1_n_2\ : STD_LOGIC;
  signal \p_1_in_carry__1_n_3\ : STD_LOGIC;
  signal \p_1_in_carry__2_n_0\ : STD_LOGIC;
  signal \p_1_in_carry__2_n_2\ : STD_LOGIC;
  signal \p_1_in_carry__2_n_3\ : STD_LOGIC;
  signal p_1_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_1_in_carry_n_0 : STD_LOGIC;
  signal p_1_in_carry_n_1 : STD_LOGIC;
  signal p_1_in_carry_n_2 : STD_LOGIC;
  signal p_1_in_carry_n_3 : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal \p_20_in__29_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry__0_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry__0_n_1\ : STD_LOGIC;
  signal \p_20_in__29_carry__0_n_2\ : STD_LOGIC;
  signal \p_20_in__29_carry__0_n_3\ : STD_LOGIC;
  signal \p_20_in__29_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry_n_0\ : STD_LOGIC;
  signal \p_20_in__29_carry_n_1\ : STD_LOGIC;
  signal \p_20_in__29_carry_n_2\ : STD_LOGIC;
  signal \p_20_in__29_carry_n_3\ : STD_LOGIC;
  signal \p_20_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_20_in_carry__0_n_0\ : STD_LOGIC;
  signal \p_20_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_20_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_20_in_carry__0_n_3\ : STD_LOGIC;
  signal \p_20_in_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_20_in_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_20_in_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_20_in_carry__1_n_0\ : STD_LOGIC;
  signal \p_20_in_carry__1_n_1\ : STD_LOGIC;
  signal \p_20_in_carry__1_n_2\ : STD_LOGIC;
  signal \p_20_in_carry__1_n_3\ : STD_LOGIC;
  signal \p_20_in_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_20_in_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_20_in_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \p_20_in_carry__2_n_0\ : STD_LOGIC;
  signal \p_20_in_carry__2_n_2\ : STD_LOGIC;
  signal \p_20_in_carry__2_n_3\ : STD_LOGIC;
  signal p_20_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_20_in_carry_i_2_n_0 : STD_LOGIC;
  signal p_20_in_carry_i_3_n_0 : STD_LOGIC;
  signal p_20_in_carry_n_0 : STD_LOGIC;
  signal p_20_in_carry_n_1 : STD_LOGIC;
  signal p_20_in_carry_n_2 : STD_LOGIC;
  signal p_20_in_carry_n_3 : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal \p_22_in__23_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry__0_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry__0_n_1\ : STD_LOGIC;
  signal \p_22_in__23_carry__0_n_2\ : STD_LOGIC;
  signal \p_22_in__23_carry__0_n_3\ : STD_LOGIC;
  signal \p_22_in__23_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \p_22_in__23_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry_n_0\ : STD_LOGIC;
  signal \p_22_in__23_carry_n_1\ : STD_LOGIC;
  signal \p_22_in__23_carry_n_2\ : STD_LOGIC;
  signal \p_22_in__23_carry_n_3\ : STD_LOGIC;
  signal \p_22_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_22_in_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_22_in_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_22_in_carry__0_n_0\ : STD_LOGIC;
  signal \p_22_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_22_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_22_in_carry__0_n_3\ : STD_LOGIC;
  signal \p_22_in_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_22_in_carry__1_n_0\ : STD_LOGIC;
  signal \p_22_in_carry__1_n_1\ : STD_LOGIC;
  signal \p_22_in_carry__1_n_2\ : STD_LOGIC;
  signal \p_22_in_carry__1_n_3\ : STD_LOGIC;
  signal p_22_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_22_in_carry_n_0 : STD_LOGIC;
  signal p_22_in_carry_n_1 : STD_LOGIC;
  signal p_22_in_carry_n_2 : STD_LOGIC;
  signal p_22_in_carry_n_3 : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal \p_23_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_23_in_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_23_in_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_23_in_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_23_in_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_23_in_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_23_in_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_23_in_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_23_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_23_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_23_in_carry__0_n_3\ : STD_LOGIC;
  signal p_23_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_23_in_carry_i_2_n_0 : STD_LOGIC;
  signal p_23_in_carry_i_3_n_0 : STD_LOGIC;
  signal p_23_in_carry_i_4_n_0 : STD_LOGIC;
  signal p_23_in_carry_i_5_n_0 : STD_LOGIC;
  signal p_23_in_carry_i_6_n_0 : STD_LOGIC;
  signal p_23_in_carry_i_7_n_0 : STD_LOGIC;
  signal p_23_in_carry_i_8_n_0 : STD_LOGIC;
  signal p_23_in_carry_n_0 : STD_LOGIC;
  signal p_23_in_carry_n_1 : STD_LOGIC;
  signal p_23_in_carry_n_2 : STD_LOGIC;
  signal p_23_in_carry_n_3 : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal \p_2_in__29_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry__0_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry__0_n_1\ : STD_LOGIC;
  signal \p_2_in__29_carry__0_n_2\ : STD_LOGIC;
  signal \p_2_in__29_carry__0_n_3\ : STD_LOGIC;
  signal \p_2_in__29_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry_n_0\ : STD_LOGIC;
  signal \p_2_in__29_carry_n_1\ : STD_LOGIC;
  signal \p_2_in__29_carry_n_2\ : STD_LOGIC;
  signal \p_2_in__29_carry_n_3\ : STD_LOGIC;
  signal \p_2_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_2_in_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_2_in_carry__0_n_0\ : STD_LOGIC;
  signal \p_2_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_2_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_2_in_carry__0_n_3\ : STD_LOGIC;
  signal \p_2_in_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_2_in_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_2_in_carry__1_n_0\ : STD_LOGIC;
  signal \p_2_in_carry__1_n_1\ : STD_LOGIC;
  signal \p_2_in_carry__1_n_2\ : STD_LOGIC;
  signal \p_2_in_carry__1_n_3\ : STD_LOGIC;
  signal \p_2_in_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_2_in_carry__2_n_0\ : STD_LOGIC;
  signal \p_2_in_carry__2_n_2\ : STD_LOGIC;
  signal \p_2_in_carry__2_n_3\ : STD_LOGIC;
  signal p_2_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_2_in_carry_n_0 : STD_LOGIC;
  signal p_2_in_carry_n_1 : STD_LOGIC;
  signal p_2_in_carry_n_2 : STD_LOGIC;
  signal p_2_in_carry_n_3 : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal \p_4_in__27_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry__0_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry__0_n_1\ : STD_LOGIC;
  signal \p_4_in__27_carry__0_n_2\ : STD_LOGIC;
  signal \p_4_in__27_carry__0_n_3\ : STD_LOGIC;
  signal \p_4_in__27_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry_n_0\ : STD_LOGIC;
  signal \p_4_in__27_carry_n_1\ : STD_LOGIC;
  signal \p_4_in__27_carry_n_2\ : STD_LOGIC;
  signal \p_4_in__27_carry_n_3\ : STD_LOGIC;
  signal \p_4_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_4_in_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_4_in_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_4_in_carry__0_n_0\ : STD_LOGIC;
  signal \p_4_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_4_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_4_in_carry__0_n_3\ : STD_LOGIC;
  signal \p_4_in_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_4_in_carry__1_n_0\ : STD_LOGIC;
  signal \p_4_in_carry__1_n_1\ : STD_LOGIC;
  signal \p_4_in_carry__1_n_2\ : STD_LOGIC;
  signal \p_4_in_carry__1_n_3\ : STD_LOGIC;
  signal \p_4_in_carry__2_n_1\ : STD_LOGIC;
  signal \p_4_in_carry__2_n_3\ : STD_LOGIC;
  signal p_4_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_4_in_carry_n_0 : STD_LOGIC;
  signal p_4_in_carry_n_1 : STD_LOGIC;
  signal p_4_in_carry_n_2 : STD_LOGIC;
  signal p_4_in_carry_n_3 : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal \p_5_in__27_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry__0_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry__0_n_1\ : STD_LOGIC;
  signal \p_5_in__27_carry__0_n_2\ : STD_LOGIC;
  signal \p_5_in__27_carry__0_n_3\ : STD_LOGIC;
  signal \p_5_in__27_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry_n_0\ : STD_LOGIC;
  signal \p_5_in__27_carry_n_1\ : STD_LOGIC;
  signal \p_5_in__27_carry_n_2\ : STD_LOGIC;
  signal \p_5_in__27_carry_n_3\ : STD_LOGIC;
  signal \p_5_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_5_in_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_5_in_carry__0_n_0\ : STD_LOGIC;
  signal \p_5_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_5_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_5_in_carry__0_n_3\ : STD_LOGIC;
  signal \p_5_in_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_5_in_carry__1_n_0\ : STD_LOGIC;
  signal \p_5_in_carry__1_n_1\ : STD_LOGIC;
  signal \p_5_in_carry__1_n_2\ : STD_LOGIC;
  signal \p_5_in_carry__1_n_3\ : STD_LOGIC;
  signal \p_5_in_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_5_in_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_5_in_carry__2_n_1\ : STD_LOGIC;
  signal \p_5_in_carry__2_n_3\ : STD_LOGIC;
  signal p_5_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_5_in_carry_i_2_n_0 : STD_LOGIC;
  signal p_5_in_carry_n_0 : STD_LOGIC;
  signal p_5_in_carry_n_1 : STD_LOGIC;
  signal p_5_in_carry_n_2 : STD_LOGIC;
  signal p_5_in_carry_n_3 : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal \p_7_in__29_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry__0_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry__0_n_1\ : STD_LOGIC;
  signal \p_7_in__29_carry__0_n_2\ : STD_LOGIC;
  signal \p_7_in__29_carry__0_n_3\ : STD_LOGIC;
  signal \p_7_in__29_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry_n_0\ : STD_LOGIC;
  signal \p_7_in__29_carry_n_1\ : STD_LOGIC;
  signal \p_7_in__29_carry_n_2\ : STD_LOGIC;
  signal \p_7_in__29_carry_n_3\ : STD_LOGIC;
  signal \p_7_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_7_in_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_7_in_carry__0_n_0\ : STD_LOGIC;
  signal \p_7_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_7_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_7_in_carry__0_n_3\ : STD_LOGIC;
  signal \p_7_in_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_7_in_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_7_in_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_7_in_carry__1_n_0\ : STD_LOGIC;
  signal \p_7_in_carry__1_n_1\ : STD_LOGIC;
  signal \p_7_in_carry__1_n_2\ : STD_LOGIC;
  signal \p_7_in_carry__1_n_3\ : STD_LOGIC;
  signal \p_7_in_carry__2_n_0\ : STD_LOGIC;
  signal \p_7_in_carry__2_n_2\ : STD_LOGIC;
  signal \p_7_in_carry__2_n_3\ : STD_LOGIC;
  signal p_7_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_7_in_carry_i_2_n_0 : STD_LOGIC;
  signal p_7_in_carry_n_0 : STD_LOGIC;
  signal p_7_in_carry_n_1 : STD_LOGIC;
  signal p_7_in_carry_n_2 : STD_LOGIC;
  signal p_7_in_carry_n_3 : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \p_8_in__29_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry__0_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry__0_n_1\ : STD_LOGIC;
  signal \p_8_in__29_carry__0_n_2\ : STD_LOGIC;
  signal \p_8_in__29_carry__0_n_3\ : STD_LOGIC;
  signal \p_8_in__29_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry_n_0\ : STD_LOGIC;
  signal \p_8_in__29_carry_n_1\ : STD_LOGIC;
  signal \p_8_in__29_carry_n_2\ : STD_LOGIC;
  signal \p_8_in__29_carry_n_3\ : STD_LOGIC;
  signal \p_8_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_8_in_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_8_in_carry__0_n_0\ : STD_LOGIC;
  signal \p_8_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_8_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_8_in_carry__0_n_3\ : STD_LOGIC;
  signal \p_8_in_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_8_in_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_8_in_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_8_in_carry__1_n_0\ : STD_LOGIC;
  signal \p_8_in_carry__1_n_1\ : STD_LOGIC;
  signal \p_8_in_carry__1_n_2\ : STD_LOGIC;
  signal \p_8_in_carry__1_n_3\ : STD_LOGIC;
  signal \p_8_in_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_8_in_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_8_in_carry__2_n_0\ : STD_LOGIC;
  signal \p_8_in_carry__2_n_2\ : STD_LOGIC;
  signal \p_8_in_carry__2_n_3\ : STD_LOGIC;
  signal p_8_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_8_in_carry_i_2_n_0 : STD_LOGIC;
  signal p_8_in_carry_n_0 : STD_LOGIC;
  signal p_8_in_carry_n_1 : STD_LOGIC;
  signal p_8_in_carry_n_2 : STD_LOGIC;
  signal p_8_in_carry_n_3 : STD_LOGIC;
  signal product : STD_LOGIC;
  signal product1_reg_n_100 : STD_LOGIC;
  signal product1_reg_n_101 : STD_LOGIC;
  signal product1_reg_n_102 : STD_LOGIC;
  signal product1_reg_n_103 : STD_LOGIC;
  signal product1_reg_n_104 : STD_LOGIC;
  signal product1_reg_n_105 : STD_LOGIC;
  signal product1_reg_n_70 : STD_LOGIC;
  signal product1_reg_n_71 : STD_LOGIC;
  signal product1_reg_n_72 : STD_LOGIC;
  signal product1_reg_n_73 : STD_LOGIC;
  signal product1_reg_n_74 : STD_LOGIC;
  signal product1_reg_n_75 : STD_LOGIC;
  signal product1_reg_n_76 : STD_LOGIC;
  signal product1_reg_n_77 : STD_LOGIC;
  signal product1_reg_n_78 : STD_LOGIC;
  signal product1_reg_n_79 : STD_LOGIC;
  signal product1_reg_n_80 : STD_LOGIC;
  signal product1_reg_n_81 : STD_LOGIC;
  signal product1_reg_n_82 : STD_LOGIC;
  signal product1_reg_n_83 : STD_LOGIC;
  signal product1_reg_n_84 : STD_LOGIC;
  signal product1_reg_n_85 : STD_LOGIC;
  signal product1_reg_n_86 : STD_LOGIC;
  signal product1_reg_n_87 : STD_LOGIC;
  signal product1_reg_n_88 : STD_LOGIC;
  signal product1_reg_n_89 : STD_LOGIC;
  signal product1_reg_n_90 : STD_LOGIC;
  signal product1_reg_n_91 : STD_LOGIC;
  signal product1_reg_n_92 : STD_LOGIC;
  signal product1_reg_n_93 : STD_LOGIC;
  signal product1_reg_n_94 : STD_LOGIC;
  signal product1_reg_n_95 : STD_LOGIC;
  signal product1_reg_n_96 : STD_LOGIC;
  signal product1_reg_n_97 : STD_LOGIC;
  signal product1_reg_n_98 : STD_LOGIC;
  signal product1_reg_n_99 : STD_LOGIC;
  signal product1_stage1_reg_n_100 : STD_LOGIC;
  signal product1_stage1_reg_n_101 : STD_LOGIC;
  signal product1_stage1_reg_n_102 : STD_LOGIC;
  signal product1_stage1_reg_n_103 : STD_LOGIC;
  signal product1_stage1_reg_n_104 : STD_LOGIC;
  signal product1_stage1_reg_n_105 : STD_LOGIC;
  signal product1_stage1_reg_n_70 : STD_LOGIC;
  signal product1_stage1_reg_n_71 : STD_LOGIC;
  signal product1_stage1_reg_n_72 : STD_LOGIC;
  signal product1_stage1_reg_n_73 : STD_LOGIC;
  signal product1_stage1_reg_n_74 : STD_LOGIC;
  signal product1_stage1_reg_n_75 : STD_LOGIC;
  signal product1_stage1_reg_n_76 : STD_LOGIC;
  signal product1_stage1_reg_n_77 : STD_LOGIC;
  signal product1_stage1_reg_n_78 : STD_LOGIC;
  signal product1_stage1_reg_n_79 : STD_LOGIC;
  signal product1_stage1_reg_n_80 : STD_LOGIC;
  signal product1_stage1_reg_n_81 : STD_LOGIC;
  signal product1_stage1_reg_n_82 : STD_LOGIC;
  signal product1_stage1_reg_n_83 : STD_LOGIC;
  signal product1_stage1_reg_n_84 : STD_LOGIC;
  signal product1_stage1_reg_n_85 : STD_LOGIC;
  signal product1_stage1_reg_n_86 : STD_LOGIC;
  signal product1_stage1_reg_n_87 : STD_LOGIC;
  signal product1_stage1_reg_n_88 : STD_LOGIC;
  signal product1_stage1_reg_n_89 : STD_LOGIC;
  signal product1_stage1_reg_n_90 : STD_LOGIC;
  signal product1_stage1_reg_n_91 : STD_LOGIC;
  signal product1_stage1_reg_n_92 : STD_LOGIC;
  signal product1_stage1_reg_n_93 : STD_LOGIC;
  signal product1_stage1_reg_n_94 : STD_LOGIC;
  signal product1_stage1_reg_n_95 : STD_LOGIC;
  signal product1_stage1_reg_n_96 : STD_LOGIC;
  signal product1_stage1_reg_n_97 : STD_LOGIC;
  signal product1_stage1_reg_n_98 : STD_LOGIC;
  signal product1_stage1_reg_n_99 : STD_LOGIC;
  signal product1_stage2_reg_n_100 : STD_LOGIC;
  signal product1_stage2_reg_n_101 : STD_LOGIC;
  signal product1_stage2_reg_n_102 : STD_LOGIC;
  signal product1_stage2_reg_n_103 : STD_LOGIC;
  signal product1_stage2_reg_n_104 : STD_LOGIC;
  signal product1_stage2_reg_n_105 : STD_LOGIC;
  signal product1_stage2_reg_n_106 : STD_LOGIC;
  signal product1_stage2_reg_n_107 : STD_LOGIC;
  signal product1_stage2_reg_n_108 : STD_LOGIC;
  signal product1_stage2_reg_n_109 : STD_LOGIC;
  signal product1_stage2_reg_n_110 : STD_LOGIC;
  signal product1_stage2_reg_n_111 : STD_LOGIC;
  signal product1_stage2_reg_n_112 : STD_LOGIC;
  signal product1_stage2_reg_n_113 : STD_LOGIC;
  signal product1_stage2_reg_n_114 : STD_LOGIC;
  signal product1_stage2_reg_n_115 : STD_LOGIC;
  signal product1_stage2_reg_n_116 : STD_LOGIC;
  signal product1_stage2_reg_n_117 : STD_LOGIC;
  signal product1_stage2_reg_n_118 : STD_LOGIC;
  signal product1_stage2_reg_n_119 : STD_LOGIC;
  signal product1_stage2_reg_n_120 : STD_LOGIC;
  signal product1_stage2_reg_n_121 : STD_LOGIC;
  signal product1_stage2_reg_n_122 : STD_LOGIC;
  signal product1_stage2_reg_n_123 : STD_LOGIC;
  signal product1_stage2_reg_n_124 : STD_LOGIC;
  signal product1_stage2_reg_n_125 : STD_LOGIC;
  signal product1_stage2_reg_n_126 : STD_LOGIC;
  signal product1_stage2_reg_n_127 : STD_LOGIC;
  signal product1_stage2_reg_n_128 : STD_LOGIC;
  signal product1_stage2_reg_n_129 : STD_LOGIC;
  signal product1_stage2_reg_n_130 : STD_LOGIC;
  signal product1_stage2_reg_n_131 : STD_LOGIC;
  signal product1_stage2_reg_n_132 : STD_LOGIC;
  signal product1_stage2_reg_n_133 : STD_LOGIC;
  signal product1_stage2_reg_n_134 : STD_LOGIC;
  signal product1_stage2_reg_n_135 : STD_LOGIC;
  signal product1_stage2_reg_n_136 : STD_LOGIC;
  signal product1_stage2_reg_n_137 : STD_LOGIC;
  signal product1_stage2_reg_n_138 : STD_LOGIC;
  signal product1_stage2_reg_n_139 : STD_LOGIC;
  signal product1_stage2_reg_n_140 : STD_LOGIC;
  signal product1_stage2_reg_n_141 : STD_LOGIC;
  signal product1_stage2_reg_n_142 : STD_LOGIC;
  signal product1_stage2_reg_n_143 : STD_LOGIC;
  signal product1_stage2_reg_n_144 : STD_LOGIC;
  signal product1_stage2_reg_n_145 : STD_LOGIC;
  signal product1_stage2_reg_n_146 : STD_LOGIC;
  signal product1_stage2_reg_n_147 : STD_LOGIC;
  signal product1_stage2_reg_n_148 : STD_LOGIC;
  signal product1_stage2_reg_n_149 : STD_LOGIC;
  signal product1_stage2_reg_n_150 : STD_LOGIC;
  signal product1_stage2_reg_n_151 : STD_LOGIC;
  signal product1_stage2_reg_n_152 : STD_LOGIC;
  signal product1_stage2_reg_n_153 : STD_LOGIC;
  signal product1_stage2_reg_n_70 : STD_LOGIC;
  signal product1_stage2_reg_n_71 : STD_LOGIC;
  signal product1_stage2_reg_n_72 : STD_LOGIC;
  signal product1_stage2_reg_n_73 : STD_LOGIC;
  signal product1_stage2_reg_n_74 : STD_LOGIC;
  signal product1_stage2_reg_n_75 : STD_LOGIC;
  signal product1_stage2_reg_n_76 : STD_LOGIC;
  signal product1_stage2_reg_n_77 : STD_LOGIC;
  signal product1_stage2_reg_n_78 : STD_LOGIC;
  signal product1_stage2_reg_n_79 : STD_LOGIC;
  signal product1_stage2_reg_n_80 : STD_LOGIC;
  signal product1_stage2_reg_n_81 : STD_LOGIC;
  signal product1_stage2_reg_n_82 : STD_LOGIC;
  signal product1_stage2_reg_n_83 : STD_LOGIC;
  signal product1_stage2_reg_n_84 : STD_LOGIC;
  signal product1_stage2_reg_n_85 : STD_LOGIC;
  signal product1_stage2_reg_n_86 : STD_LOGIC;
  signal product1_stage2_reg_n_87 : STD_LOGIC;
  signal product1_stage2_reg_n_88 : STD_LOGIC;
  signal product1_stage2_reg_n_89 : STD_LOGIC;
  signal product1_stage2_reg_n_90 : STD_LOGIC;
  signal product1_stage2_reg_n_91 : STD_LOGIC;
  signal product1_stage2_reg_n_92 : STD_LOGIC;
  signal product1_stage2_reg_n_93 : STD_LOGIC;
  signal product1_stage2_reg_n_94 : STD_LOGIC;
  signal product1_stage2_reg_n_95 : STD_LOGIC;
  signal product1_stage2_reg_n_96 : STD_LOGIC;
  signal product1_stage2_reg_n_97 : STD_LOGIC;
  signal product1_stage2_reg_n_98 : STD_LOGIC;
  signal product1_stage2_reg_n_99 : STD_LOGIC;
  signal product1_stage3_reg_n_100 : STD_LOGIC;
  signal product1_stage3_reg_n_101 : STD_LOGIC;
  signal product1_stage3_reg_n_102 : STD_LOGIC;
  signal product1_stage3_reg_n_103 : STD_LOGIC;
  signal product1_stage3_reg_n_104 : STD_LOGIC;
  signal product1_stage3_reg_n_105 : STD_LOGIC;
  signal product1_stage3_reg_n_70 : STD_LOGIC;
  signal product1_stage3_reg_n_71 : STD_LOGIC;
  signal product1_stage3_reg_n_72 : STD_LOGIC;
  signal product1_stage3_reg_n_73 : STD_LOGIC;
  signal product1_stage3_reg_n_74 : STD_LOGIC;
  signal product1_stage3_reg_n_75 : STD_LOGIC;
  signal product1_stage3_reg_n_76 : STD_LOGIC;
  signal product1_stage3_reg_n_77 : STD_LOGIC;
  signal product1_stage3_reg_n_78 : STD_LOGIC;
  signal product1_stage3_reg_n_79 : STD_LOGIC;
  signal product1_stage3_reg_n_80 : STD_LOGIC;
  signal product1_stage3_reg_n_81 : STD_LOGIC;
  signal product1_stage3_reg_n_82 : STD_LOGIC;
  signal product1_stage3_reg_n_83 : STD_LOGIC;
  signal product1_stage3_reg_n_84 : STD_LOGIC;
  signal product1_stage3_reg_n_85 : STD_LOGIC;
  signal product1_stage3_reg_n_86 : STD_LOGIC;
  signal product1_stage3_reg_n_87 : STD_LOGIC;
  signal product1_stage3_reg_n_88 : STD_LOGIC;
  signal product1_stage3_reg_n_89 : STD_LOGIC;
  signal product1_stage3_reg_n_90 : STD_LOGIC;
  signal product1_stage3_reg_n_91 : STD_LOGIC;
  signal product1_stage3_reg_n_92 : STD_LOGIC;
  signal product1_stage3_reg_n_93 : STD_LOGIC;
  signal product1_stage3_reg_n_94 : STD_LOGIC;
  signal product1_stage3_reg_n_95 : STD_LOGIC;
  signal product1_stage3_reg_n_96 : STD_LOGIC;
  signal product1_stage3_reg_n_97 : STD_LOGIC;
  signal product1_stage3_reg_n_98 : STD_LOGIC;
  signal product1_stage3_reg_n_99 : STD_LOGIC;
  signal product1_stage4_reg_n_106 : STD_LOGIC;
  signal product1_stage4_reg_n_107 : STD_LOGIC;
  signal product1_stage4_reg_n_108 : STD_LOGIC;
  signal product1_stage4_reg_n_109 : STD_LOGIC;
  signal product1_stage4_reg_n_110 : STD_LOGIC;
  signal product1_stage4_reg_n_111 : STD_LOGIC;
  signal product1_stage4_reg_n_112 : STD_LOGIC;
  signal product1_stage4_reg_n_113 : STD_LOGIC;
  signal product1_stage4_reg_n_114 : STD_LOGIC;
  signal product1_stage4_reg_n_115 : STD_LOGIC;
  signal product1_stage4_reg_n_116 : STD_LOGIC;
  signal product1_stage4_reg_n_117 : STD_LOGIC;
  signal product1_stage4_reg_n_118 : STD_LOGIC;
  signal product1_stage4_reg_n_119 : STD_LOGIC;
  signal product1_stage4_reg_n_120 : STD_LOGIC;
  signal product1_stage4_reg_n_121 : STD_LOGIC;
  signal product1_stage4_reg_n_122 : STD_LOGIC;
  signal product1_stage4_reg_n_123 : STD_LOGIC;
  signal product1_stage4_reg_n_124 : STD_LOGIC;
  signal product1_stage4_reg_n_125 : STD_LOGIC;
  signal product1_stage4_reg_n_126 : STD_LOGIC;
  signal product1_stage4_reg_n_127 : STD_LOGIC;
  signal product1_stage4_reg_n_128 : STD_LOGIC;
  signal product1_stage4_reg_n_129 : STD_LOGIC;
  signal product1_stage4_reg_n_130 : STD_LOGIC;
  signal product1_stage4_reg_n_131 : STD_LOGIC;
  signal product1_stage4_reg_n_132 : STD_LOGIC;
  signal product1_stage4_reg_n_133 : STD_LOGIC;
  signal product1_stage4_reg_n_134 : STD_LOGIC;
  signal product1_stage4_reg_n_135 : STD_LOGIC;
  signal product1_stage4_reg_n_136 : STD_LOGIC;
  signal product1_stage4_reg_n_137 : STD_LOGIC;
  signal product1_stage4_reg_n_138 : STD_LOGIC;
  signal product1_stage4_reg_n_139 : STD_LOGIC;
  signal product1_stage4_reg_n_140 : STD_LOGIC;
  signal product1_stage4_reg_n_141 : STD_LOGIC;
  signal product1_stage4_reg_n_142 : STD_LOGIC;
  signal product1_stage4_reg_n_143 : STD_LOGIC;
  signal product1_stage4_reg_n_144 : STD_LOGIC;
  signal product1_stage4_reg_n_145 : STD_LOGIC;
  signal product1_stage4_reg_n_146 : STD_LOGIC;
  signal product1_stage4_reg_n_147 : STD_LOGIC;
  signal product1_stage4_reg_n_148 : STD_LOGIC;
  signal product1_stage4_reg_n_149 : STD_LOGIC;
  signal product1_stage4_reg_n_150 : STD_LOGIC;
  signal product1_stage4_reg_n_151 : STD_LOGIC;
  signal product1_stage4_reg_n_152 : STD_LOGIC;
  signal product1_stage4_reg_n_153 : STD_LOGIC;
  signal product1_stage50_n_100 : STD_LOGIC;
  signal product1_stage50_n_101 : STD_LOGIC;
  signal product1_stage50_n_102 : STD_LOGIC;
  signal product1_stage50_n_103 : STD_LOGIC;
  signal product1_stage50_n_104 : STD_LOGIC;
  signal product1_stage50_n_105 : STD_LOGIC;
  signal product1_stage50_n_70 : STD_LOGIC;
  signal product1_stage50_n_71 : STD_LOGIC;
  signal product1_stage50_n_72 : STD_LOGIC;
  signal product1_stage50_n_73 : STD_LOGIC;
  signal product1_stage50_n_74 : STD_LOGIC;
  signal product1_stage50_n_75 : STD_LOGIC;
  signal product1_stage50_n_76 : STD_LOGIC;
  signal product1_stage50_n_77 : STD_LOGIC;
  signal product1_stage50_n_78 : STD_LOGIC;
  signal product1_stage50_n_79 : STD_LOGIC;
  signal product1_stage50_n_80 : STD_LOGIC;
  signal product1_stage50_n_81 : STD_LOGIC;
  signal product1_stage50_n_82 : STD_LOGIC;
  signal product1_stage50_n_83 : STD_LOGIC;
  signal product1_stage50_n_84 : STD_LOGIC;
  signal product1_stage50_n_85 : STD_LOGIC;
  signal product1_stage50_n_86 : STD_LOGIC;
  signal product1_stage50_n_87 : STD_LOGIC;
  signal product1_stage50_n_88 : STD_LOGIC;
  signal product1_stage50_n_89 : STD_LOGIC;
  signal product1_stage50_n_90 : STD_LOGIC;
  signal product1_stage50_n_91 : STD_LOGIC;
  signal product1_stage50_n_92 : STD_LOGIC;
  signal product1_stage50_n_93 : STD_LOGIC;
  signal product1_stage50_n_94 : STD_LOGIC;
  signal product1_stage50_n_95 : STD_LOGIC;
  signal product1_stage50_n_96 : STD_LOGIC;
  signal product1_stage50_n_97 : STD_LOGIC;
  signal product1_stage50_n_98 : STD_LOGIC;
  signal product1_stage50_n_99 : STD_LOGIC;
  signal product1_stage5_reg_n_100 : STD_LOGIC;
  signal product1_stage5_reg_n_101 : STD_LOGIC;
  signal product1_stage5_reg_n_102 : STD_LOGIC;
  signal product1_stage5_reg_n_103 : STD_LOGIC;
  signal product1_stage5_reg_n_104 : STD_LOGIC;
  signal product1_stage5_reg_n_105 : STD_LOGIC;
  signal product1_stage5_reg_n_106 : STD_LOGIC;
  signal product1_stage5_reg_n_107 : STD_LOGIC;
  signal product1_stage5_reg_n_108 : STD_LOGIC;
  signal product1_stage5_reg_n_109 : STD_LOGIC;
  signal product1_stage5_reg_n_110 : STD_LOGIC;
  signal product1_stage5_reg_n_111 : STD_LOGIC;
  signal product1_stage5_reg_n_112 : STD_LOGIC;
  signal product1_stage5_reg_n_113 : STD_LOGIC;
  signal product1_stage5_reg_n_114 : STD_LOGIC;
  signal product1_stage5_reg_n_115 : STD_LOGIC;
  signal product1_stage5_reg_n_116 : STD_LOGIC;
  signal product1_stage5_reg_n_117 : STD_LOGIC;
  signal product1_stage5_reg_n_118 : STD_LOGIC;
  signal product1_stage5_reg_n_119 : STD_LOGIC;
  signal product1_stage5_reg_n_120 : STD_LOGIC;
  signal product1_stage5_reg_n_121 : STD_LOGIC;
  signal product1_stage5_reg_n_122 : STD_LOGIC;
  signal product1_stage5_reg_n_123 : STD_LOGIC;
  signal product1_stage5_reg_n_124 : STD_LOGIC;
  signal product1_stage5_reg_n_125 : STD_LOGIC;
  signal product1_stage5_reg_n_126 : STD_LOGIC;
  signal product1_stage5_reg_n_127 : STD_LOGIC;
  signal product1_stage5_reg_n_128 : STD_LOGIC;
  signal product1_stage5_reg_n_129 : STD_LOGIC;
  signal product1_stage5_reg_n_130 : STD_LOGIC;
  signal product1_stage5_reg_n_131 : STD_LOGIC;
  signal product1_stage5_reg_n_132 : STD_LOGIC;
  signal product1_stage5_reg_n_133 : STD_LOGIC;
  signal product1_stage5_reg_n_134 : STD_LOGIC;
  signal product1_stage5_reg_n_135 : STD_LOGIC;
  signal product1_stage5_reg_n_136 : STD_LOGIC;
  signal product1_stage5_reg_n_137 : STD_LOGIC;
  signal product1_stage5_reg_n_138 : STD_LOGIC;
  signal product1_stage5_reg_n_139 : STD_LOGIC;
  signal product1_stage5_reg_n_140 : STD_LOGIC;
  signal product1_stage5_reg_n_141 : STD_LOGIC;
  signal product1_stage5_reg_n_142 : STD_LOGIC;
  signal product1_stage5_reg_n_143 : STD_LOGIC;
  signal product1_stage5_reg_n_144 : STD_LOGIC;
  signal product1_stage5_reg_n_145 : STD_LOGIC;
  signal product1_stage5_reg_n_146 : STD_LOGIC;
  signal product1_stage5_reg_n_147 : STD_LOGIC;
  signal product1_stage5_reg_n_148 : STD_LOGIC;
  signal product1_stage5_reg_n_149 : STD_LOGIC;
  signal product1_stage5_reg_n_150 : STD_LOGIC;
  signal product1_stage5_reg_n_151 : STD_LOGIC;
  signal product1_stage5_reg_n_152 : STD_LOGIC;
  signal product1_stage5_reg_n_153 : STD_LOGIC;
  signal product1_stage5_reg_n_70 : STD_LOGIC;
  signal product1_stage5_reg_n_71 : STD_LOGIC;
  signal product1_stage5_reg_n_72 : STD_LOGIC;
  signal product1_stage5_reg_n_73 : STD_LOGIC;
  signal product1_stage5_reg_n_74 : STD_LOGIC;
  signal product1_stage5_reg_n_75 : STD_LOGIC;
  signal product1_stage5_reg_n_76 : STD_LOGIC;
  signal product1_stage5_reg_n_77 : STD_LOGIC;
  signal product1_stage5_reg_n_78 : STD_LOGIC;
  signal product1_stage5_reg_n_79 : STD_LOGIC;
  signal product1_stage5_reg_n_80 : STD_LOGIC;
  signal product1_stage5_reg_n_81 : STD_LOGIC;
  signal product1_stage5_reg_n_82 : STD_LOGIC;
  signal product1_stage5_reg_n_83 : STD_LOGIC;
  signal product1_stage5_reg_n_84 : STD_LOGIC;
  signal product1_stage5_reg_n_85 : STD_LOGIC;
  signal product1_stage5_reg_n_86 : STD_LOGIC;
  signal product1_stage5_reg_n_87 : STD_LOGIC;
  signal product1_stage5_reg_n_88 : STD_LOGIC;
  signal product1_stage5_reg_n_89 : STD_LOGIC;
  signal product1_stage5_reg_n_90 : STD_LOGIC;
  signal product1_stage5_reg_n_91 : STD_LOGIC;
  signal product1_stage5_reg_n_92 : STD_LOGIC;
  signal product1_stage5_reg_n_93 : STD_LOGIC;
  signal product1_stage5_reg_n_94 : STD_LOGIC;
  signal product1_stage5_reg_n_95 : STD_LOGIC;
  signal product1_stage5_reg_n_96 : STD_LOGIC;
  signal product1_stage5_reg_n_97 : STD_LOGIC;
  signal product1_stage5_reg_n_98 : STD_LOGIC;
  signal product1_stage5_reg_n_99 : STD_LOGIC;
  signal product_reg_n_100 : STD_LOGIC;
  signal product_reg_n_101 : STD_LOGIC;
  signal product_reg_n_102 : STD_LOGIC;
  signal product_reg_n_103 : STD_LOGIC;
  signal product_reg_n_104 : STD_LOGIC;
  signal product_reg_n_105 : STD_LOGIC;
  signal product_reg_n_70 : STD_LOGIC;
  signal product_reg_n_71 : STD_LOGIC;
  signal product_reg_n_72 : STD_LOGIC;
  signal product_reg_n_73 : STD_LOGIC;
  signal product_reg_n_74 : STD_LOGIC;
  signal product_reg_n_75 : STD_LOGIC;
  signal product_reg_n_76 : STD_LOGIC;
  signal product_reg_n_77 : STD_LOGIC;
  signal product_reg_n_78 : STD_LOGIC;
  signal product_reg_n_79 : STD_LOGIC;
  signal product_reg_n_80 : STD_LOGIC;
  signal product_reg_n_81 : STD_LOGIC;
  signal product_reg_n_82 : STD_LOGIC;
  signal product_reg_n_83 : STD_LOGIC;
  signal product_reg_n_84 : STD_LOGIC;
  signal product_reg_n_85 : STD_LOGIC;
  signal product_reg_n_86 : STD_LOGIC;
  signal product_reg_n_87 : STD_LOGIC;
  signal product_reg_n_88 : STD_LOGIC;
  signal product_reg_n_89 : STD_LOGIC;
  signal product_reg_n_90 : STD_LOGIC;
  signal product_reg_n_91 : STD_LOGIC;
  signal product_reg_n_92 : STD_LOGIC;
  signal product_reg_n_93 : STD_LOGIC;
  signal product_reg_n_94 : STD_LOGIC;
  signal product_reg_n_95 : STD_LOGIC;
  signal product_reg_n_96 : STD_LOGIC;
  signal product_reg_n_97 : STD_LOGIC;
  signal product_reg_n_98 : STD_LOGIC;
  signal product_reg_n_99 : STD_LOGIC;
  signal product_stage1_reg_n_100 : STD_LOGIC;
  signal product_stage1_reg_n_101 : STD_LOGIC;
  signal product_stage1_reg_n_102 : STD_LOGIC;
  signal product_stage1_reg_n_103 : STD_LOGIC;
  signal product_stage1_reg_n_104 : STD_LOGIC;
  signal product_stage1_reg_n_105 : STD_LOGIC;
  signal product_stage1_reg_n_70 : STD_LOGIC;
  signal product_stage1_reg_n_71 : STD_LOGIC;
  signal product_stage1_reg_n_72 : STD_LOGIC;
  signal product_stage1_reg_n_73 : STD_LOGIC;
  signal product_stage1_reg_n_74 : STD_LOGIC;
  signal product_stage1_reg_n_75 : STD_LOGIC;
  signal product_stage1_reg_n_76 : STD_LOGIC;
  signal product_stage1_reg_n_77 : STD_LOGIC;
  signal product_stage1_reg_n_78 : STD_LOGIC;
  signal product_stage1_reg_n_79 : STD_LOGIC;
  signal product_stage1_reg_n_80 : STD_LOGIC;
  signal product_stage1_reg_n_81 : STD_LOGIC;
  signal product_stage1_reg_n_82 : STD_LOGIC;
  signal product_stage1_reg_n_83 : STD_LOGIC;
  signal product_stage1_reg_n_84 : STD_LOGIC;
  signal product_stage1_reg_n_85 : STD_LOGIC;
  signal product_stage1_reg_n_86 : STD_LOGIC;
  signal product_stage1_reg_n_87 : STD_LOGIC;
  signal product_stage1_reg_n_88 : STD_LOGIC;
  signal product_stage1_reg_n_89 : STD_LOGIC;
  signal product_stage1_reg_n_90 : STD_LOGIC;
  signal product_stage1_reg_n_91 : STD_LOGIC;
  signal product_stage1_reg_n_92 : STD_LOGIC;
  signal product_stage1_reg_n_93 : STD_LOGIC;
  signal product_stage1_reg_n_94 : STD_LOGIC;
  signal product_stage1_reg_n_95 : STD_LOGIC;
  signal product_stage1_reg_n_96 : STD_LOGIC;
  signal product_stage1_reg_n_97 : STD_LOGIC;
  signal product_stage1_reg_n_98 : STD_LOGIC;
  signal product_stage1_reg_n_99 : STD_LOGIC;
  signal product_stage2_reg_n_100 : STD_LOGIC;
  signal product_stage2_reg_n_101 : STD_LOGIC;
  signal product_stage2_reg_n_102 : STD_LOGIC;
  signal product_stage2_reg_n_103 : STD_LOGIC;
  signal product_stage2_reg_n_104 : STD_LOGIC;
  signal product_stage2_reg_n_105 : STD_LOGIC;
  signal product_stage2_reg_n_106 : STD_LOGIC;
  signal product_stage2_reg_n_107 : STD_LOGIC;
  signal product_stage2_reg_n_108 : STD_LOGIC;
  signal product_stage2_reg_n_109 : STD_LOGIC;
  signal product_stage2_reg_n_110 : STD_LOGIC;
  signal product_stage2_reg_n_111 : STD_LOGIC;
  signal product_stage2_reg_n_112 : STD_LOGIC;
  signal product_stage2_reg_n_113 : STD_LOGIC;
  signal product_stage2_reg_n_114 : STD_LOGIC;
  signal product_stage2_reg_n_115 : STD_LOGIC;
  signal product_stage2_reg_n_116 : STD_LOGIC;
  signal product_stage2_reg_n_117 : STD_LOGIC;
  signal product_stage2_reg_n_118 : STD_LOGIC;
  signal product_stage2_reg_n_119 : STD_LOGIC;
  signal product_stage2_reg_n_120 : STD_LOGIC;
  signal product_stage2_reg_n_121 : STD_LOGIC;
  signal product_stage2_reg_n_122 : STD_LOGIC;
  signal product_stage2_reg_n_123 : STD_LOGIC;
  signal product_stage2_reg_n_124 : STD_LOGIC;
  signal product_stage2_reg_n_125 : STD_LOGIC;
  signal product_stage2_reg_n_126 : STD_LOGIC;
  signal product_stage2_reg_n_127 : STD_LOGIC;
  signal product_stage2_reg_n_128 : STD_LOGIC;
  signal product_stage2_reg_n_129 : STD_LOGIC;
  signal product_stage2_reg_n_130 : STD_LOGIC;
  signal product_stage2_reg_n_131 : STD_LOGIC;
  signal product_stage2_reg_n_132 : STD_LOGIC;
  signal product_stage2_reg_n_133 : STD_LOGIC;
  signal product_stage2_reg_n_134 : STD_LOGIC;
  signal product_stage2_reg_n_135 : STD_LOGIC;
  signal product_stage2_reg_n_136 : STD_LOGIC;
  signal product_stage2_reg_n_137 : STD_LOGIC;
  signal product_stage2_reg_n_138 : STD_LOGIC;
  signal product_stage2_reg_n_139 : STD_LOGIC;
  signal product_stage2_reg_n_140 : STD_LOGIC;
  signal product_stage2_reg_n_141 : STD_LOGIC;
  signal product_stage2_reg_n_142 : STD_LOGIC;
  signal product_stage2_reg_n_143 : STD_LOGIC;
  signal product_stage2_reg_n_144 : STD_LOGIC;
  signal product_stage2_reg_n_145 : STD_LOGIC;
  signal product_stage2_reg_n_146 : STD_LOGIC;
  signal product_stage2_reg_n_147 : STD_LOGIC;
  signal product_stage2_reg_n_148 : STD_LOGIC;
  signal product_stage2_reg_n_149 : STD_LOGIC;
  signal product_stage2_reg_n_150 : STD_LOGIC;
  signal product_stage2_reg_n_151 : STD_LOGIC;
  signal product_stage2_reg_n_152 : STD_LOGIC;
  signal product_stage2_reg_n_153 : STD_LOGIC;
  signal product_stage2_reg_n_70 : STD_LOGIC;
  signal product_stage2_reg_n_71 : STD_LOGIC;
  signal product_stage2_reg_n_72 : STD_LOGIC;
  signal product_stage2_reg_n_73 : STD_LOGIC;
  signal product_stage2_reg_n_74 : STD_LOGIC;
  signal product_stage2_reg_n_75 : STD_LOGIC;
  signal product_stage2_reg_n_76 : STD_LOGIC;
  signal product_stage2_reg_n_77 : STD_LOGIC;
  signal product_stage2_reg_n_78 : STD_LOGIC;
  signal product_stage2_reg_n_79 : STD_LOGIC;
  signal product_stage2_reg_n_80 : STD_LOGIC;
  signal product_stage2_reg_n_81 : STD_LOGIC;
  signal product_stage2_reg_n_82 : STD_LOGIC;
  signal product_stage2_reg_n_83 : STD_LOGIC;
  signal product_stage2_reg_n_84 : STD_LOGIC;
  signal product_stage2_reg_n_85 : STD_LOGIC;
  signal product_stage2_reg_n_86 : STD_LOGIC;
  signal product_stage2_reg_n_87 : STD_LOGIC;
  signal product_stage2_reg_n_88 : STD_LOGIC;
  signal product_stage2_reg_n_89 : STD_LOGIC;
  signal product_stage2_reg_n_90 : STD_LOGIC;
  signal product_stage2_reg_n_91 : STD_LOGIC;
  signal product_stage2_reg_n_92 : STD_LOGIC;
  signal product_stage2_reg_n_93 : STD_LOGIC;
  signal product_stage2_reg_n_94 : STD_LOGIC;
  signal product_stage2_reg_n_95 : STD_LOGIC;
  signal product_stage2_reg_n_96 : STD_LOGIC;
  signal product_stage2_reg_n_97 : STD_LOGIC;
  signal product_stage2_reg_n_98 : STD_LOGIC;
  signal product_stage2_reg_n_99 : STD_LOGIC;
  signal product_stage3_reg_n_100 : STD_LOGIC;
  signal product_stage3_reg_n_101 : STD_LOGIC;
  signal product_stage3_reg_n_102 : STD_LOGIC;
  signal product_stage3_reg_n_103 : STD_LOGIC;
  signal product_stage3_reg_n_104 : STD_LOGIC;
  signal product_stage3_reg_n_105 : STD_LOGIC;
  signal product_stage3_reg_n_70 : STD_LOGIC;
  signal product_stage3_reg_n_71 : STD_LOGIC;
  signal product_stage3_reg_n_72 : STD_LOGIC;
  signal product_stage3_reg_n_73 : STD_LOGIC;
  signal product_stage3_reg_n_74 : STD_LOGIC;
  signal product_stage3_reg_n_75 : STD_LOGIC;
  signal product_stage3_reg_n_76 : STD_LOGIC;
  signal product_stage3_reg_n_77 : STD_LOGIC;
  signal product_stage3_reg_n_78 : STD_LOGIC;
  signal product_stage3_reg_n_79 : STD_LOGIC;
  signal product_stage3_reg_n_80 : STD_LOGIC;
  signal product_stage3_reg_n_81 : STD_LOGIC;
  signal product_stage3_reg_n_82 : STD_LOGIC;
  signal product_stage3_reg_n_83 : STD_LOGIC;
  signal product_stage3_reg_n_84 : STD_LOGIC;
  signal product_stage3_reg_n_85 : STD_LOGIC;
  signal product_stage3_reg_n_86 : STD_LOGIC;
  signal product_stage3_reg_n_87 : STD_LOGIC;
  signal product_stage3_reg_n_88 : STD_LOGIC;
  signal product_stage3_reg_n_89 : STD_LOGIC;
  signal product_stage3_reg_n_90 : STD_LOGIC;
  signal product_stage3_reg_n_91 : STD_LOGIC;
  signal product_stage3_reg_n_92 : STD_LOGIC;
  signal product_stage3_reg_n_93 : STD_LOGIC;
  signal product_stage3_reg_n_94 : STD_LOGIC;
  signal product_stage3_reg_n_95 : STD_LOGIC;
  signal product_stage3_reg_n_96 : STD_LOGIC;
  signal product_stage3_reg_n_97 : STD_LOGIC;
  signal product_stage3_reg_n_98 : STD_LOGIC;
  signal product_stage3_reg_n_99 : STD_LOGIC;
  signal product_stage4_reg_n_106 : STD_LOGIC;
  signal product_stage4_reg_n_107 : STD_LOGIC;
  signal product_stage4_reg_n_108 : STD_LOGIC;
  signal product_stage4_reg_n_109 : STD_LOGIC;
  signal product_stage4_reg_n_110 : STD_LOGIC;
  signal product_stage4_reg_n_111 : STD_LOGIC;
  signal product_stage4_reg_n_112 : STD_LOGIC;
  signal product_stage4_reg_n_113 : STD_LOGIC;
  signal product_stage4_reg_n_114 : STD_LOGIC;
  signal product_stage4_reg_n_115 : STD_LOGIC;
  signal product_stage4_reg_n_116 : STD_LOGIC;
  signal product_stage4_reg_n_117 : STD_LOGIC;
  signal product_stage4_reg_n_118 : STD_LOGIC;
  signal product_stage4_reg_n_119 : STD_LOGIC;
  signal product_stage4_reg_n_120 : STD_LOGIC;
  signal product_stage4_reg_n_121 : STD_LOGIC;
  signal product_stage4_reg_n_122 : STD_LOGIC;
  signal product_stage4_reg_n_123 : STD_LOGIC;
  signal product_stage4_reg_n_124 : STD_LOGIC;
  signal product_stage4_reg_n_125 : STD_LOGIC;
  signal product_stage4_reg_n_126 : STD_LOGIC;
  signal product_stage4_reg_n_127 : STD_LOGIC;
  signal product_stage4_reg_n_128 : STD_LOGIC;
  signal product_stage4_reg_n_129 : STD_LOGIC;
  signal product_stage4_reg_n_130 : STD_LOGIC;
  signal product_stage4_reg_n_131 : STD_LOGIC;
  signal product_stage4_reg_n_132 : STD_LOGIC;
  signal product_stage4_reg_n_133 : STD_LOGIC;
  signal product_stage4_reg_n_134 : STD_LOGIC;
  signal product_stage4_reg_n_135 : STD_LOGIC;
  signal product_stage4_reg_n_136 : STD_LOGIC;
  signal product_stage4_reg_n_137 : STD_LOGIC;
  signal product_stage4_reg_n_138 : STD_LOGIC;
  signal product_stage4_reg_n_139 : STD_LOGIC;
  signal product_stage4_reg_n_140 : STD_LOGIC;
  signal product_stage4_reg_n_141 : STD_LOGIC;
  signal product_stage4_reg_n_142 : STD_LOGIC;
  signal product_stage4_reg_n_143 : STD_LOGIC;
  signal product_stage4_reg_n_144 : STD_LOGIC;
  signal product_stage4_reg_n_145 : STD_LOGIC;
  signal product_stage4_reg_n_146 : STD_LOGIC;
  signal product_stage4_reg_n_147 : STD_LOGIC;
  signal product_stage4_reg_n_148 : STD_LOGIC;
  signal product_stage4_reg_n_149 : STD_LOGIC;
  signal product_stage4_reg_n_150 : STD_LOGIC;
  signal product_stage4_reg_n_151 : STD_LOGIC;
  signal product_stage4_reg_n_152 : STD_LOGIC;
  signal product_stage4_reg_n_153 : STD_LOGIC;
  signal product_stage50_n_100 : STD_LOGIC;
  signal product_stage50_n_101 : STD_LOGIC;
  signal product_stage50_n_102 : STD_LOGIC;
  signal product_stage50_n_103 : STD_LOGIC;
  signal product_stage50_n_104 : STD_LOGIC;
  signal product_stage50_n_105 : STD_LOGIC;
  signal product_stage50_n_70 : STD_LOGIC;
  signal product_stage50_n_71 : STD_LOGIC;
  signal product_stage50_n_72 : STD_LOGIC;
  signal product_stage50_n_73 : STD_LOGIC;
  signal product_stage50_n_74 : STD_LOGIC;
  signal product_stage50_n_75 : STD_LOGIC;
  signal product_stage50_n_76 : STD_LOGIC;
  signal product_stage50_n_77 : STD_LOGIC;
  signal product_stage50_n_78 : STD_LOGIC;
  signal product_stage50_n_79 : STD_LOGIC;
  signal product_stage50_n_80 : STD_LOGIC;
  signal product_stage50_n_81 : STD_LOGIC;
  signal product_stage50_n_82 : STD_LOGIC;
  signal product_stage50_n_83 : STD_LOGIC;
  signal product_stage50_n_84 : STD_LOGIC;
  signal product_stage50_n_85 : STD_LOGIC;
  signal product_stage50_n_86 : STD_LOGIC;
  signal product_stage50_n_87 : STD_LOGIC;
  signal product_stage50_n_88 : STD_LOGIC;
  signal product_stage50_n_89 : STD_LOGIC;
  signal product_stage50_n_90 : STD_LOGIC;
  signal product_stage50_n_91 : STD_LOGIC;
  signal product_stage50_n_92 : STD_LOGIC;
  signal product_stage50_n_93 : STD_LOGIC;
  signal product_stage50_n_94 : STD_LOGIC;
  signal product_stage50_n_95 : STD_LOGIC;
  signal product_stage50_n_96 : STD_LOGIC;
  signal product_stage50_n_97 : STD_LOGIC;
  signal product_stage50_n_98 : STD_LOGIC;
  signal product_stage50_n_99 : STD_LOGIC;
  signal product_stage5_reg_n_100 : STD_LOGIC;
  signal product_stage5_reg_n_101 : STD_LOGIC;
  signal product_stage5_reg_n_102 : STD_LOGIC;
  signal product_stage5_reg_n_103 : STD_LOGIC;
  signal product_stage5_reg_n_104 : STD_LOGIC;
  signal product_stage5_reg_n_105 : STD_LOGIC;
  signal product_stage5_reg_n_106 : STD_LOGIC;
  signal product_stage5_reg_n_107 : STD_LOGIC;
  signal product_stage5_reg_n_108 : STD_LOGIC;
  signal product_stage5_reg_n_109 : STD_LOGIC;
  signal product_stage5_reg_n_110 : STD_LOGIC;
  signal product_stage5_reg_n_111 : STD_LOGIC;
  signal product_stage5_reg_n_112 : STD_LOGIC;
  signal product_stage5_reg_n_113 : STD_LOGIC;
  signal product_stage5_reg_n_114 : STD_LOGIC;
  signal product_stage5_reg_n_115 : STD_LOGIC;
  signal product_stage5_reg_n_116 : STD_LOGIC;
  signal product_stage5_reg_n_117 : STD_LOGIC;
  signal product_stage5_reg_n_118 : STD_LOGIC;
  signal product_stage5_reg_n_119 : STD_LOGIC;
  signal product_stage5_reg_n_120 : STD_LOGIC;
  signal product_stage5_reg_n_121 : STD_LOGIC;
  signal product_stage5_reg_n_122 : STD_LOGIC;
  signal product_stage5_reg_n_123 : STD_LOGIC;
  signal product_stage5_reg_n_124 : STD_LOGIC;
  signal product_stage5_reg_n_125 : STD_LOGIC;
  signal product_stage5_reg_n_126 : STD_LOGIC;
  signal product_stage5_reg_n_127 : STD_LOGIC;
  signal product_stage5_reg_n_128 : STD_LOGIC;
  signal product_stage5_reg_n_129 : STD_LOGIC;
  signal product_stage5_reg_n_130 : STD_LOGIC;
  signal product_stage5_reg_n_131 : STD_LOGIC;
  signal product_stage5_reg_n_132 : STD_LOGIC;
  signal product_stage5_reg_n_133 : STD_LOGIC;
  signal product_stage5_reg_n_134 : STD_LOGIC;
  signal product_stage5_reg_n_135 : STD_LOGIC;
  signal product_stage5_reg_n_136 : STD_LOGIC;
  signal product_stage5_reg_n_137 : STD_LOGIC;
  signal product_stage5_reg_n_138 : STD_LOGIC;
  signal product_stage5_reg_n_139 : STD_LOGIC;
  signal product_stage5_reg_n_140 : STD_LOGIC;
  signal product_stage5_reg_n_141 : STD_LOGIC;
  signal product_stage5_reg_n_142 : STD_LOGIC;
  signal product_stage5_reg_n_143 : STD_LOGIC;
  signal product_stage5_reg_n_144 : STD_LOGIC;
  signal product_stage5_reg_n_145 : STD_LOGIC;
  signal product_stage5_reg_n_146 : STD_LOGIC;
  signal product_stage5_reg_n_147 : STD_LOGIC;
  signal product_stage5_reg_n_148 : STD_LOGIC;
  signal product_stage5_reg_n_149 : STD_LOGIC;
  signal product_stage5_reg_n_150 : STD_LOGIC;
  signal product_stage5_reg_n_151 : STD_LOGIC;
  signal product_stage5_reg_n_152 : STD_LOGIC;
  signal product_stage5_reg_n_153 : STD_LOGIC;
  signal product_stage5_reg_n_70 : STD_LOGIC;
  signal product_stage5_reg_n_71 : STD_LOGIC;
  signal product_stage5_reg_n_72 : STD_LOGIC;
  signal product_stage5_reg_n_73 : STD_LOGIC;
  signal product_stage5_reg_n_74 : STD_LOGIC;
  signal product_stage5_reg_n_75 : STD_LOGIC;
  signal product_stage5_reg_n_76 : STD_LOGIC;
  signal product_stage5_reg_n_77 : STD_LOGIC;
  signal product_stage5_reg_n_78 : STD_LOGIC;
  signal product_stage5_reg_n_79 : STD_LOGIC;
  signal product_stage5_reg_n_80 : STD_LOGIC;
  signal product_stage5_reg_n_81 : STD_LOGIC;
  signal product_stage5_reg_n_82 : STD_LOGIC;
  signal product_stage5_reg_n_83 : STD_LOGIC;
  signal product_stage5_reg_n_84 : STD_LOGIC;
  signal product_stage5_reg_n_85 : STD_LOGIC;
  signal product_stage5_reg_n_86 : STD_LOGIC;
  signal product_stage5_reg_n_87 : STD_LOGIC;
  signal product_stage5_reg_n_88 : STD_LOGIC;
  signal product_stage5_reg_n_89 : STD_LOGIC;
  signal product_stage5_reg_n_90 : STD_LOGIC;
  signal product_stage5_reg_n_91 : STD_LOGIC;
  signal product_stage5_reg_n_92 : STD_LOGIC;
  signal product_stage5_reg_n_93 : STD_LOGIC;
  signal product_stage5_reg_n_94 : STD_LOGIC;
  signal product_stage5_reg_n_95 : STD_LOGIC;
  signal product_stage5_reg_n_96 : STD_LOGIC;
  signal product_stage5_reg_n_97 : STD_LOGIC;
  signal product_stage5_reg_n_98 : STD_LOGIC;
  signal product_stage5_reg_n_99 : STD_LOGIC;
  signal temp00_reg_n_100 : STD_LOGIC;
  signal temp00_reg_n_101 : STD_LOGIC;
  signal temp00_reg_n_102 : STD_LOGIC;
  signal temp00_reg_n_103 : STD_LOGIC;
  signal temp00_reg_n_104 : STD_LOGIC;
  signal temp00_reg_n_105 : STD_LOGIC;
  signal temp00_reg_n_106 : STD_LOGIC;
  signal temp00_reg_n_107 : STD_LOGIC;
  signal temp00_reg_n_108 : STD_LOGIC;
  signal temp00_reg_n_109 : STD_LOGIC;
  signal temp00_reg_n_110 : STD_LOGIC;
  signal temp00_reg_n_111 : STD_LOGIC;
  signal temp00_reg_n_112 : STD_LOGIC;
  signal temp00_reg_n_113 : STD_LOGIC;
  signal temp00_reg_n_114 : STD_LOGIC;
  signal temp00_reg_n_115 : STD_LOGIC;
  signal temp00_reg_n_116 : STD_LOGIC;
  signal temp00_reg_n_117 : STD_LOGIC;
  signal temp00_reg_n_118 : STD_LOGIC;
  signal temp00_reg_n_119 : STD_LOGIC;
  signal temp00_reg_n_120 : STD_LOGIC;
  signal temp00_reg_n_121 : STD_LOGIC;
  signal temp00_reg_n_122 : STD_LOGIC;
  signal temp00_reg_n_123 : STD_LOGIC;
  signal temp00_reg_n_124 : STD_LOGIC;
  signal temp00_reg_n_125 : STD_LOGIC;
  signal temp00_reg_n_126 : STD_LOGIC;
  signal temp00_reg_n_127 : STD_LOGIC;
  signal temp00_reg_n_128 : STD_LOGIC;
  signal temp00_reg_n_129 : STD_LOGIC;
  signal temp00_reg_n_130 : STD_LOGIC;
  signal temp00_reg_n_131 : STD_LOGIC;
  signal temp00_reg_n_132 : STD_LOGIC;
  signal temp00_reg_n_133 : STD_LOGIC;
  signal temp00_reg_n_134 : STD_LOGIC;
  signal temp00_reg_n_135 : STD_LOGIC;
  signal temp00_reg_n_136 : STD_LOGIC;
  signal temp00_reg_n_137 : STD_LOGIC;
  signal temp00_reg_n_138 : STD_LOGIC;
  signal temp00_reg_n_139 : STD_LOGIC;
  signal temp00_reg_n_140 : STD_LOGIC;
  signal temp00_reg_n_141 : STD_LOGIC;
  signal temp00_reg_n_142 : STD_LOGIC;
  signal temp00_reg_n_143 : STD_LOGIC;
  signal temp00_reg_n_144 : STD_LOGIC;
  signal temp00_reg_n_145 : STD_LOGIC;
  signal temp00_reg_n_146 : STD_LOGIC;
  signal temp00_reg_n_147 : STD_LOGIC;
  signal temp00_reg_n_148 : STD_LOGIC;
  signal temp00_reg_n_149 : STD_LOGIC;
  signal temp00_reg_n_150 : STD_LOGIC;
  signal temp00_reg_n_151 : STD_LOGIC;
  signal temp00_reg_n_152 : STD_LOGIC;
  signal temp00_reg_n_153 : STD_LOGIC;
  signal temp00_reg_n_82 : STD_LOGIC;
  signal temp00_reg_n_83 : STD_LOGIC;
  signal temp00_reg_n_84 : STD_LOGIC;
  signal temp00_reg_n_85 : STD_LOGIC;
  signal temp00_reg_n_86 : STD_LOGIC;
  signal temp00_reg_n_87 : STD_LOGIC;
  signal temp00_reg_n_88 : STD_LOGIC;
  signal temp00_reg_n_89 : STD_LOGIC;
  signal temp00_reg_n_90 : STD_LOGIC;
  signal temp00_reg_n_91 : STD_LOGIC;
  signal temp00_reg_n_92 : STD_LOGIC;
  signal temp00_reg_n_93 : STD_LOGIC;
  signal temp00_reg_n_94 : STD_LOGIC;
  signal temp00_reg_n_95 : STD_LOGIC;
  signal temp00_reg_n_96 : STD_LOGIC;
  signal temp00_reg_n_97 : STD_LOGIC;
  signal temp00_reg_n_98 : STD_LOGIC;
  signal temp00_reg_n_99 : STD_LOGIC;
  signal temp02_reg_n_100 : STD_LOGIC;
  signal temp02_reg_n_101 : STD_LOGIC;
  signal temp02_reg_n_102 : STD_LOGIC;
  signal temp02_reg_n_103 : STD_LOGIC;
  signal temp02_reg_n_104 : STD_LOGIC;
  signal temp02_reg_n_105 : STD_LOGIC;
  signal temp02_reg_n_106 : STD_LOGIC;
  signal temp02_reg_n_107 : STD_LOGIC;
  signal temp02_reg_n_108 : STD_LOGIC;
  signal temp02_reg_n_109 : STD_LOGIC;
  signal temp02_reg_n_110 : STD_LOGIC;
  signal temp02_reg_n_111 : STD_LOGIC;
  signal temp02_reg_n_112 : STD_LOGIC;
  signal temp02_reg_n_113 : STD_LOGIC;
  signal temp02_reg_n_114 : STD_LOGIC;
  signal temp02_reg_n_115 : STD_LOGIC;
  signal temp02_reg_n_116 : STD_LOGIC;
  signal temp02_reg_n_117 : STD_LOGIC;
  signal temp02_reg_n_118 : STD_LOGIC;
  signal temp02_reg_n_119 : STD_LOGIC;
  signal temp02_reg_n_120 : STD_LOGIC;
  signal temp02_reg_n_121 : STD_LOGIC;
  signal temp02_reg_n_122 : STD_LOGIC;
  signal temp02_reg_n_123 : STD_LOGIC;
  signal temp02_reg_n_124 : STD_LOGIC;
  signal temp02_reg_n_125 : STD_LOGIC;
  signal temp02_reg_n_126 : STD_LOGIC;
  signal temp02_reg_n_127 : STD_LOGIC;
  signal temp02_reg_n_128 : STD_LOGIC;
  signal temp02_reg_n_129 : STD_LOGIC;
  signal temp02_reg_n_130 : STD_LOGIC;
  signal temp02_reg_n_131 : STD_LOGIC;
  signal temp02_reg_n_132 : STD_LOGIC;
  signal temp02_reg_n_133 : STD_LOGIC;
  signal temp02_reg_n_134 : STD_LOGIC;
  signal temp02_reg_n_135 : STD_LOGIC;
  signal temp02_reg_n_136 : STD_LOGIC;
  signal temp02_reg_n_137 : STD_LOGIC;
  signal temp02_reg_n_138 : STD_LOGIC;
  signal temp02_reg_n_139 : STD_LOGIC;
  signal temp02_reg_n_140 : STD_LOGIC;
  signal temp02_reg_n_141 : STD_LOGIC;
  signal temp02_reg_n_142 : STD_LOGIC;
  signal temp02_reg_n_143 : STD_LOGIC;
  signal temp02_reg_n_144 : STD_LOGIC;
  signal temp02_reg_n_145 : STD_LOGIC;
  signal temp02_reg_n_146 : STD_LOGIC;
  signal temp02_reg_n_147 : STD_LOGIC;
  signal temp02_reg_n_148 : STD_LOGIC;
  signal temp02_reg_n_149 : STD_LOGIC;
  signal temp02_reg_n_150 : STD_LOGIC;
  signal temp02_reg_n_151 : STD_LOGIC;
  signal temp02_reg_n_152 : STD_LOGIC;
  signal temp02_reg_n_153 : STD_LOGIC;
  signal temp02_reg_n_82 : STD_LOGIC;
  signal temp02_reg_n_83 : STD_LOGIC;
  signal temp02_reg_n_84 : STD_LOGIC;
  signal temp02_reg_n_85 : STD_LOGIC;
  signal temp02_reg_n_86 : STD_LOGIC;
  signal temp02_reg_n_87 : STD_LOGIC;
  signal temp02_reg_n_88 : STD_LOGIC;
  signal temp02_reg_n_89 : STD_LOGIC;
  signal temp02_reg_n_90 : STD_LOGIC;
  signal temp02_reg_n_91 : STD_LOGIC;
  signal temp02_reg_n_92 : STD_LOGIC;
  signal temp02_reg_n_93 : STD_LOGIC;
  signal temp02_reg_n_94 : STD_LOGIC;
  signal temp02_reg_n_95 : STD_LOGIC;
  signal temp02_reg_n_96 : STD_LOGIC;
  signal temp02_reg_n_97 : STD_LOGIC;
  signal temp02_reg_n_98 : STD_LOGIC;
  signal temp02_reg_n_99 : STD_LOGIC;
  signal temp04_reg_n_100 : STD_LOGIC;
  signal temp04_reg_n_101 : STD_LOGIC;
  signal temp04_reg_n_102 : STD_LOGIC;
  signal temp04_reg_n_103 : STD_LOGIC;
  signal temp04_reg_n_104 : STD_LOGIC;
  signal temp04_reg_n_105 : STD_LOGIC;
  signal temp04_reg_n_106 : STD_LOGIC;
  signal temp04_reg_n_107 : STD_LOGIC;
  signal temp04_reg_n_108 : STD_LOGIC;
  signal temp04_reg_n_109 : STD_LOGIC;
  signal temp04_reg_n_110 : STD_LOGIC;
  signal temp04_reg_n_111 : STD_LOGIC;
  signal temp04_reg_n_112 : STD_LOGIC;
  signal temp04_reg_n_113 : STD_LOGIC;
  signal temp04_reg_n_114 : STD_LOGIC;
  signal temp04_reg_n_115 : STD_LOGIC;
  signal temp04_reg_n_116 : STD_LOGIC;
  signal temp04_reg_n_117 : STD_LOGIC;
  signal temp04_reg_n_118 : STD_LOGIC;
  signal temp04_reg_n_119 : STD_LOGIC;
  signal temp04_reg_n_120 : STD_LOGIC;
  signal temp04_reg_n_121 : STD_LOGIC;
  signal temp04_reg_n_122 : STD_LOGIC;
  signal temp04_reg_n_123 : STD_LOGIC;
  signal temp04_reg_n_124 : STD_LOGIC;
  signal temp04_reg_n_125 : STD_LOGIC;
  signal temp04_reg_n_126 : STD_LOGIC;
  signal temp04_reg_n_127 : STD_LOGIC;
  signal temp04_reg_n_128 : STD_LOGIC;
  signal temp04_reg_n_129 : STD_LOGIC;
  signal temp04_reg_n_130 : STD_LOGIC;
  signal temp04_reg_n_131 : STD_LOGIC;
  signal temp04_reg_n_132 : STD_LOGIC;
  signal temp04_reg_n_133 : STD_LOGIC;
  signal temp04_reg_n_134 : STD_LOGIC;
  signal temp04_reg_n_135 : STD_LOGIC;
  signal temp04_reg_n_136 : STD_LOGIC;
  signal temp04_reg_n_137 : STD_LOGIC;
  signal temp04_reg_n_138 : STD_LOGIC;
  signal temp04_reg_n_139 : STD_LOGIC;
  signal temp04_reg_n_140 : STD_LOGIC;
  signal temp04_reg_n_141 : STD_LOGIC;
  signal temp04_reg_n_142 : STD_LOGIC;
  signal temp04_reg_n_143 : STD_LOGIC;
  signal temp04_reg_n_144 : STD_LOGIC;
  signal temp04_reg_n_145 : STD_LOGIC;
  signal temp04_reg_n_146 : STD_LOGIC;
  signal temp04_reg_n_147 : STD_LOGIC;
  signal temp04_reg_n_148 : STD_LOGIC;
  signal temp04_reg_n_149 : STD_LOGIC;
  signal temp04_reg_n_150 : STD_LOGIC;
  signal temp04_reg_n_151 : STD_LOGIC;
  signal temp04_reg_n_152 : STD_LOGIC;
  signal temp04_reg_n_153 : STD_LOGIC;
  signal temp04_reg_n_82 : STD_LOGIC;
  signal temp04_reg_n_83 : STD_LOGIC;
  signal temp04_reg_n_84 : STD_LOGIC;
  signal temp04_reg_n_85 : STD_LOGIC;
  signal temp04_reg_n_86 : STD_LOGIC;
  signal temp04_reg_n_87 : STD_LOGIC;
  signal temp04_reg_n_88 : STD_LOGIC;
  signal temp04_reg_n_89 : STD_LOGIC;
  signal temp04_reg_n_90 : STD_LOGIC;
  signal temp04_reg_n_91 : STD_LOGIC;
  signal temp04_reg_n_92 : STD_LOGIC;
  signal temp04_reg_n_93 : STD_LOGIC;
  signal temp04_reg_n_94 : STD_LOGIC;
  signal temp04_reg_n_95 : STD_LOGIC;
  signal temp04_reg_n_96 : STD_LOGIC;
  signal temp04_reg_n_97 : STD_LOGIC;
  signal temp04_reg_n_98 : STD_LOGIC;
  signal temp04_reg_n_99 : STD_LOGIC;
  signal temp06_reg_n_100 : STD_LOGIC;
  signal temp06_reg_n_101 : STD_LOGIC;
  signal temp06_reg_n_102 : STD_LOGIC;
  signal temp06_reg_n_103 : STD_LOGIC;
  signal temp06_reg_n_104 : STD_LOGIC;
  signal temp06_reg_n_105 : STD_LOGIC;
  signal temp06_reg_n_106 : STD_LOGIC;
  signal temp06_reg_n_107 : STD_LOGIC;
  signal temp06_reg_n_108 : STD_LOGIC;
  signal temp06_reg_n_109 : STD_LOGIC;
  signal temp06_reg_n_110 : STD_LOGIC;
  signal temp06_reg_n_111 : STD_LOGIC;
  signal temp06_reg_n_112 : STD_LOGIC;
  signal temp06_reg_n_113 : STD_LOGIC;
  signal temp06_reg_n_114 : STD_LOGIC;
  signal temp06_reg_n_115 : STD_LOGIC;
  signal temp06_reg_n_116 : STD_LOGIC;
  signal temp06_reg_n_117 : STD_LOGIC;
  signal temp06_reg_n_118 : STD_LOGIC;
  signal temp06_reg_n_119 : STD_LOGIC;
  signal temp06_reg_n_120 : STD_LOGIC;
  signal temp06_reg_n_121 : STD_LOGIC;
  signal temp06_reg_n_122 : STD_LOGIC;
  signal temp06_reg_n_123 : STD_LOGIC;
  signal temp06_reg_n_124 : STD_LOGIC;
  signal temp06_reg_n_125 : STD_LOGIC;
  signal temp06_reg_n_126 : STD_LOGIC;
  signal temp06_reg_n_127 : STD_LOGIC;
  signal temp06_reg_n_128 : STD_LOGIC;
  signal temp06_reg_n_129 : STD_LOGIC;
  signal temp06_reg_n_130 : STD_LOGIC;
  signal temp06_reg_n_131 : STD_LOGIC;
  signal temp06_reg_n_132 : STD_LOGIC;
  signal temp06_reg_n_133 : STD_LOGIC;
  signal temp06_reg_n_134 : STD_LOGIC;
  signal temp06_reg_n_135 : STD_LOGIC;
  signal temp06_reg_n_136 : STD_LOGIC;
  signal temp06_reg_n_137 : STD_LOGIC;
  signal temp06_reg_n_138 : STD_LOGIC;
  signal temp06_reg_n_139 : STD_LOGIC;
  signal temp06_reg_n_140 : STD_LOGIC;
  signal temp06_reg_n_141 : STD_LOGIC;
  signal temp06_reg_n_142 : STD_LOGIC;
  signal temp06_reg_n_143 : STD_LOGIC;
  signal temp06_reg_n_144 : STD_LOGIC;
  signal temp06_reg_n_145 : STD_LOGIC;
  signal temp06_reg_n_146 : STD_LOGIC;
  signal temp06_reg_n_147 : STD_LOGIC;
  signal temp06_reg_n_148 : STD_LOGIC;
  signal temp06_reg_n_149 : STD_LOGIC;
  signal temp06_reg_n_150 : STD_LOGIC;
  signal temp06_reg_n_151 : STD_LOGIC;
  signal temp06_reg_n_152 : STD_LOGIC;
  signal temp06_reg_n_153 : STD_LOGIC;
  signal temp06_reg_n_82 : STD_LOGIC;
  signal temp06_reg_n_83 : STD_LOGIC;
  signal temp06_reg_n_84 : STD_LOGIC;
  signal temp06_reg_n_85 : STD_LOGIC;
  signal temp06_reg_n_86 : STD_LOGIC;
  signal temp06_reg_n_87 : STD_LOGIC;
  signal temp06_reg_n_88 : STD_LOGIC;
  signal temp06_reg_n_89 : STD_LOGIC;
  signal temp06_reg_n_90 : STD_LOGIC;
  signal temp06_reg_n_91 : STD_LOGIC;
  signal temp06_reg_n_92 : STD_LOGIC;
  signal temp06_reg_n_93 : STD_LOGIC;
  signal temp06_reg_n_94 : STD_LOGIC;
  signal temp06_reg_n_95 : STD_LOGIC;
  signal temp06_reg_n_96 : STD_LOGIC;
  signal temp06_reg_n_97 : STD_LOGIC;
  signal temp06_reg_n_98 : STD_LOGIC;
  signal temp06_reg_n_99 : STD_LOGIC;
  signal temp0_reg_n_100 : STD_LOGIC;
  signal temp0_reg_n_101 : STD_LOGIC;
  signal temp0_reg_n_102 : STD_LOGIC;
  signal temp0_reg_n_103 : STD_LOGIC;
  signal temp0_reg_n_104 : STD_LOGIC;
  signal temp0_reg_n_105 : STD_LOGIC;
  signal temp0_reg_n_106 : STD_LOGIC;
  signal temp0_reg_n_107 : STD_LOGIC;
  signal temp0_reg_n_108 : STD_LOGIC;
  signal temp0_reg_n_109 : STD_LOGIC;
  signal temp0_reg_n_110 : STD_LOGIC;
  signal temp0_reg_n_111 : STD_LOGIC;
  signal temp0_reg_n_112 : STD_LOGIC;
  signal temp0_reg_n_113 : STD_LOGIC;
  signal temp0_reg_n_114 : STD_LOGIC;
  signal temp0_reg_n_115 : STD_LOGIC;
  signal temp0_reg_n_116 : STD_LOGIC;
  signal temp0_reg_n_117 : STD_LOGIC;
  signal temp0_reg_n_118 : STD_LOGIC;
  signal temp0_reg_n_119 : STD_LOGIC;
  signal temp0_reg_n_120 : STD_LOGIC;
  signal temp0_reg_n_121 : STD_LOGIC;
  signal temp0_reg_n_122 : STD_LOGIC;
  signal temp0_reg_n_123 : STD_LOGIC;
  signal temp0_reg_n_124 : STD_LOGIC;
  signal temp0_reg_n_125 : STD_LOGIC;
  signal temp0_reg_n_126 : STD_LOGIC;
  signal temp0_reg_n_127 : STD_LOGIC;
  signal temp0_reg_n_128 : STD_LOGIC;
  signal temp0_reg_n_129 : STD_LOGIC;
  signal temp0_reg_n_130 : STD_LOGIC;
  signal temp0_reg_n_131 : STD_LOGIC;
  signal temp0_reg_n_132 : STD_LOGIC;
  signal temp0_reg_n_133 : STD_LOGIC;
  signal temp0_reg_n_134 : STD_LOGIC;
  signal temp0_reg_n_135 : STD_LOGIC;
  signal temp0_reg_n_136 : STD_LOGIC;
  signal temp0_reg_n_137 : STD_LOGIC;
  signal temp0_reg_n_138 : STD_LOGIC;
  signal temp0_reg_n_139 : STD_LOGIC;
  signal temp0_reg_n_140 : STD_LOGIC;
  signal temp0_reg_n_141 : STD_LOGIC;
  signal temp0_reg_n_142 : STD_LOGIC;
  signal temp0_reg_n_143 : STD_LOGIC;
  signal temp0_reg_n_144 : STD_LOGIC;
  signal temp0_reg_n_145 : STD_LOGIC;
  signal temp0_reg_n_146 : STD_LOGIC;
  signal temp0_reg_n_147 : STD_LOGIC;
  signal temp0_reg_n_148 : STD_LOGIC;
  signal temp0_reg_n_149 : STD_LOGIC;
  signal temp0_reg_n_150 : STD_LOGIC;
  signal temp0_reg_n_151 : STD_LOGIC;
  signal temp0_reg_n_152 : STD_LOGIC;
  signal temp0_reg_n_153 : STD_LOGIC;
  signal temp0_reg_n_82 : STD_LOGIC;
  signal temp0_reg_n_83 : STD_LOGIC;
  signal temp0_reg_n_84 : STD_LOGIC;
  signal temp0_reg_n_85 : STD_LOGIC;
  signal temp0_reg_n_86 : STD_LOGIC;
  signal temp0_reg_n_87 : STD_LOGIC;
  signal temp0_reg_n_88 : STD_LOGIC;
  signal temp0_reg_n_89 : STD_LOGIC;
  signal temp0_reg_n_90 : STD_LOGIC;
  signal temp0_reg_n_91 : STD_LOGIC;
  signal temp0_reg_n_92 : STD_LOGIC;
  signal temp0_reg_n_93 : STD_LOGIC;
  signal temp0_reg_n_94 : STD_LOGIC;
  signal temp0_reg_n_95 : STD_LOGIC;
  signal temp0_reg_n_96 : STD_LOGIC;
  signal temp0_reg_n_97 : STD_LOGIC;
  signal temp0_reg_n_98 : STD_LOGIC;
  signal temp0_reg_n_99 : STD_LOGIC;
  signal temp2_reg_n_100 : STD_LOGIC;
  signal temp2_reg_n_101 : STD_LOGIC;
  signal temp2_reg_n_102 : STD_LOGIC;
  signal temp2_reg_n_103 : STD_LOGIC;
  signal temp2_reg_n_104 : STD_LOGIC;
  signal temp2_reg_n_105 : STD_LOGIC;
  signal temp2_reg_n_106 : STD_LOGIC;
  signal temp2_reg_n_107 : STD_LOGIC;
  signal temp2_reg_n_108 : STD_LOGIC;
  signal temp2_reg_n_109 : STD_LOGIC;
  signal temp2_reg_n_110 : STD_LOGIC;
  signal temp2_reg_n_111 : STD_LOGIC;
  signal temp2_reg_n_112 : STD_LOGIC;
  signal temp2_reg_n_113 : STD_LOGIC;
  signal temp2_reg_n_114 : STD_LOGIC;
  signal temp2_reg_n_115 : STD_LOGIC;
  signal temp2_reg_n_116 : STD_LOGIC;
  signal temp2_reg_n_117 : STD_LOGIC;
  signal temp2_reg_n_118 : STD_LOGIC;
  signal temp2_reg_n_119 : STD_LOGIC;
  signal temp2_reg_n_120 : STD_LOGIC;
  signal temp2_reg_n_121 : STD_LOGIC;
  signal temp2_reg_n_122 : STD_LOGIC;
  signal temp2_reg_n_123 : STD_LOGIC;
  signal temp2_reg_n_124 : STD_LOGIC;
  signal temp2_reg_n_125 : STD_LOGIC;
  signal temp2_reg_n_126 : STD_LOGIC;
  signal temp2_reg_n_127 : STD_LOGIC;
  signal temp2_reg_n_128 : STD_LOGIC;
  signal temp2_reg_n_129 : STD_LOGIC;
  signal temp2_reg_n_130 : STD_LOGIC;
  signal temp2_reg_n_131 : STD_LOGIC;
  signal temp2_reg_n_132 : STD_LOGIC;
  signal temp2_reg_n_133 : STD_LOGIC;
  signal temp2_reg_n_134 : STD_LOGIC;
  signal temp2_reg_n_135 : STD_LOGIC;
  signal temp2_reg_n_136 : STD_LOGIC;
  signal temp2_reg_n_137 : STD_LOGIC;
  signal temp2_reg_n_138 : STD_LOGIC;
  signal temp2_reg_n_139 : STD_LOGIC;
  signal temp2_reg_n_140 : STD_LOGIC;
  signal temp2_reg_n_141 : STD_LOGIC;
  signal temp2_reg_n_142 : STD_LOGIC;
  signal temp2_reg_n_143 : STD_LOGIC;
  signal temp2_reg_n_144 : STD_LOGIC;
  signal temp2_reg_n_145 : STD_LOGIC;
  signal temp2_reg_n_146 : STD_LOGIC;
  signal temp2_reg_n_147 : STD_LOGIC;
  signal temp2_reg_n_148 : STD_LOGIC;
  signal temp2_reg_n_149 : STD_LOGIC;
  signal temp2_reg_n_150 : STD_LOGIC;
  signal temp2_reg_n_151 : STD_LOGIC;
  signal temp2_reg_n_152 : STD_LOGIC;
  signal temp2_reg_n_153 : STD_LOGIC;
  signal temp2_reg_n_82 : STD_LOGIC;
  signal temp2_reg_n_83 : STD_LOGIC;
  signal temp2_reg_n_84 : STD_LOGIC;
  signal temp2_reg_n_85 : STD_LOGIC;
  signal temp2_reg_n_86 : STD_LOGIC;
  signal temp2_reg_n_87 : STD_LOGIC;
  signal temp2_reg_n_88 : STD_LOGIC;
  signal temp2_reg_n_89 : STD_LOGIC;
  signal temp2_reg_n_90 : STD_LOGIC;
  signal temp2_reg_n_91 : STD_LOGIC;
  signal temp2_reg_n_92 : STD_LOGIC;
  signal temp2_reg_n_93 : STD_LOGIC;
  signal temp2_reg_n_94 : STD_LOGIC;
  signal temp2_reg_n_95 : STD_LOGIC;
  signal temp2_reg_n_96 : STD_LOGIC;
  signal temp2_reg_n_97 : STD_LOGIC;
  signal temp2_reg_n_98 : STD_LOGIC;
  signal temp2_reg_n_99 : STD_LOGIC;
  signal temp4_reg_n_100 : STD_LOGIC;
  signal temp4_reg_n_101 : STD_LOGIC;
  signal temp4_reg_n_102 : STD_LOGIC;
  signal temp4_reg_n_103 : STD_LOGIC;
  signal temp4_reg_n_104 : STD_LOGIC;
  signal temp4_reg_n_105 : STD_LOGIC;
  signal temp4_reg_n_106 : STD_LOGIC;
  signal temp4_reg_n_107 : STD_LOGIC;
  signal temp4_reg_n_108 : STD_LOGIC;
  signal temp4_reg_n_109 : STD_LOGIC;
  signal temp4_reg_n_110 : STD_LOGIC;
  signal temp4_reg_n_111 : STD_LOGIC;
  signal temp4_reg_n_112 : STD_LOGIC;
  signal temp4_reg_n_113 : STD_LOGIC;
  signal temp4_reg_n_114 : STD_LOGIC;
  signal temp4_reg_n_115 : STD_LOGIC;
  signal temp4_reg_n_116 : STD_LOGIC;
  signal temp4_reg_n_117 : STD_LOGIC;
  signal temp4_reg_n_118 : STD_LOGIC;
  signal temp4_reg_n_119 : STD_LOGIC;
  signal temp4_reg_n_120 : STD_LOGIC;
  signal temp4_reg_n_121 : STD_LOGIC;
  signal temp4_reg_n_122 : STD_LOGIC;
  signal temp4_reg_n_123 : STD_LOGIC;
  signal temp4_reg_n_124 : STD_LOGIC;
  signal temp4_reg_n_125 : STD_LOGIC;
  signal temp4_reg_n_126 : STD_LOGIC;
  signal temp4_reg_n_127 : STD_LOGIC;
  signal temp4_reg_n_128 : STD_LOGIC;
  signal temp4_reg_n_129 : STD_LOGIC;
  signal temp4_reg_n_130 : STD_LOGIC;
  signal temp4_reg_n_131 : STD_LOGIC;
  signal temp4_reg_n_132 : STD_LOGIC;
  signal temp4_reg_n_133 : STD_LOGIC;
  signal temp4_reg_n_134 : STD_LOGIC;
  signal temp4_reg_n_135 : STD_LOGIC;
  signal temp4_reg_n_136 : STD_LOGIC;
  signal temp4_reg_n_137 : STD_LOGIC;
  signal temp4_reg_n_138 : STD_LOGIC;
  signal temp4_reg_n_139 : STD_LOGIC;
  signal temp4_reg_n_140 : STD_LOGIC;
  signal temp4_reg_n_141 : STD_LOGIC;
  signal temp4_reg_n_142 : STD_LOGIC;
  signal temp4_reg_n_143 : STD_LOGIC;
  signal temp4_reg_n_144 : STD_LOGIC;
  signal temp4_reg_n_145 : STD_LOGIC;
  signal temp4_reg_n_146 : STD_LOGIC;
  signal temp4_reg_n_147 : STD_LOGIC;
  signal temp4_reg_n_148 : STD_LOGIC;
  signal temp4_reg_n_149 : STD_LOGIC;
  signal temp4_reg_n_150 : STD_LOGIC;
  signal temp4_reg_n_151 : STD_LOGIC;
  signal temp4_reg_n_152 : STD_LOGIC;
  signal temp4_reg_n_153 : STD_LOGIC;
  signal temp4_reg_n_82 : STD_LOGIC;
  signal temp4_reg_n_83 : STD_LOGIC;
  signal temp4_reg_n_84 : STD_LOGIC;
  signal temp4_reg_n_85 : STD_LOGIC;
  signal temp4_reg_n_86 : STD_LOGIC;
  signal temp4_reg_n_87 : STD_LOGIC;
  signal temp4_reg_n_88 : STD_LOGIC;
  signal temp4_reg_n_89 : STD_LOGIC;
  signal temp4_reg_n_90 : STD_LOGIC;
  signal temp4_reg_n_91 : STD_LOGIC;
  signal temp4_reg_n_92 : STD_LOGIC;
  signal temp4_reg_n_93 : STD_LOGIC;
  signal temp4_reg_n_94 : STD_LOGIC;
  signal temp4_reg_n_95 : STD_LOGIC;
  signal temp4_reg_n_96 : STD_LOGIC;
  signal temp4_reg_n_97 : STD_LOGIC;
  signal temp4_reg_n_98 : STD_LOGIC;
  signal temp4_reg_n_99 : STD_LOGIC;
  signal temp6_reg_n_100 : STD_LOGIC;
  signal temp6_reg_n_101 : STD_LOGIC;
  signal temp6_reg_n_102 : STD_LOGIC;
  signal temp6_reg_n_103 : STD_LOGIC;
  signal temp6_reg_n_104 : STD_LOGIC;
  signal temp6_reg_n_105 : STD_LOGIC;
  signal temp6_reg_n_106 : STD_LOGIC;
  signal temp6_reg_n_107 : STD_LOGIC;
  signal temp6_reg_n_108 : STD_LOGIC;
  signal temp6_reg_n_109 : STD_LOGIC;
  signal temp6_reg_n_110 : STD_LOGIC;
  signal temp6_reg_n_111 : STD_LOGIC;
  signal temp6_reg_n_112 : STD_LOGIC;
  signal temp6_reg_n_113 : STD_LOGIC;
  signal temp6_reg_n_114 : STD_LOGIC;
  signal temp6_reg_n_115 : STD_LOGIC;
  signal temp6_reg_n_116 : STD_LOGIC;
  signal temp6_reg_n_117 : STD_LOGIC;
  signal temp6_reg_n_118 : STD_LOGIC;
  signal temp6_reg_n_119 : STD_LOGIC;
  signal temp6_reg_n_120 : STD_LOGIC;
  signal temp6_reg_n_121 : STD_LOGIC;
  signal temp6_reg_n_122 : STD_LOGIC;
  signal temp6_reg_n_123 : STD_LOGIC;
  signal temp6_reg_n_124 : STD_LOGIC;
  signal temp6_reg_n_125 : STD_LOGIC;
  signal temp6_reg_n_126 : STD_LOGIC;
  signal temp6_reg_n_127 : STD_LOGIC;
  signal temp6_reg_n_128 : STD_LOGIC;
  signal temp6_reg_n_129 : STD_LOGIC;
  signal temp6_reg_n_130 : STD_LOGIC;
  signal temp6_reg_n_131 : STD_LOGIC;
  signal temp6_reg_n_132 : STD_LOGIC;
  signal temp6_reg_n_133 : STD_LOGIC;
  signal temp6_reg_n_134 : STD_LOGIC;
  signal temp6_reg_n_135 : STD_LOGIC;
  signal temp6_reg_n_136 : STD_LOGIC;
  signal temp6_reg_n_137 : STD_LOGIC;
  signal temp6_reg_n_138 : STD_LOGIC;
  signal temp6_reg_n_139 : STD_LOGIC;
  signal temp6_reg_n_140 : STD_LOGIC;
  signal temp6_reg_n_141 : STD_LOGIC;
  signal temp6_reg_n_142 : STD_LOGIC;
  signal temp6_reg_n_143 : STD_LOGIC;
  signal temp6_reg_n_144 : STD_LOGIC;
  signal temp6_reg_n_145 : STD_LOGIC;
  signal temp6_reg_n_146 : STD_LOGIC;
  signal temp6_reg_n_147 : STD_LOGIC;
  signal temp6_reg_n_148 : STD_LOGIC;
  signal temp6_reg_n_149 : STD_LOGIC;
  signal temp6_reg_n_150 : STD_LOGIC;
  signal temp6_reg_n_151 : STD_LOGIC;
  signal temp6_reg_n_152 : STD_LOGIC;
  signal temp6_reg_n_153 : STD_LOGIC;
  signal temp6_reg_n_82 : STD_LOGIC;
  signal temp6_reg_n_83 : STD_LOGIC;
  signal temp6_reg_n_84 : STD_LOGIC;
  signal temp6_reg_n_85 : STD_LOGIC;
  signal temp6_reg_n_86 : STD_LOGIC;
  signal temp6_reg_n_87 : STD_LOGIC;
  signal temp6_reg_n_88 : STD_LOGIC;
  signal temp6_reg_n_89 : STD_LOGIC;
  signal temp6_reg_n_90 : STD_LOGIC;
  signal temp6_reg_n_91 : STD_LOGIC;
  signal temp6_reg_n_92 : STD_LOGIC;
  signal temp6_reg_n_93 : STD_LOGIC;
  signal temp6_reg_n_94 : STD_LOGIC;
  signal temp6_reg_n_95 : STD_LOGIC;
  signal temp6_reg_n_96 : STD_LOGIC;
  signal temp6_reg_n_97 : STD_LOGIC;
  signal temp6_reg_n_98 : STD_LOGIC;
  signal temp6_reg_n_99 : STD_LOGIC;
  signal \waveRefAddress[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[0][11]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[0][11]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[0][11]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress[0][13]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[0][13]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[0][3]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[0][3]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_6__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_7__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_8__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_9_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][13]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][13]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][13]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][13]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][3]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][7]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][7]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][7]_i_6_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][7]_i_7_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][7]_i_8_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][7]_i_9_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_6__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_7__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_8__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_9__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][13]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][13]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][13]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][13]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][3]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][3]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][3]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][7]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][7]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][7]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][7]_i_6_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][7]_i_7_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][7]_i_8_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_6__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_7__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_8_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_9_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][13]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][13]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][13]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][13]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][3]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][3]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][3]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][3]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][7]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][7]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][7]_i_6_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][7]_i_7_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][7]_i_8_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][7]_i_9_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][13]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_6__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_7__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_8__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_9__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][13]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][13]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][13]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][13]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][3]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][3]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][3]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][3]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][7]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][7]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][7]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][7]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][7]_i_6_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][7]_i_7_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][7]_i_8_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][7]_i_9_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_6__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_7__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_8__0_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_9_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][13]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][13]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][13]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][13]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][3]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][3]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][3]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][3]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][7]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][7]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][7]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][7]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][7]_i_6_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][7]_i_7_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][7]_i_8_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][11]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][11]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][11]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][11]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][11]_i_6_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][11]_i_7_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][11]_i_8_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][11]_i_9_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][13]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][13]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][13]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][13]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][3]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][3]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][3]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][3]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][7]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][7]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][7]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][7]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][7]_i_6_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][7]_i_7_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][7]_i_8_n_0\ : STD_LOGIC;
  signal \waveRefAddress[7][7]_i_9_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][11]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][11]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][11]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][11]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][11]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][11]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][11]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][13]_i_2_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][13]_i_2_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][13]_i_2_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][3]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][3]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][3]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][3]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][3]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][3]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][3]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][7]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][7]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][7]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][7]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][7]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][7]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[0][7]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][13]_i_2_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][13]_i_2_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][13]_i_2_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][3]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][3]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][3]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][3]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][3]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][3]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][7]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][7]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][7]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][7]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][7]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][7]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][7]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][13]_i_2_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][13]_i_2_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][13]_i_2_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][3]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][3]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][3]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][3]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][3]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][3]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][7]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][7]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][7]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][7]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][7]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][7]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][7]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][13]_i_2_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][13]_i_2_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][13]_i_2_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][3]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][3]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][3]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][3]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][3]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][3]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][7]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][7]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][7]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][7]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][7]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][7]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][7]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][13]_i_2_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][13]_i_2_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][13]_i_2_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][3]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][3]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][3]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][3]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][3]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][3]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][7]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][7]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][7]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][7]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][7]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][7]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][7]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][7]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][13]_i_2_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][13]_i_2_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][13]_i_2_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][3]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][3]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][3]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][3]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][3]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][3]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][3]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][7]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][7]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][7]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][7]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][7]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][7]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][7]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][11]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][11]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][11]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][11]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][11]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][11]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][11]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][11]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][13]_i_2_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][13]_i_2_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][13]_i_2_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][3]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][3]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][3]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][3]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][3]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][3]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][3]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][7]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][7]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][7]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][7]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][7]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][7]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][7]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[7][7]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefOutXCorr[0]_52\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \waveRefOutXCorr[1]_53\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \waveRefOutXCorr[2]_54\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \waveRefOutXCorr[3]_55\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \waveRefOutXCorr[4]_56\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \waveRefOutXCorr[5]_57\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \waveRefOutXCorr[6]_58\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \waveRefOutXCorr[7]_59\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \xcorr[35]_i_1_n_0\ : STD_LOGIC;
  signal \xcorr[35]_i_2_n_0\ : STD_LOGIC;
  signal \xcorr[35]_i_3_n_0\ : STD_LOGIC;
  signal \xcorr[35]_i_4_n_0\ : STD_LOGIC;
  signal \NLW_RefAddress_reg[1][0]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[1][0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[1][0]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[1][0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[1][11]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[1][11]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[1][11]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[1][11]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[1][11]_i_27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[1][11]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[1][11]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[1][11]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[1][11]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[1][11]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[1][11]_i_49_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[1][11]_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[1][11]_i_56_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[1][11]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[1][11]_i_67_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[1][11]_i_67_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[1][11]_i_69_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[1][11]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[1][11]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[1][11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[1][4]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[1][4]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[1][4]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[1][4]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[2][0]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[2][0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[2][11]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[2][11]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[2][11]_i_118_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[2][11]_i_118_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[2][11]_i_122_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[2][11]_i_122_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[2][11]_i_131_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[2][11]_i_131_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[2][11]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[2][11]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[2][11]_i_32_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[2][11]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[2][11]_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[2][11]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[2][11]_i_46_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[2][11]_i_46_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[2][11]_i_48_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[2][11]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[2][11]_i_60_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[2][11]_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[2][11]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[2][11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[2][5]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[2][5]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[2][5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[2][5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[3][11]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[3][11]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[3][11]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[3][11]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[3][11]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[3][11]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[3][11]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[3][11]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[3][11]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[3][11]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[3][11]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[3][11]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[3][11]_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[3][11]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[3][11]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[3][11]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[3][11]_i_46_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[3][11]_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[3][11]_i_62_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[3][11]_i_64_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[3][11]_i_68_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[3][11]_i_71_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[3][11]_i_73_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[3][11]_i_73_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[3][11]_i_74_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[3][11]_i_74_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[3][11]_i_77_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[3][11]_i_77_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[3][11]_i_79_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[3][11]_i_80_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[3][11]_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[3][11]_i_86_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[3][4]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[3][4]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[3][4]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[3][4]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[4][11]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[4][11]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[4][11]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_RefAddress_reg[4][11]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[4][11]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_RefAddress_reg[4][11]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[4][11]_i_29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_RefAddress_reg[4][11]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[4][11]_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_RefAddress_reg[4][11]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[4][11]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_RefAddress_reg[4][11]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[4][11]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[4][11]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[4][11]_i_42_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[4][11]_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[4][11]_i_58_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_RefAddress_reg[4][11]_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[4][11]_i_61_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_RefAddress_reg[4][11]_i_61_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[4][11]_i_62_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_RefAddress_reg[4][11]_i_62_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[4][11]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[4][11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[4][6]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[4][6]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[4][6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[4][6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[5][11]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[5][11]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[5][11]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[5][11]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[5][11]_i_28_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[5][11]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[5][11]_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[5][11]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[5][11]_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[5][11]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[5][11]_i_45_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[5][11]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[5][11]_i_48_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[5][11]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[5][11]_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[5][11]_i_57_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[5][11]_i_58_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[5][11]_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[5][11]_i_62_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[5][11]_i_63_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[5][11]_i_63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[5][11]_i_66_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[5][11]_i_71_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[5][11]_i_73_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[5][11]_i_73_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[5][11]_i_75_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[5][11]_i_75_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[5][11]_i_83_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[5][11]_i_86_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[5][11]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[5][11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RefAddress_reg[5][11]_i_99_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[5][4]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[5][4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[5][4]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[5][4]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[6][11]_i_104_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[6][11]_i_104_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[6][11]_i_108_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[6][11]_i_108_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[6][11]_i_109_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[6][11]_i_109_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[6][11]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[6][11]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[6][11]_i_112_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[6][11]_i_115_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[6][11]_i_118_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[6][11]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[6][11]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[6][11]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[6][11]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[6][11]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[6][11]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[6][11]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[6][11]_i_39_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[6][11]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[6][11]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[6][11]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[6][11]_i_42_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[6][11]_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RefAddress_reg[6][11]_i_44_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[6][11]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[6][11]_i_47_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[6][11]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[6][11]_i_53_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[6][11]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[6][11]_i_72_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RefAddress_reg[6][11]_i_72_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RefAddress_reg[6][5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[6][5]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[6][5]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RefAddress_reg[6][5]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_count1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countMulti_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_0_out_inferred__5/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_0_out_inferred__5/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_0_out_inferred__5/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_10_in__25_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_10_in__25_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_10_in__25_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_10_in__25_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_10_in_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_10_in_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_11_in__25_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_11_in__25_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_11_in__25_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_11_in__25_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_11_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_11_in_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_11_in_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_13_in__29_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_13_in__29_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_13_in__29_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_13_in__29_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_13_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_13_in_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_p_13_in_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_14_in__29_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_14_in__29_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_14_in__29_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_14_in__29_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_14_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_14_in_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_p_14_in_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_16_in__27_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_16_in__27_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_16_in__27_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_16_in__27_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_16_in_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_16_in_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_17_in__27_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_17_in__27_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_17_in__27_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_17_in__27_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_17_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_17_in_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_17_in_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_19_in__29_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_19_in__29_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_19_in__29_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_19_in__29_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_19_in_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_p_19_in_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_1_in__29_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_1_in__29_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_1_in__29_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_1_in__29_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_1_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_1_in_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_p_1_in_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_20_in__29_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_20_in__29_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_20_in__29_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_20_in__29_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_20_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_20_in_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_p_20_in_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_22_in__23_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_22_in__23_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_22_in__23_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_22_in__23_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_22_in__23_carry__1_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_22_in__23_carry__1_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_23_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_23_in_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_2_in__29_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_2_in__29_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_2_in__29_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_2_in__29_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_2_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_2_in_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_p_2_in_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_4_in__27_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_4_in__27_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_4_in__27_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_4_in__27_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_4_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_4_in_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_4_in_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_5_in__27_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_5_in__27_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_5_in__27_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_5_in__27_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_5_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_5_in_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_5_in_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_7_in__29_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_7_in__29_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_7_in__29_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_7_in__29_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_7_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_7_in_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_p_7_in_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_8_in__29_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_8_in__29_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_8_in__29_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_8_in__29_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_8_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_8_in_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_p_8_in_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_product1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal NLW_product1_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_product1_stage1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product1_stage1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product1_stage1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product1_stage1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal NLW_product1_stage1_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_product1_stage2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product1_stage2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product1_stage2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product1_stage2_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal NLW_product1_stage3_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage3_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage3_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage3_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage3_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage3_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage3_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product1_stage3_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product1_stage3_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product1_stage3_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal NLW_product1_stage3_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_product1_stage4_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage4_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage4_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage4_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage4_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage4_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage4_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product1_stage4_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product1_stage4_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product1_stage4_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_product1_stage50_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage50_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage50_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage50_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage50_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage50_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage50_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product1_stage50_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product1_stage50_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product1_stage50_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal NLW_product1_stage50_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_product1_stage5_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage5_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage5_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage5_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage5_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage5_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product1_stage5_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product1_stage5_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product1_stage5_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product1_stage5_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal NLW_product_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal NLW_product_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_product_stage1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_stage1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_stage1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_stage1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal NLW_product_stage1_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_product_stage2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_stage2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_stage2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_stage2_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal NLW_product_stage3_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage3_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage3_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage3_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage3_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage3_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage3_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_stage3_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_stage3_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_stage3_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal NLW_product_stage3_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_product_stage4_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage4_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage4_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage4_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage4_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage4_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage4_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_stage4_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_stage4_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_stage4_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_product_stage50_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage50_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage50_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage50_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage50_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage50_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage50_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_stage50_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_stage50_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_stage50_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal NLW_product_stage50_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_product_stage5_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage5_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage5_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage5_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage5_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage5_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_stage5_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_stage5_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_stage5_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_stage5_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal NLW_temp00_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp00_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp00_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp00_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp00_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp00_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp00_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_temp00_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_temp00_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp00_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_temp02_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp02_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp02_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp02_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp02_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp02_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp02_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_temp02_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_temp02_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp02_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_temp04_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp04_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp04_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp04_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp04_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp04_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp04_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_temp04_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_temp04_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp04_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_temp06_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp06_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp06_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp06_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp06_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp06_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp06_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_temp06_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_temp06_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp06_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_temp0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_temp0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_temp0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp0_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_temp2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_temp2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_temp2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp2_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_temp4_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp4_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp4_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp4_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp4_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp4_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp4_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_temp4_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_temp4_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp4_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_temp6_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp6_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp6_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp6_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp6_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp6_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp6_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_temp6_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_temp6_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp6_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_waveRefAddress_reg[0][13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_waveRefAddress_reg[0][13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveRefAddress_reg[1][13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_waveRefAddress_reg[1][13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveRefAddress_reg[1][3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveRefAddress_reg[2][13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_waveRefAddress_reg[2][13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveRefAddress_reg[2][3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveRefAddress_reg[3][13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_waveRefAddress_reg[3][13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveRefAddress_reg[3][3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveRefAddress_reg[5][13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_waveRefAddress_reg[5][13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveRefAddress_reg[5][3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveRefAddress_reg[6][13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_waveRefAddress_reg[6][13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveRefAddress_reg[6][3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveRefAddress_reg[7][13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_waveRefAddress_reg[7][13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveRefAddress_reg[7][3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Ref0[0][11]_i_10\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Ref0[0][11]_i_15\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Ref0[0][11]_i_16\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Ref0[0][11]_i_19\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Ref0[0][11]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Ref0[0][11]_i_24\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Ref0[0][11]_i_26\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Ref0[0][11]_i_27\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Ref0[0][11]_i_29\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Ref0[0][11]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Ref0[0][11]_i_8\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Ref0[0][11]_i_9\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Ref0[1][11]_i_10\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Ref0[1][11]_i_15\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Ref0[1][11]_i_16\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Ref0[1][11]_i_17\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Ref0[1][11]_i_20\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Ref0[1][11]_i_24\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Ref0[1][11]_i_26\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Ref0[1][11]_i_27\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Ref0[1][11]_i_28\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Ref0[1][11]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Ref0[1][11]_i_7\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Ref0[1][11]_i_9\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Ref0[2][11]_i_11\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Ref0[2][11]_i_13\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Ref0[2][11]_i_21\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Ref0[2][11]_i_23\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Ref0[2][11]_i_24\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Ref0[2][11]_i_25\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Ref0[2][11]_i_28\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Ref0[2][11]_i_29\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Ref0[2][11]_i_30\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Ref0[2][11]_i_5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Ref0[2][11]_i_7\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Ref0[2][11]_i_8\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Ref0[2][11]_i_9\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Ref0[3][11]_i_10\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Ref0[3][11]_i_14\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Ref0[3][11]_i_15\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Ref0[3][11]_i_22\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Ref0[3][11]_i_23\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Ref0[3][11]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Ref0[3][11]_i_7\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Ref0[3][11]_i_9\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Ref0[4][11]_i_10\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Ref0[4][11]_i_14\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Ref0[4][11]_i_16\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Ref0[4][11]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Ref0[4][11]_i_22\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Ref0[4][11]_i_24\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Ref0[4][11]_i_27\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Ref0[4][11]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Ref0[4][11]_i_8\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Ref0[4][11]_i_9\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Ref0[5][11]_i_10\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Ref0[5][11]_i_11\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Ref0[5][11]_i_15\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Ref0[5][11]_i_17\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Ref0[5][11]_i_26\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Ref0[5][11]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Ref0[5][11]_i_6\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Ref0[5][11]_i_7\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Ref0[6][11]_i_10\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Ref0[6][11]_i_14\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Ref0[6][11]_i_15\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Ref0[6][11]_i_16\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Ref0[6][11]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Ref0[6][11]_i_21\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Ref0[6][11]_i_23\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Ref0[6][11]_i_26\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Ref0[6][11]_i_27\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Ref0[6][11]_i_28\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Ref0[6][11]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Ref0[6][11]_i_8\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Ref0[6][11]_i_9\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Ref0[7][11]_i_10\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Ref0[7][11]_i_12\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Ref0[7][11]_i_14\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Ref0[7][11]_i_15\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Ref0[7][11]_i_16\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Ref0[7][11]_i_22\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Ref0[7][11]_i_23\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Ref0[7][11]_i_24\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Ref0[7][11]_i_27\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Ref0[7][11]_i_29\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Ref0[7][11]_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Ref0[7][11]_i_8\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Ref0[7][11]_i_9\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \RefAddress[0][0]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \RefAddress[0][10]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \RefAddress[0][11]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \RefAddress[0][11]_i_6\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \RefAddress[0][11]_i_7\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \RefAddress[0][11]_i_8\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \RefAddress[0][11]_i_9\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \RefAddress[0][1]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \RefAddress[0][1]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \RefAddress[0][2]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \RefAddress[0][3]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \RefAddress[0][4]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \RefAddress[0][5]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \RefAddress[0][5]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \RefAddress[0][6]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \RefAddress[0][6]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \RefAddress[0][7]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \RefAddress[0][8]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \RefAddress[0][9]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \RefAddress[1][0]_i_11\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \RefAddress[1][0]_i_13\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \RefAddress[1][11]_i_16\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \RefAddress[1][11]_i_22\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \RefAddress[1][11]_i_47\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \RefAddress[1][11]_i_64\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \RefAddress[1][11]_i_66\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \RefAddress[1][11]_i_70\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \RefAddress[2][11]_i_22\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \RefAddress[2][11]_i_59\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \RefAddress[4][11]_i_17\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \RefAddress[4][11]_i_22\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \RefAddress[4][11]_i_52\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \RefAddress[4][11]_i_53\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \RefAddress[4][11]_i_78\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \RefAddress[4][11]_i_81\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \RefAddress[4][11]_i_94\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \RefAddress[4][11]_i_98\ : label is "soft_lutpair36";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of count1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \count1_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \countMulti_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countMulti_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countMulti_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countMulti_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \count[15]_i_4\ : label is "soft_lutpair35";
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \p_0_out_inferred__5/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \p_0_out_inferred__5/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_0_out_inferred__5/i__carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_0_out_inferred__5/i__carry__2\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \p_10_in__25_carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_10_in__25_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_10_in__25_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_11_in__25_carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_11_in__25_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_11_in__25_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_13_in__29_carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_13_in__29_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_13_in__29_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_14_in__29_carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_14_in__29_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_14_in__29_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_16_in__27_carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_16_in__27_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_16_in__27_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_17_in__27_carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_17_in__27_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_17_in__27_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_19_in__29_carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_19_in__29_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_19_in__29_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_1_in__29_carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_1_in__29_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_1_in__29_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_20_in__29_carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_20_in__29_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_20_in__29_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_22_in__23_carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_22_in__23_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_22_in__23_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of p_23_in_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_23_in_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_2_in__29_carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_2_in__29_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_2_in__29_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_4_in__27_carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_4_in__27_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_4_in__27_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_5_in__27_carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_5_in__27_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_5_in__27_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_7_in__29_carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_7_in__29_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_7_in__29_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_8_in__29_carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_8_in__29_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_8_in__29_carry__1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of product1_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of product1_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of product1_stage1_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of product1_stage1_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of product1_stage2_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of product1_stage2_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of product1_stage3_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of product1_stage3_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of product1_stage4_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of product1_stage4_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of product1_stage50 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of product1_stage5_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of product1_stage5_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of product_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of product_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of product_stage1_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of product_stage1_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of product_stage2_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of product_stage2_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of product_stage3_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of product_stage3_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of product_stage4_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of product_stage4_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of product_stage50 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of product_stage5_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of product_stage5_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of temp00_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of temp00_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of temp02_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of temp02_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of temp04_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of temp04_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of temp06_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of temp06_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of temp0_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of temp0_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of temp2_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of temp2_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of temp4_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of temp4_reg : label is "MLO";
  attribute METHODOLOGY_DRC_VIOS of temp6_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute OPT_MODIFIED of temp6_reg : label is "MLO";
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[0][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[0][13]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[0][3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[0][7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[1][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[1][13]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[1][3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[1][7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[2][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[2][13]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[2][3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[2][7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[3][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[3][13]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[3][3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[3][7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[5][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[5][13]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[5][3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[5][7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[6][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[6][13]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[6][3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[6][7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[7][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[7][13]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[7][3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[7][7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \xcorr[35]_i_2\ : label is "soft_lutpair35";
begin
  count(15 downto 0) <= \^count\(15 downto 0);
\Ref0[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[0][11]_i_3_n_0\,
      I1 => \waveRef_reg[6]_2\(0),
      I2 => \Ref0[0][11]_i_2_n_0\,
      I3 => \waveRef_reg[5]_1\(0),
      I4 => \Ref0[0][0]_i_2_n_0\,
      I5 => \Ref0[0][0]_i_3_n_0\,
      O => Ram02_reg_1_1(0)
    );
\Ref0[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[0][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(0),
      I2 => \waveRef_reg[3]_4\(0),
      I3 => \Ref0[0][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(0),
      I5 => \Ref0[0][11]_i_10_n_0\,
      O => \Ref0[0][0]_i_2_n_0\
    );
\Ref0[0][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => \Ref0[0][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[0]_52\(13),
      I2 => \Ref0[0][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(0),
      I4 => \Ref0[0][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(0),
      O => \Ref0[0][0]_i_3_n_0\
    );
\Ref0[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[0][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(10),
      I2 => \Ref0[0][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(10),
      I4 => \Ref0[0][10]_i_2_n_0\,
      I5 => \Ref0[0][10]_i_3_n_0\,
      O => Ram02_reg_1_1(10)
    );
\Ref0[0][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[0][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(10),
      I2 => \waveRef_reg[3]_4\(10),
      I3 => \Ref0[0][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(10),
      I5 => \Ref0[0][11]_i_10_n_0\,
      O => \Ref0[0][10]_i_2_n_0\
    );
\Ref0[0][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[0][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[0]_52\(13),
      I2 => \Ref0[0][11]_i_12_n_0\,
      I3 => \Ref0[0][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(10),
      I5 => \waveRef_reg[1]_0\(10),
      O => \Ref0[0][10]_i_3_n_0\
    );
\Ref0[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[0][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(11),
      I2 => \Ref0[0][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(11),
      I4 => \Ref0[0][11]_i_4_n_0\,
      I5 => \Ref0[0][11]_i_5_n_0\,
      O => Ram02_reg_1_1(11)
    );
\Ref0[0][11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \Ref0[0][11]_i_18_n_0\,
      I1 => \waveRefOutXCorr[0]_52\(13),
      I2 => \Ref0[0][11]_i_6_n_0\,
      O => \Ref0[0][11]_i_10_n_0\
    );
\Ref0[0][11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888888888888"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(12),
      I1 => \Ref0[0][11]_i_19_n_0\,
      I2 => \waveRefOutXCorr[0]_52\(7),
      I3 => \waveRefOutXCorr[0]_52\(9),
      I4 => \waveRefOutXCorr[0]_52\(8),
      I5 => \Ref0[0][11]_i_20_n_0\,
      O => \Ref0[0][11]_i_11_n_0\
    );
\Ref0[0][11]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF00"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(9),
      I1 => \waveRefOutXCorr[0]_52\(10),
      I2 => \Ref0[0][11]_i_21_n_0\,
      I3 => \waveRefOutXCorr[0]_52\(11),
      I4 => \waveRefOutXCorr[0]_52\(12),
      O => \Ref0[0][11]_i_12_n_0\
    );
\Ref0[0][11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \Ref0[0][11]_i_12_n_0\,
      I1 => \Ref0[0][11]_i_22_n_0\,
      I2 => \Ref0[0][11]_i_23_n_0\,
      I3 => \waveRefOutXCorr[0]_52\(13),
      O => \Ref0[0][11]_i_13_n_0\
    );
\Ref0[0][11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF1FFF0FFFFFFF"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(3),
      I1 => \Ref0[0][11]_i_24_n_0\,
      I2 => \waveRefOutXCorr[0]_52\(6),
      I3 => \waveRefOutXCorr[0]_52\(7),
      I4 => \waveRefOutXCorr[0]_52\(5),
      I5 => \waveRefOutXCorr[0]_52\(4),
      O => \Ref0[0][11]_i_14_n_0\
    );
\Ref0[0][11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(5),
      I1 => \waveRefOutXCorr[0]_52\(6),
      O => \Ref0[0][11]_i_15_n_0\
    );
\Ref0[0][11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(2),
      I1 => \waveRefOutXCorr[0]_52\(0),
      I2 => \waveRefOutXCorr[0]_52\(1),
      I3 => \waveRefOutXCorr[0]_52\(3),
      O => \Ref0[0][11]_i_16_n_0\
    );
\Ref0[0][11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(8),
      I1 => \waveRefOutXCorr[0]_52\(9),
      I2 => \waveRefOutXCorr[0]_52\(10),
      I3 => \waveRefOutXCorr[0]_52\(12),
      I4 => \waveRefOutXCorr[0]_52\(11),
      I5 => \Ref0[0][11]_i_25_n_0\,
      O => \Ref0[0][11]_i_17_n_0\
    );
\Ref0[0][11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \Ref0[0][11]_i_26_n_0\,
      I1 => \waveRefOutXCorr[0]_52\(8),
      I2 => \waveRefOutXCorr[0]_52\(9),
      I3 => \waveRefOutXCorr[0]_52\(10),
      I4 => \waveRefOutXCorr[0]_52\(11),
      I5 => \waveRefOutXCorr[0]_52\(12),
      O => \Ref0[0][11]_i_18_n_0\
    );
\Ref0[0][11]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(10),
      I1 => \waveRefOutXCorr[0]_52\(11),
      O => \Ref0[0][11]_i_19_n_0\
    );
\Ref0[0][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(13),
      I1 => \Ref0[0][11]_i_6_n_0\,
      I2 => \Ref0[0][11]_i_3_n_0\,
      O => \Ref0[0][11]_i_2_n_0\
    );
\Ref0[0][11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFA2"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(3),
      I1 => \RefAddress[1][0]_i_11_n_0\,
      I2 => \waveRefOutXCorr[0]_52\(2),
      I3 => \waveRefOutXCorr[0]_52\(5),
      I4 => \waveRefOutXCorr[0]_52\(6),
      I5 => \waveRefOutXCorr[0]_52\(4),
      O => \Ref0[0][11]_i_20_n_0\
    );
\Ref0[0][11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F7F7F7FFF"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(8),
      I1 => \waveRefOutXCorr[0]_52\(6),
      I2 => \waveRefOutXCorr[0]_52\(7),
      I3 => \waveRefOutXCorr[0]_52\(5),
      I4 => \waveRefOutXCorr[0]_52\(4),
      I5 => \Ref0[0][11]_i_27_n_0\,
      O => \Ref0[0][11]_i_21_n_0\
    );
\Ref0[0][11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(11),
      I1 => \waveRefOutXCorr[0]_52\(12),
      I2 => \waveRefOutXCorr[0]_52\(10),
      I3 => \waveRefOutXCorr[0]_52\(9),
      I4 => \waveRefOutXCorr[0]_52\(5),
      I5 => \waveRefOutXCorr[0]_52\(6),
      O => \Ref0[0][11]_i_22_n_0\
    );
\Ref0[0][11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(2),
      I1 => \RefAddress[1][0]_i_11_n_0\,
      I2 => \waveRefOutXCorr[0]_52\(4),
      I3 => \waveRefOutXCorr[0]_52\(3),
      I4 => \waveRefOutXCorr[0]_52\(7),
      I5 => \waveRefOutXCorr[0]_52\(8),
      O => \Ref0[0][11]_i_23_n_0\
    );
\Ref0[0][11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(2),
      I1 => \waveRefOutXCorr[0]_52\(1),
      I2 => \waveRefOutXCorr[0]_52\(0),
      O => \Ref0[0][11]_i_24_n_0\
    );
\Ref0[0][11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEEEFEEEFEEEFE"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(7),
      I1 => \waveRefOutXCorr[0]_52\(9),
      I2 => \waveRefOutXCorr[0]_52\(6),
      I3 => \Ref0[0][11]_i_28_n_0\,
      I4 => \waveRefOutXCorr[0]_52\(3),
      I5 => \Ref0[0][11]_i_24_n_0\,
      O => \Ref0[0][11]_i_25_n_0\
    );
\Ref0[0][11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(5),
      I1 => \waveRefOutXCorr[0]_52\(6),
      I2 => \waveRefOutXCorr[0]_52\(7),
      I3 => \Ref0[0][11]_i_29_n_0\,
      O => \Ref0[0][11]_i_26_n_0\
    );
\Ref0[0][11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(3),
      I1 => \waveRefOutXCorr[0]_52\(0),
      I2 => \waveRefOutXCorr[0]_52\(1),
      I3 => \waveRefOutXCorr[0]_52\(2),
      O => \Ref0[0][11]_i_27_n_0\
    );
\Ref0[0][11]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(5),
      I1 => \waveRefOutXCorr[0]_52\(4),
      O => \Ref0[0][11]_i_28_n_0\
    );
\Ref0[0][11]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555557"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(4),
      I1 => \waveRefOutXCorr[0]_52\(1),
      I2 => \waveRefOutXCorr[0]_52\(2),
      I3 => \waveRefOutXCorr[0]_52\(0),
      I4 => \waveRefOutXCorr[0]_52\(3),
      O => \Ref0[0][11]_i_29_n_0\
    );
\Ref0[0][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7FFF"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(13),
      I1 => \waveRefOutXCorr[0]_52\(12),
      I2 => \waveRefOutXCorr[0]_52\(11),
      I3 => \Ref0[0][11]_i_7_n_0\,
      I4 => \waveRefOutXCorr[0]_52\(10),
      O => \Ref0[0][11]_i_3_n_0\
    );
\Ref0[0][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[0][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(11),
      I2 => \waveRef_reg[3]_4\(11),
      I3 => \Ref0[0][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(11),
      I5 => \Ref0[0][11]_i_10_n_0\,
      O => \Ref0[0][11]_i_4_n_0\
    );
\Ref0[0][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[0][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[0]_52\(13),
      I2 => \Ref0[0][11]_i_12_n_0\,
      I3 => \Ref0[0][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(11),
      I5 => \waveRef_reg[1]_0\(11),
      O => \Ref0[0][11]_i_5_n_0\
    );
\Ref0[0][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(12),
      I1 => \waveRefOutXCorr[0]_52\(11),
      I2 => \waveRefOutXCorr[0]_52\(10),
      I3 => \waveRefOutXCorr[0]_52\(8),
      I4 => \waveRefOutXCorr[0]_52\(9),
      I5 => \Ref0[0][11]_i_14_n_0\,
      O => \Ref0[0][11]_i_6_n_0\
    );
\Ref0[0][11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAE0000000000"
    )
        port map (
      I0 => \Ref0[0][11]_i_15_n_0\,
      I1 => \waveRefOutXCorr[0]_52\(4),
      I2 => \Ref0[0][11]_i_16_n_0\,
      I3 => \waveRefOutXCorr[0]_52\(7),
      I4 => \waveRefOutXCorr[0]_52\(8),
      I5 => \waveRefOutXCorr[0]_52\(9),
      O => \Ref0[0][11]_i_7_n_0\
    );
\Ref0[0][11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(13),
      I1 => \Ref0[0][11]_i_17_n_0\,
      I2 => \Ref0[0][11]_i_11_n_0\,
      O => \Ref0[0][11]_i_8_n_0\
    );
\Ref0[0][11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Ref0[0][11]_i_18_n_0\,
      I1 => \waveRefOutXCorr[0]_52\(13),
      I2 => \Ref0[0][11]_i_17_n_0\,
      O => \Ref0[0][11]_i_9_n_0\
    );
\Ref0[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[0][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(1),
      I2 => \Ref0[0][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(1),
      I4 => \Ref0[0][1]_i_2_n_0\,
      I5 => \Ref0[0][1]_i_3_n_0\,
      O => Ram02_reg_1_1(1)
    );
\Ref0[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[0][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(1),
      I2 => \waveRef_reg[3]_4\(1),
      I3 => \Ref0[0][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(1),
      I5 => \Ref0[0][11]_i_10_n_0\,
      O => \Ref0[0][1]_i_2_n_0\
    );
\Ref0[0][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => \Ref0[0][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[0]_52\(13),
      I2 => \Ref0[0][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(1),
      I4 => \Ref0[0][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(1),
      O => \Ref0[0][1]_i_3_n_0\
    );
\Ref0[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[0][11]_i_3_n_0\,
      I1 => \waveRef_reg[6]_2\(2),
      I2 => \Ref0[0][11]_i_2_n_0\,
      I3 => \waveRef_reg[5]_1\(2),
      I4 => \Ref0[0][2]_i_2_n_0\,
      I5 => \Ref0[0][2]_i_3_n_0\,
      O => Ram02_reg_1_1(2)
    );
\Ref0[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[0][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(2),
      I2 => \waveRef_reg[3]_4\(2),
      I3 => \Ref0[0][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(2),
      I5 => \Ref0[0][11]_i_10_n_0\,
      O => \Ref0[0][2]_i_2_n_0\
    );
\Ref0[0][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => \Ref0[0][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[0]_52\(13),
      I2 => \Ref0[0][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(2),
      I4 => \Ref0[0][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(2),
      O => \Ref0[0][2]_i_3_n_0\
    );
\Ref0[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[0][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(3),
      I2 => \Ref0[0][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(3),
      I4 => \Ref0[0][3]_i_2_n_0\,
      I5 => \Ref0[0][3]_i_3_n_0\,
      O => Ram02_reg_1_1(3)
    );
\Ref0[0][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[0][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(3),
      I2 => \waveRef_reg[3]_4\(3),
      I3 => \Ref0[0][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(3),
      I5 => \Ref0[0][11]_i_10_n_0\,
      O => \Ref0[0][3]_i_2_n_0\
    );
\Ref0[0][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => \Ref0[0][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[0]_52\(13),
      I2 => \Ref0[0][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(3),
      I4 => \Ref0[0][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(3),
      O => \Ref0[0][3]_i_3_n_0\
    );
\Ref0[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[0][11]_i_3_n_0\,
      I1 => \waveRef_reg[6]_2\(4),
      I2 => \Ref0[0][11]_i_2_n_0\,
      I3 => \waveRef_reg[5]_1\(4),
      I4 => \Ref0[0][4]_i_2_n_0\,
      I5 => \Ref0[0][4]_i_3_n_0\,
      O => Ram02_reg_1_1(4)
    );
\Ref0[0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[0][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(4),
      I2 => \waveRef_reg[3]_4\(4),
      I3 => \Ref0[0][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(4),
      I5 => \Ref0[0][11]_i_10_n_0\,
      O => \Ref0[0][4]_i_2_n_0\
    );
\Ref0[0][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => \Ref0[0][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[0]_52\(13),
      I2 => \Ref0[0][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(4),
      I4 => \Ref0[0][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(4),
      O => \Ref0[0][4]_i_3_n_0\
    );
\Ref0[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[0][11]_i_3_n_0\,
      I1 => \waveRef_reg[6]_2\(5),
      I2 => \Ref0[0][11]_i_2_n_0\,
      I3 => \waveRef_reg[5]_1\(5),
      I4 => \Ref0[0][5]_i_2_n_0\,
      I5 => \Ref0[0][5]_i_3_n_0\,
      O => Ram02_reg_1_1(5)
    );
\Ref0[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[0][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(5),
      I2 => \waveRef_reg[3]_4\(5),
      I3 => \Ref0[0][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(5),
      I5 => \Ref0[0][11]_i_10_n_0\,
      O => \Ref0[0][5]_i_2_n_0\
    );
\Ref0[0][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => \Ref0[0][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[0]_52\(13),
      I2 => \Ref0[0][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(5),
      I4 => \Ref0[0][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(5),
      O => \Ref0[0][5]_i_3_n_0\
    );
\Ref0[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[0][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(6),
      I2 => \Ref0[0][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(6),
      I4 => \Ref0[0][6]_i_2_n_0\,
      I5 => \Ref0[0][6]_i_3_n_0\,
      O => Ram02_reg_1_1(6)
    );
\Ref0[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[0][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(6),
      I2 => \waveRef_reg[3]_4\(6),
      I3 => \Ref0[0][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(6),
      I5 => \Ref0[0][11]_i_10_n_0\,
      O => \Ref0[0][6]_i_2_n_0\
    );
\Ref0[0][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[0][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[0]_52\(13),
      I2 => \Ref0[0][11]_i_12_n_0\,
      I3 => \Ref0[0][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(6),
      I5 => \waveRef_reg[1]_0\(6),
      O => \Ref0[0][6]_i_3_n_0\
    );
\Ref0[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[0][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(7),
      I2 => \Ref0[0][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(7),
      I4 => \Ref0[0][7]_i_2_n_0\,
      I5 => \Ref0[0][7]_i_3_n_0\,
      O => Ram02_reg_1_1(7)
    );
\Ref0[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[0][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(7),
      I2 => \waveRef_reg[3]_4\(7),
      I3 => \Ref0[0][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(7),
      I5 => \Ref0[0][11]_i_10_n_0\,
      O => \Ref0[0][7]_i_2_n_0\
    );
\Ref0[0][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[0][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[0]_52\(13),
      I2 => \Ref0[0][11]_i_12_n_0\,
      I3 => \Ref0[0][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(7),
      I5 => \waveRef_reg[1]_0\(7),
      O => \Ref0[0][7]_i_3_n_0\
    );
\Ref0[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[0][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(8),
      I2 => \Ref0[0][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(8),
      I4 => \Ref0[0][8]_i_2_n_0\,
      I5 => \Ref0[0][8]_i_3_n_0\,
      O => Ram02_reg_1_1(8)
    );
\Ref0[0][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[0][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(8),
      I2 => \waveRef_reg[3]_4\(8),
      I3 => \Ref0[0][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(8),
      I5 => \Ref0[0][11]_i_10_n_0\,
      O => \Ref0[0][8]_i_2_n_0\
    );
\Ref0[0][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[0][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[0]_52\(13),
      I2 => \Ref0[0][11]_i_12_n_0\,
      I3 => \Ref0[0][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(8),
      I5 => \waveRef_reg[1]_0\(8),
      O => \Ref0[0][8]_i_3_n_0\
    );
\Ref0[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[0][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(9),
      I2 => \Ref0[0][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(9),
      I4 => \Ref0[0][9]_i_2_n_0\,
      I5 => \Ref0[0][9]_i_3_n_0\,
      O => Ram02_reg_1_1(9)
    );
\Ref0[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[0][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(9),
      I2 => \waveRef_reg[3]_4\(9),
      I3 => \Ref0[0][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(9),
      I5 => \Ref0[0][11]_i_10_n_0\,
      O => \Ref0[0][9]_i_2_n_0\
    );
\Ref0[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[0][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[0]_52\(13),
      I2 => \Ref0[0][11]_i_12_n_0\,
      I3 => \Ref0[0][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(9),
      I5 => \waveRef_reg[1]_0\(9),
      O => \Ref0[0][9]_i_3_n_0\
    );
\Ref0[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[1][11]_i_2_n_0\,
      I1 => \Ref0[1][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(0),
      I3 => \waveRef_reg[6]_2\(0),
      I4 => \Ref0[1][0]_i_2_n_0\,
      I5 => \Ref0[1][0]_i_3_n_0\,
      O => D(0)
    );
\Ref0[1][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[1][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(0),
      I2 => \waveRef_reg[3]_4\(0),
      I3 => \Ref0[1][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(0),
      I5 => \Ref0[1][11]_i_11_n_0\,
      O => \Ref0[1][0]_i_2_n_0\
    );
\Ref0[1][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[1][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(13),
      I2 => \Ref0[1][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(0),
      I4 => \Ref0[1][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(0),
      O => \Ref0[1][0]_i_3_n_0\
    );
\Ref0[1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[1][11]_i_2_n_0\,
      I1 => \Ref0[1][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(10),
      I3 => \waveRef_reg[6]_2\(10),
      I4 => \Ref0[1][10]_i_2_n_0\,
      I5 => \Ref0[1][10]_i_3_n_0\,
      O => D(10)
    );
\Ref0[1][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[1][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(10),
      I2 => \waveRef_reg[3]_4\(10),
      I3 => \Ref0[1][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(10),
      I5 => \Ref0[1][11]_i_11_n_0\,
      O => \Ref0[1][10]_i_2_n_0\
    );
\Ref0[1][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[1][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(13),
      I2 => \Ref0[1][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(10),
      I4 => \Ref0[1][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(10),
      O => \Ref0[1][10]_i_3_n_0\
    );
\Ref0[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[1][11]_i_2_n_0\,
      I1 => \Ref0[1][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(11),
      I3 => \waveRef_reg[6]_2\(11),
      I4 => \Ref0[1][11]_i_4_n_0\,
      I5 => \Ref0[1][11]_i_5_n_0\,
      O => D(11)
    );
\Ref0[1][11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Ref0[1][11]_i_19_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(13),
      I2 => \Ref0[1][11]_i_18_n_0\,
      O => \Ref0[1][11]_i_10_n_0\
    );
\Ref0[1][11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \Ref0[1][11]_i_2_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(13),
      I2 => \Ref0[1][11]_i_19_n_0\,
      O => \Ref0[1][11]_i_11_n_0\
    );
\Ref0[1][11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888888888888"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(12),
      I1 => \Ref0[1][11]_i_20_n_0\,
      I2 => \waveRefOutXCorr[1]_53\(7),
      I3 => \waveRefOutXCorr[1]_53\(9),
      I4 => \waveRefOutXCorr[1]_53\(8),
      I5 => \Ref0[1][11]_i_21_n_0\,
      O => \Ref0[1][11]_i_12_n_0\
    );
\Ref0[1][11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100550055"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(13),
      I1 => \waveRefOutXCorr[1]_53\(10),
      I2 => \waveRefOutXCorr[1]_53\(9),
      I3 => \waveRefOutXCorr[1]_53\(12),
      I4 => \Ref0[1][11]_i_22_n_0\,
      I5 => \waveRefOutXCorr[1]_53\(11),
      O => \Ref0[1][11]_i_13_n_0\
    );
\Ref0[1][11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(7),
      I1 => \waveRefOutXCorr[1]_53\(8),
      I2 => \waveRefOutXCorr[1]_53\(4),
      I3 => \Ref0[1][11]_i_23_n_0\,
      I4 => \Ref0[1][11]_i_24_n_0\,
      I5 => \Ref0[1][11]_i_13_n_0\,
      O => \Ref0[1][11]_i_14_n_0\
    );
\Ref0[1][11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(2),
      I1 => \waveRefOutXCorr[1]_53\(1),
      I2 => \waveRefOutXCorr[1]_53\(0),
      O => \Ref0[1][11]_i_15_n_0\
    );
\Ref0[1][11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(5),
      I1 => \waveRefOutXCorr[1]_53\(6),
      O => \Ref0[1][11]_i_16_n_0\
    );
\Ref0[1][11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(2),
      I1 => \waveRefOutXCorr[1]_53\(0),
      I2 => \waveRefOutXCorr[1]_53\(1),
      I3 => \waveRefOutXCorr[1]_53\(3),
      O => \Ref0[1][11]_i_17_n_0\
    );
\Ref0[1][11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFFFFFFFFFF"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(11),
      I1 => \waveRefOutXCorr[1]_53\(12),
      I2 => \waveRefOutXCorr[1]_53\(10),
      I3 => \waveRefOutXCorr[1]_53\(9),
      I4 => \waveRefOutXCorr[1]_53\(8),
      I5 => \Ref0[1][11]_i_25_n_0\,
      O => \Ref0[1][11]_i_18_n_0\
    );
\Ref0[1][11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(11),
      I1 => \waveRefOutXCorr[1]_53\(12),
      I2 => \waveRefOutXCorr[1]_53\(8),
      I3 => \waveRefOutXCorr[1]_53\(9),
      I4 => \waveRefOutXCorr[1]_53\(10),
      I5 => \Ref0[1][11]_i_26_n_0\,
      O => \Ref0[1][11]_i_19_n_0\
    );
\Ref0[1][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777777F777777777"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(13),
      I1 => \waveRefOutXCorr[1]_53\(12),
      I2 => \Ref0[1][11]_i_6_n_0\,
      I3 => \waveRefOutXCorr[1]_53\(11),
      I4 => \waveRefOutXCorr[1]_53\(10),
      I5 => \Ref0[1][11]_i_7_n_0\,
      O => \Ref0[1][11]_i_2_n_0\
    );
\Ref0[1][11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(10),
      I1 => \waveRefOutXCorr[1]_53\(11),
      O => \Ref0[1][11]_i_20_n_0\
    );
\Ref0[1][11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFA2"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(3),
      I1 => \RefAddress[1][0]_i_13_n_0\,
      I2 => \waveRefOutXCorr[1]_53\(2),
      I3 => \waveRefOutXCorr[1]_53\(5),
      I4 => \waveRefOutXCorr[1]_53\(6),
      I5 => \waveRefOutXCorr[1]_53\(4),
      O => \Ref0[1][11]_i_21_n_0\
    );
\Ref0[1][11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00000000000000"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(5),
      I1 => \waveRefOutXCorr[1]_53\(4),
      I2 => \Ref0[1][11]_i_27_n_0\,
      I3 => \waveRefOutXCorr[1]_53\(8),
      I4 => \waveRefOutXCorr[1]_53\(6),
      I5 => \waveRefOutXCorr[1]_53\(7),
      O => \Ref0[1][11]_i_22_n_0\
    );
\Ref0[1][11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(6),
      I1 => \waveRefOutXCorr[1]_53\(5),
      I2 => \waveRefOutXCorr[1]_53\(12),
      I3 => \waveRefOutXCorr[1]_53\(11),
      I4 => \waveRefOutXCorr[1]_53\(10),
      I5 => \waveRefOutXCorr[1]_53\(9),
      O => \Ref0[1][11]_i_23_n_0\
    );
\Ref0[1][11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(2),
      I1 => \waveRefOutXCorr[1]_53\(1),
      I2 => \waveRefOutXCorr[1]_53\(3),
      I3 => \waveRefOutXCorr[1]_53\(0),
      O => \Ref0[1][11]_i_24_n_0\
    );
\Ref0[1][11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEEEFEEEFEEEFE"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(7),
      I1 => \waveRefOutXCorr[1]_53\(9),
      I2 => \waveRefOutXCorr[1]_53\(6),
      I3 => \Ref0[1][11]_i_28_n_0\,
      I4 => \waveRefOutXCorr[1]_53\(3),
      I5 => \Ref0[1][11]_i_15_n_0\,
      O => \Ref0[1][11]_i_25_n_0\
    );
\Ref0[1][11]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => \Ref0[1][11]_i_24_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(4),
      I2 => \waveRefOutXCorr[1]_53\(5),
      I3 => \waveRefOutXCorr[1]_53\(6),
      I4 => \waveRefOutXCorr[1]_53\(7),
      O => \Ref0[1][11]_i_26_n_0\
    );
\Ref0[1][11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(3),
      I1 => \waveRefOutXCorr[1]_53\(0),
      I2 => \waveRefOutXCorr[1]_53\(1),
      I3 => \waveRefOutXCorr[1]_53\(2),
      O => \Ref0[1][11]_i_27_n_0\
    );
\Ref0[1][11]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(5),
      I1 => \waveRefOutXCorr[1]_53\(4),
      O => \Ref0[1][11]_i_28_n_0\
    );
\Ref0[1][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7FFF"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(13),
      I1 => \waveRefOutXCorr[1]_53\(12),
      I2 => \waveRefOutXCorr[1]_53\(11),
      I3 => \Ref0[1][11]_i_8_n_0\,
      I4 => \waveRefOutXCorr[1]_53\(10),
      O => \Ref0[1][11]_i_3_n_0\
    );
\Ref0[1][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[1][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(11),
      I2 => \waveRef_reg[3]_4\(11),
      I3 => \Ref0[1][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(11),
      I5 => \Ref0[1][11]_i_11_n_0\,
      O => \Ref0[1][11]_i_4_n_0\
    );
\Ref0[1][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[1][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(13),
      I2 => \Ref0[1][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(11),
      I4 => \Ref0[1][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(11),
      O => \Ref0[1][11]_i_5_n_0\
    );
\Ref0[1][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3F7F7F7FFF"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(4),
      I1 => \waveRefOutXCorr[1]_53\(6),
      I2 => \waveRefOutXCorr[1]_53\(7),
      I3 => \waveRefOutXCorr[1]_53\(3),
      I4 => \Ref0[1][11]_i_15_n_0\,
      I5 => \waveRefOutXCorr[1]_53\(5),
      O => \Ref0[1][11]_i_6_n_0\
    );
\Ref0[1][11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(9),
      I1 => \waveRefOutXCorr[1]_53\(8),
      O => \Ref0[1][11]_i_7_n_0\
    );
\Ref0[1][11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00AE000000"
    )
        port map (
      I0 => \Ref0[1][11]_i_16_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(4),
      I2 => \Ref0[1][11]_i_17_n_0\,
      I3 => \waveRefOutXCorr[1]_53\(9),
      I4 => \waveRefOutXCorr[1]_53\(7),
      I5 => \waveRefOutXCorr[1]_53\(8),
      O => \Ref0[1][11]_i_8_n_0\
    );
\Ref0[1][11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \Ref0[1][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(13),
      I2 => \Ref0[1][11]_i_18_n_0\,
      O => \Ref0[1][11]_i_9_n_0\
    );
\Ref0[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[1][11]_i_2_n_0\,
      I1 => \Ref0[1][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(1),
      I3 => \waveRef_reg[6]_2\(1),
      I4 => \Ref0[1][1]_i_2_n_0\,
      I5 => \Ref0[1][1]_i_3_n_0\,
      O => D(1)
    );
\Ref0[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[1][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(1),
      I2 => \waveRef_reg[3]_4\(1),
      I3 => \Ref0[1][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(1),
      I5 => \Ref0[1][11]_i_11_n_0\,
      O => \Ref0[1][1]_i_2_n_0\
    );
\Ref0[1][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[1][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(13),
      I2 => \Ref0[1][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(1),
      I4 => \Ref0[1][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(1),
      O => \Ref0[1][1]_i_3_n_0\
    );
\Ref0[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[1][11]_i_2_n_0\,
      I1 => \Ref0[1][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(2),
      I3 => \waveRef_reg[6]_2\(2),
      I4 => \Ref0[1][2]_i_2_n_0\,
      I5 => \Ref0[1][2]_i_3_n_0\,
      O => D(2)
    );
\Ref0[1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[1][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(2),
      I2 => \waveRef_reg[3]_4\(2),
      I3 => \Ref0[1][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(2),
      I5 => \Ref0[1][11]_i_11_n_0\,
      O => \Ref0[1][2]_i_2_n_0\
    );
\Ref0[1][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[1][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(13),
      I2 => \Ref0[1][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(2),
      I4 => \Ref0[1][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(2),
      O => \Ref0[1][2]_i_3_n_0\
    );
\Ref0[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[1][11]_i_2_n_0\,
      I1 => \Ref0[1][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(3),
      I3 => \waveRef_reg[6]_2\(3),
      I4 => \Ref0[1][3]_i_2_n_0\,
      I5 => \Ref0[1][3]_i_3_n_0\,
      O => D(3)
    );
\Ref0[1][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[1][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(3),
      I2 => \waveRef_reg[3]_4\(3),
      I3 => \Ref0[1][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(3),
      I5 => \Ref0[1][11]_i_11_n_0\,
      O => \Ref0[1][3]_i_2_n_0\
    );
\Ref0[1][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[1][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(13),
      I2 => \Ref0[1][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(3),
      I4 => \Ref0[1][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(3),
      O => \Ref0[1][3]_i_3_n_0\
    );
\Ref0[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[1][11]_i_2_n_0\,
      I1 => \Ref0[1][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(4),
      I3 => \waveRef_reg[6]_2\(4),
      I4 => \Ref0[1][4]_i_2_n_0\,
      I5 => \Ref0[1][4]_i_3_n_0\,
      O => D(4)
    );
\Ref0[1][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[1][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(4),
      I2 => \waveRef_reg[3]_4\(4),
      I3 => \Ref0[1][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(4),
      I5 => \Ref0[1][11]_i_11_n_0\,
      O => \Ref0[1][4]_i_2_n_0\
    );
\Ref0[1][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[1][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(13),
      I2 => \Ref0[1][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(4),
      I4 => \Ref0[1][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(4),
      O => \Ref0[1][4]_i_3_n_0\
    );
\Ref0[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[1][11]_i_2_n_0\,
      I1 => \Ref0[1][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(5),
      I3 => \waveRef_reg[6]_2\(5),
      I4 => \Ref0[1][5]_i_2_n_0\,
      I5 => \Ref0[1][5]_i_3_n_0\,
      O => D(5)
    );
\Ref0[1][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[1][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(5),
      I2 => \waveRef_reg[3]_4\(5),
      I3 => \Ref0[1][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(5),
      I5 => \Ref0[1][11]_i_11_n_0\,
      O => \Ref0[1][5]_i_2_n_0\
    );
\Ref0[1][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[1][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(13),
      I2 => \Ref0[1][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(5),
      I4 => \Ref0[1][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(5),
      O => \Ref0[1][5]_i_3_n_0\
    );
\Ref0[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[1][11]_i_2_n_0\,
      I1 => \Ref0[1][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(6),
      I3 => \waveRef_reg[6]_2\(6),
      I4 => \Ref0[1][6]_i_2_n_0\,
      I5 => \Ref0[1][6]_i_3_n_0\,
      O => D(6)
    );
\Ref0[1][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[1][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(6),
      I2 => \waveRef_reg[3]_4\(6),
      I3 => \Ref0[1][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(6),
      I5 => \Ref0[1][11]_i_11_n_0\,
      O => \Ref0[1][6]_i_2_n_0\
    );
\Ref0[1][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[1][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(13),
      I2 => \Ref0[1][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(6),
      I4 => \Ref0[1][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(6),
      O => \Ref0[1][6]_i_3_n_0\
    );
\Ref0[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[1][11]_i_2_n_0\,
      I1 => \Ref0[1][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(7),
      I3 => \waveRef_reg[6]_2\(7),
      I4 => \Ref0[1][7]_i_2_n_0\,
      I5 => \Ref0[1][7]_i_3_n_0\,
      O => D(7)
    );
\Ref0[1][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[1][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(7),
      I2 => \waveRef_reg[3]_4\(7),
      I3 => \Ref0[1][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(7),
      I5 => \Ref0[1][11]_i_11_n_0\,
      O => \Ref0[1][7]_i_2_n_0\
    );
\Ref0[1][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[1][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(13),
      I2 => \Ref0[1][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(7),
      I4 => \Ref0[1][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(7),
      O => \Ref0[1][7]_i_3_n_0\
    );
\Ref0[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[1][11]_i_2_n_0\,
      I1 => \Ref0[1][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(8),
      I3 => \waveRef_reg[6]_2\(8),
      I4 => \Ref0[1][8]_i_2_n_0\,
      I5 => \Ref0[1][8]_i_3_n_0\,
      O => D(8)
    );
\Ref0[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[1][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(8),
      I2 => \waveRef_reg[3]_4\(8),
      I3 => \Ref0[1][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(8),
      I5 => \Ref0[1][11]_i_11_n_0\,
      O => \Ref0[1][8]_i_2_n_0\
    );
\Ref0[1][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[1][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(13),
      I2 => \Ref0[1][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(8),
      I4 => \Ref0[1][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(8),
      O => \Ref0[1][8]_i_3_n_0\
    );
\Ref0[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[1][11]_i_2_n_0\,
      I1 => \Ref0[1][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(9),
      I3 => \waveRef_reg[6]_2\(9),
      I4 => \Ref0[1][9]_i_2_n_0\,
      I5 => \Ref0[1][9]_i_3_n_0\,
      O => D(9)
    );
\Ref0[1][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[1][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(9),
      I2 => \waveRef_reg[3]_4\(9),
      I3 => \Ref0[1][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(9),
      I5 => \Ref0[1][11]_i_11_n_0\,
      O => \Ref0[1][9]_i_2_n_0\
    );
\Ref0[1][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[1][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(13),
      I2 => \Ref0[1][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(9),
      I4 => \Ref0[1][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(9),
      O => \Ref0[1][9]_i_3_n_0\
    );
\Ref0[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \Ref0[2][0]_i_2_n_0\,
      I1 => \Ref0[2][0]_i_3_n_0\,
      I2 => \waveRefOutRam[0]_0\(0),
      I3 => \Ref0[2][11]_i_4_n_0\,
      I4 => \waveRef_reg[1]_0\(0),
      I5 => \Ref0[2][11]_i_5_n_0\,
      O => Ram1_reg_1(0)
    );
\Ref0[2][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F8000"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      I1 => \Ref0[2][11]_i_6_n_0\,
      I2 => \Ref0[2][11]_i_7_n_0\,
      I3 => \waveRef_reg[5]_1\(0),
      I4 => \waveRef_reg[6]_2\(0),
      O => \Ref0[2][0]_i_2_n_0\
    );
\Ref0[2][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[2][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(0),
      I2 => \waveRef_reg[3]_4\(0),
      I3 => \Ref0[2][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(0),
      I5 => \Ref0[2][11]_i_10_n_0\,
      O => \Ref0[2][0]_i_3_n_0\
    );
\Ref0[2][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \Ref0[2][10]_i_2_n_0\,
      I1 => \Ref0[2][10]_i_3_n_0\,
      I2 => \waveRefOutRam[0]_0\(10),
      I3 => \Ref0[2][11]_i_4_n_0\,
      I4 => \waveRef_reg[1]_0\(10),
      I5 => \Ref0[2][11]_i_5_n_0\,
      O => Ram1_reg_1(10)
    );
\Ref0[2][10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F8000"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      I1 => \Ref0[2][11]_i_6_n_0\,
      I2 => \Ref0[2][11]_i_7_n_0\,
      I3 => \waveRef_reg[5]_1\(10),
      I4 => \waveRef_reg[6]_2\(10),
      O => \Ref0[2][10]_i_2_n_0\
    );
\Ref0[2][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[2][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(10),
      I2 => \waveRef_reg[3]_4\(10),
      I3 => \Ref0[2][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(10),
      I5 => \Ref0[2][11]_i_10_n_0\,
      O => \Ref0[2][10]_i_3_n_0\
    );
\Ref0[2][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \Ref0[2][11]_i_2_n_0\,
      I1 => \Ref0[2][11]_i_3_n_0\,
      I2 => \waveRefOutRam[0]_0\(11),
      I3 => \Ref0[2][11]_i_4_n_0\,
      I4 => \waveRef_reg[1]_0\(11),
      I5 => \Ref0[2][11]_i_5_n_0\,
      O => Ram1_reg_1(11)
    );
\Ref0[2][11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \Ref0[2][11]_i_19_n_0\,
      I1 => \waveRefOutXCorr[2]_54\(13),
      I2 => \Ref0[2][11]_i_6_n_0\,
      O => \Ref0[2][11]_i_10_n_0\
    );
\Ref0[2][11]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEECEEEE"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(11),
      I1 => \waveRefOutXCorr[2]_54\(12),
      I2 => \waveRefOutXCorr[2]_54\(9),
      I3 => \waveRefOutXCorr[2]_54\(10),
      I4 => \Ref0[2][11]_i_20_n_0\,
      O => \Ref0[2][11]_i_11_n_0\
    );
\Ref0[2][11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(2),
      I1 => \waveRefOutXCorr[2]_54\(1),
      I2 => \waveRefOutXCorr[2]_54\(4),
      I3 => \waveRefOutXCorr[2]_54\(3),
      I4 => \waveRefOutXCorr[2]_54\(5),
      I5 => \waveRefOutXCorr[2]_54\(6),
      O => \Ref0[2][11]_i_12_n_0\
    );
\Ref0[2][11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(12),
      I1 => \waveRefOutXCorr[2]_54\(11),
      O => \Ref0[2][11]_i_13_n_0\
    );
\Ref0[2][11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(9),
      I1 => \waveRefOutXCorr[2]_54\(10),
      I2 => \waveRefOutXCorr[2]_54\(8),
      I3 => \waveRefOutXCorr[2]_54\(7),
      O => \Ref0[2][11]_i_14_n_0\
    );
\Ref0[2][11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888888888888"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(12),
      I1 => \Ref0[2][11]_i_21_n_0\,
      I2 => \waveRefOutXCorr[2]_54\(7),
      I3 => \waveRefOutXCorr[2]_54\(9),
      I4 => \waveRefOutXCorr[2]_54\(8),
      I5 => \Ref0[2][11]_i_22_n_0\,
      O => \Ref0[2][11]_i_15_n_0\
    );
\Ref0[2][11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010FFFFFFFFFFFFF"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(3),
      I1 => \Ref0[2][11]_i_23_n_0\,
      I2 => \waveRefOutXCorr[2]_54\(5),
      I3 => \waveRefOutXCorr[2]_54\(4),
      I4 => \waveRefOutXCorr[2]_54\(6),
      I5 => \waveRefOutXCorr[2]_54\(7),
      O => \Ref0[2][11]_i_16_n_0\
    );
\Ref0[2][11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00AE000000"
    )
        port map (
      I0 => \Ref0[2][11]_i_24_n_0\,
      I1 => \waveRefOutXCorr[2]_54\(4),
      I2 => \Ref0[2][11]_i_25_n_0\,
      I3 => \waveRefOutXCorr[2]_54\(9),
      I4 => \waveRefOutXCorr[2]_54\(7),
      I5 => \waveRefOutXCorr[2]_54\(8),
      O => \Ref0[2][11]_i_17_n_0\
    );
\Ref0[2][11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(8),
      I1 => \waveRefOutXCorr[2]_54\(9),
      I2 => \waveRefOutXCorr[2]_54\(10),
      I3 => \waveRefOutXCorr[2]_54\(12),
      I4 => \waveRefOutXCorr[2]_54\(11),
      I5 => \Ref0[2][11]_i_26_n_0\,
      O => \Ref0[2][11]_i_18_n_0\
    );
\Ref0[2][11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(8),
      I1 => \waveRefOutXCorr[2]_54\(9),
      I2 => \waveRefOutXCorr[2]_54\(10),
      I3 => \Ref0[2][11]_i_27_n_0\,
      I4 => \waveRefOutXCorr[2]_54\(11),
      I5 => \waveRefOutXCorr[2]_54\(12),
      O => \Ref0[2][11]_i_19_n_0\
    );
\Ref0[2][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F8000"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      I1 => \Ref0[2][11]_i_6_n_0\,
      I2 => \Ref0[2][11]_i_7_n_0\,
      I3 => \waveRef_reg[5]_1\(11),
      I4 => \waveRef_reg[6]_2\(11),
      O => \Ref0[2][11]_i_2_n_0\
    );
\Ref0[2][11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(5),
      I1 => \waveRefOutXCorr[2]_54\(4),
      I2 => \Ref0[2][11]_i_28_n_0\,
      I3 => \waveRefOutXCorr[2]_54\(8),
      I4 => \waveRefOutXCorr[2]_54\(6),
      I5 => \waveRefOutXCorr[2]_54\(7),
      O => \Ref0[2][11]_i_20_n_0\
    );
\Ref0[2][11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(10),
      I1 => \waveRefOutXCorr[2]_54\(11),
      O => \Ref0[2][11]_i_21_n_0\
    );
\Ref0[2][11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFA2"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(3),
      I1 => \RefAddress[4][11]_i_94_n_0\,
      I2 => \waveRefOutXCorr[2]_54\(2),
      I3 => \waveRefOutXCorr[2]_54\(5),
      I4 => \waveRefOutXCorr[2]_54\(6),
      I5 => \waveRefOutXCorr[2]_54\(4),
      O => \Ref0[2][11]_i_22_n_0\
    );
\Ref0[2][11]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(2),
      I1 => \waveRefOutXCorr[2]_54\(1),
      I2 => \waveRefOutXCorr[2]_54\(0),
      O => \Ref0[2][11]_i_23_n_0\
    );
\Ref0[2][11]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(5),
      I1 => \waveRefOutXCorr[2]_54\(6),
      O => \Ref0[2][11]_i_24_n_0\
    );
\Ref0[2][11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(2),
      I1 => \waveRefOutXCorr[2]_54\(0),
      I2 => \waveRefOutXCorr[2]_54\(1),
      I3 => \waveRefOutXCorr[2]_54\(3),
      O => \Ref0[2][11]_i_25_n_0\
    );
\Ref0[2][11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEEEFEEEFEEEFE"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(7),
      I1 => \waveRefOutXCorr[2]_54\(9),
      I2 => \waveRefOutXCorr[2]_54\(6),
      I3 => \Ref0[2][11]_i_29_n_0\,
      I4 => \waveRefOutXCorr[2]_54\(3),
      I5 => \Ref0[2][11]_i_23_n_0\,
      O => \Ref0[2][11]_i_26_n_0\
    );
\Ref0[2][11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFD00"
    )
        port map (
      I0 => \Ref0[2][11]_i_30_n_0\,
      I1 => \waveRefOutXCorr[2]_54\(3),
      I2 => \waveRefOutXCorr[2]_54\(0),
      I3 => \waveRefOutXCorr[2]_54\(4),
      I4 => \Ref0[2][11]_i_24_n_0\,
      I5 => \waveRefOutXCorr[2]_54\(7),
      O => \Ref0[2][11]_i_27_n_0\
    );
\Ref0[2][11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(3),
      I1 => \waveRefOutXCorr[2]_54\(0),
      I2 => \waveRefOutXCorr[2]_54\(1),
      I3 => \waveRefOutXCorr[2]_54\(2),
      O => \Ref0[2][11]_i_28_n_0\
    );
\Ref0[2][11]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(5),
      I1 => \waveRefOutXCorr[2]_54\(4),
      O => \Ref0[2][11]_i_29_n_0\
    );
\Ref0[2][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[2][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(11),
      I2 => \waveRef_reg[3]_4\(11),
      I3 => \Ref0[2][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(11),
      I5 => \Ref0[2][11]_i_10_n_0\,
      O => \Ref0[2][11]_i_3_n_0\
    );
\Ref0[2][11]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(1),
      I1 => \waveRefOutXCorr[2]_54\(2),
      O => \Ref0[2][11]_i_30_n_0\
    );
\Ref0[2][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEFEEEE"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      I1 => \Ref0[2][11]_i_11_n_0\,
      I2 => \Ref0[2][11]_i_12_n_0\,
      I3 => \waveRefOutXCorr[2]_54\(0),
      I4 => \Ref0[2][11]_i_13_n_0\,
      I5 => \Ref0[2][11]_i_14_n_0\,
      O => \Ref0[2][11]_i_4_n_0\
    );
\Ref0[2][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \Ref0[2][11]_i_15_n_0\,
      I1 => \Ref0[2][11]_i_11_n_0\,
      I2 => \waveRefOutXCorr[2]_54\(13),
      O => \Ref0[2][11]_i_5_n_0\
    );
\Ref0[2][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(12),
      I1 => \waveRefOutXCorr[2]_54\(11),
      I2 => \waveRefOutXCorr[2]_54\(10),
      I3 => \waveRefOutXCorr[2]_54\(8),
      I4 => \waveRefOutXCorr[2]_54\(9),
      I5 => \Ref0[2][11]_i_16_n_0\,
      O => \Ref0[2][11]_i_6_n_0\
    );
\Ref0[2][11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7FFF"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      I1 => \waveRefOutXCorr[2]_54\(12),
      I2 => \waveRefOutXCorr[2]_54\(11),
      I3 => \Ref0[2][11]_i_17_n_0\,
      I4 => \waveRefOutXCorr[2]_54\(10),
      O => \Ref0[2][11]_i_7_n_0\
    );
\Ref0[2][11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \Ref0[2][11]_i_15_n_0\,
      I1 => \waveRefOutXCorr[2]_54\(13),
      I2 => \Ref0[2][11]_i_18_n_0\,
      O => \Ref0[2][11]_i_8_n_0\
    );
\Ref0[2][11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Ref0[2][11]_i_19_n_0\,
      I1 => \waveRefOutXCorr[2]_54\(13),
      I2 => \Ref0[2][11]_i_18_n_0\,
      O => \Ref0[2][11]_i_9_n_0\
    );
\Ref0[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \Ref0[2][1]_i_2_n_0\,
      I1 => \Ref0[2][1]_i_3_n_0\,
      I2 => \waveRefOutRam[0]_0\(1),
      I3 => \Ref0[2][11]_i_4_n_0\,
      I4 => \waveRef_reg[1]_0\(1),
      I5 => \Ref0[2][11]_i_5_n_0\,
      O => Ram1_reg_1(1)
    );
\Ref0[2][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F8000"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      I1 => \Ref0[2][11]_i_6_n_0\,
      I2 => \Ref0[2][11]_i_7_n_0\,
      I3 => \waveRef_reg[5]_1\(1),
      I4 => \waveRef_reg[6]_2\(1),
      O => \Ref0[2][1]_i_2_n_0\
    );
\Ref0[2][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[2][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(1),
      I2 => \waveRef_reg[3]_4\(1),
      I3 => \Ref0[2][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(1),
      I5 => \Ref0[2][11]_i_10_n_0\,
      O => \Ref0[2][1]_i_3_n_0\
    );
\Ref0[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \Ref0[2][2]_i_2_n_0\,
      I1 => \Ref0[2][2]_i_3_n_0\,
      I2 => \waveRefOutRam[0]_0\(2),
      I3 => \Ref0[2][11]_i_4_n_0\,
      I4 => \waveRef_reg[1]_0\(2),
      I5 => \Ref0[2][11]_i_5_n_0\,
      O => Ram1_reg_1(2)
    );
\Ref0[2][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F8000"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      I1 => \Ref0[2][11]_i_6_n_0\,
      I2 => \Ref0[2][11]_i_7_n_0\,
      I3 => \waveRef_reg[5]_1\(2),
      I4 => \waveRef_reg[6]_2\(2),
      O => \Ref0[2][2]_i_2_n_0\
    );
\Ref0[2][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[2][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(2),
      I2 => \waveRef_reg[3]_4\(2),
      I3 => \Ref0[2][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(2),
      I5 => \Ref0[2][11]_i_10_n_0\,
      O => \Ref0[2][2]_i_3_n_0\
    );
\Ref0[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \Ref0[2][3]_i_2_n_0\,
      I1 => \Ref0[2][3]_i_3_n_0\,
      I2 => \waveRefOutRam[0]_0\(3),
      I3 => \Ref0[2][11]_i_4_n_0\,
      I4 => \waveRef_reg[1]_0\(3),
      I5 => \Ref0[2][11]_i_5_n_0\,
      O => Ram1_reg_1(3)
    );
\Ref0[2][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F8000"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      I1 => \Ref0[2][11]_i_6_n_0\,
      I2 => \Ref0[2][11]_i_7_n_0\,
      I3 => \waveRef_reg[5]_1\(3),
      I4 => \waveRef_reg[6]_2\(3),
      O => \Ref0[2][3]_i_2_n_0\
    );
\Ref0[2][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[2][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(3),
      I2 => \waveRef_reg[3]_4\(3),
      I3 => \Ref0[2][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(3),
      I5 => \Ref0[2][11]_i_10_n_0\,
      O => \Ref0[2][3]_i_3_n_0\
    );
\Ref0[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \Ref0[2][4]_i_2_n_0\,
      I1 => \Ref0[2][4]_i_3_n_0\,
      I2 => \waveRefOutRam[0]_0\(4),
      I3 => \Ref0[2][11]_i_4_n_0\,
      I4 => \waveRef_reg[1]_0\(4),
      I5 => \Ref0[2][11]_i_5_n_0\,
      O => Ram1_reg_1(4)
    );
\Ref0[2][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F8000"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      I1 => \Ref0[2][11]_i_6_n_0\,
      I2 => \Ref0[2][11]_i_7_n_0\,
      I3 => \waveRef_reg[5]_1\(4),
      I4 => \waveRef_reg[6]_2\(4),
      O => \Ref0[2][4]_i_2_n_0\
    );
\Ref0[2][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[2][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(4),
      I2 => \waveRef_reg[3]_4\(4),
      I3 => \Ref0[2][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(4),
      I5 => \Ref0[2][11]_i_10_n_0\,
      O => \Ref0[2][4]_i_3_n_0\
    );
\Ref0[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \Ref0[2][5]_i_2_n_0\,
      I1 => \Ref0[2][5]_i_3_n_0\,
      I2 => \waveRefOutRam[0]_0\(5),
      I3 => \Ref0[2][11]_i_4_n_0\,
      I4 => \waveRef_reg[1]_0\(5),
      I5 => \Ref0[2][11]_i_5_n_0\,
      O => Ram1_reg_1(5)
    );
\Ref0[2][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F8000"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      I1 => \Ref0[2][11]_i_6_n_0\,
      I2 => \Ref0[2][11]_i_7_n_0\,
      I3 => \waveRef_reg[5]_1\(5),
      I4 => \waveRef_reg[6]_2\(5),
      O => \Ref0[2][5]_i_2_n_0\
    );
\Ref0[2][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[2][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(5),
      I2 => \waveRef_reg[3]_4\(5),
      I3 => \Ref0[2][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(5),
      I5 => \Ref0[2][11]_i_10_n_0\,
      O => \Ref0[2][5]_i_3_n_0\
    );
\Ref0[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \Ref0[2][6]_i_2_n_0\,
      I1 => \Ref0[2][6]_i_3_n_0\,
      I2 => \waveRefOutRam[0]_0\(6),
      I3 => \Ref0[2][11]_i_4_n_0\,
      I4 => \waveRef_reg[1]_0\(6),
      I5 => \Ref0[2][11]_i_5_n_0\,
      O => Ram1_reg_1(6)
    );
\Ref0[2][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F8000"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      I1 => \Ref0[2][11]_i_6_n_0\,
      I2 => \Ref0[2][11]_i_7_n_0\,
      I3 => \waveRef_reg[5]_1\(6),
      I4 => \waveRef_reg[6]_2\(6),
      O => \Ref0[2][6]_i_2_n_0\
    );
\Ref0[2][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[2][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(6),
      I2 => \waveRef_reg[3]_4\(6),
      I3 => \Ref0[2][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(6),
      I5 => \Ref0[2][11]_i_10_n_0\,
      O => \Ref0[2][6]_i_3_n_0\
    );
\Ref0[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \Ref0[2][7]_i_2_n_0\,
      I1 => \Ref0[2][7]_i_3_n_0\,
      I2 => \waveRefOutRam[0]_0\(7),
      I3 => \Ref0[2][11]_i_4_n_0\,
      I4 => \waveRef_reg[1]_0\(7),
      I5 => \Ref0[2][11]_i_5_n_0\,
      O => Ram1_reg_1(7)
    );
\Ref0[2][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F8000"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      I1 => \Ref0[2][11]_i_6_n_0\,
      I2 => \Ref0[2][11]_i_7_n_0\,
      I3 => \waveRef_reg[5]_1\(7),
      I4 => \waveRef_reg[6]_2\(7),
      O => \Ref0[2][7]_i_2_n_0\
    );
\Ref0[2][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[2][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(7),
      I2 => \waveRef_reg[3]_4\(7),
      I3 => \Ref0[2][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(7),
      I5 => \Ref0[2][11]_i_10_n_0\,
      O => \Ref0[2][7]_i_3_n_0\
    );
\Ref0[2][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \Ref0[2][8]_i_2_n_0\,
      I1 => \Ref0[2][8]_i_3_n_0\,
      I2 => \waveRefOutRam[0]_0\(8),
      I3 => \Ref0[2][11]_i_4_n_0\,
      I4 => \waveRef_reg[1]_0\(8),
      I5 => \Ref0[2][11]_i_5_n_0\,
      O => Ram1_reg_1(8)
    );
\Ref0[2][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F8000"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      I1 => \Ref0[2][11]_i_6_n_0\,
      I2 => \Ref0[2][11]_i_7_n_0\,
      I3 => \waveRef_reg[5]_1\(8),
      I4 => \waveRef_reg[6]_2\(8),
      O => \Ref0[2][8]_i_2_n_0\
    );
\Ref0[2][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[2][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(8),
      I2 => \waveRef_reg[3]_4\(8),
      I3 => \Ref0[2][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(8),
      I5 => \Ref0[2][11]_i_10_n_0\,
      O => \Ref0[2][8]_i_3_n_0\
    );
\Ref0[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \Ref0[2][9]_i_2_n_0\,
      I1 => \Ref0[2][9]_i_3_n_0\,
      I2 => \waveRefOutRam[0]_0\(9),
      I3 => \Ref0[2][11]_i_4_n_0\,
      I4 => \waveRef_reg[1]_0\(9),
      I5 => \Ref0[2][11]_i_5_n_0\,
      O => Ram1_reg_1(9)
    );
\Ref0[2][9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F8000"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      I1 => \Ref0[2][11]_i_6_n_0\,
      I2 => \Ref0[2][11]_i_7_n_0\,
      I3 => \waveRef_reg[5]_1\(9),
      I4 => \waveRef_reg[6]_2\(9),
      O => \Ref0[2][9]_i_2_n_0\
    );
\Ref0[2][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[2][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(9),
      I2 => \waveRef_reg[3]_4\(9),
      I3 => \Ref0[2][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(9),
      I5 => \Ref0[2][11]_i_10_n_0\,
      O => \Ref0[2][9]_i_3_n_0\
    );
\Ref0[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7430"
    )
        port map (
      I0 => \Ref0[3][11]_i_2_n_0\,
      I1 => \Ref0[3][11]_i_3_n_0\,
      I2 => \waveRef_reg[6]_2\(0),
      I3 => \waveRef_reg[5]_1\(0),
      I4 => \Ref0[3][0]_i_2_n_0\,
      I5 => \Ref0[3][0]_i_3_n_0\,
      O => Ram02_reg_1(0)
    );
\Ref0[3][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[3][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(0),
      I2 => \waveRef_reg[3]_4\(0),
      I3 => \Ref0[3][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(0),
      I5 => \Ref0[3][11]_i_11_n_0\,
      O => \Ref0[3][0]_i_2_n_0\
    );
\Ref0[3][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[3][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(13),
      I2 => \Ref0[3][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(0),
      I4 => \RefAddress[0][11]_i_4_n_0\,
      I5 => \waveRefOutRam[0]_0\(0),
      O => \Ref0[3][0]_i_3_n_0\
    );
\Ref0[3][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7F3F4F0"
    )
        port map (
      I0 => \Ref0[3][11]_i_2_n_0\,
      I1 => \Ref0[3][11]_i_3_n_0\,
      I2 => \Ref0[3][10]_i_2_n_0\,
      I3 => \waveRef_reg[5]_1\(10),
      I4 => \waveRef_reg[6]_2\(10),
      I5 => \Ref0[3][10]_i_3_n_0\,
      O => Ram02_reg_1(10)
    );
\Ref0[3][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[3][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(10),
      I2 => \waveRef_reg[3]_4\(10),
      I3 => \Ref0[3][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(10),
      I5 => \Ref0[3][11]_i_11_n_0\,
      O => \Ref0[3][10]_i_2_n_0\
    );
\Ref0[3][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF010100FF0000"
    )
        port map (
      I0 => \Ref0[3][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(13),
      I2 => \Ref0[3][11]_i_13_n_0\,
      I3 => \RefAddress[0][11]_i_4_n_0\,
      I4 => \waveRefOutRam[0]_0\(10),
      I5 => \waveRef_reg[1]_0\(10),
      O => \Ref0[3][10]_i_3_n_0\
    );
\Ref0[3][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7F3F4F0"
    )
        port map (
      I0 => \Ref0[3][11]_i_2_n_0\,
      I1 => \Ref0[3][11]_i_3_n_0\,
      I2 => \Ref0[3][11]_i_4_n_0\,
      I3 => \waveRef_reg[5]_1\(11),
      I4 => \waveRef_reg[6]_2\(11),
      I5 => \Ref0[3][11]_i_5_n_0\,
      O => Ram02_reg_1(11)
    );
\Ref0[3][11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Ref0[3][11]_i_17_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(13),
      I2 => \Ref0[3][11]_i_16_n_0\,
      O => \Ref0[3][11]_i_10_n_0\
    );
\Ref0[3][11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \Ref0[3][11]_i_2_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(13),
      I2 => \Ref0[3][11]_i_17_n_0\,
      O => \Ref0[3][11]_i_11_n_0\
    );
\Ref0[3][11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(12),
      I1 => \waveRefOutXCorr[3]_55\(10),
      I2 => \waveRefOutXCorr[3]_55\(11),
      I3 => \Ref0[3][11]_i_18_n_0\,
      O => \Ref0[3][11]_i_12_n_0\
    );
\Ref0[3][11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010F0F"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(10),
      I1 => \waveRefOutXCorr[3]_55\(9),
      I2 => \waveRefOutXCorr[3]_55\(12),
      I3 => \Ref0[3][11]_i_19_n_0\,
      I4 => \waveRefOutXCorr[3]_55\(11),
      I5 => \waveRefOutXCorr[3]_55\(13),
      O => \Ref0[3][11]_i_13_n_0\
    );
\Ref0[3][11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(2),
      I1 => \waveRefOutXCorr[3]_55\(1),
      I2 => \waveRefOutXCorr[3]_55\(0),
      O => \Ref0[3][11]_i_14_n_0\
    );
\Ref0[3][11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(1),
      I1 => \waveRefOutXCorr[3]_55\(2),
      I2 => \waveRefOutXCorr[3]_55\(0),
      I3 => \waveRefOutXCorr[3]_55\(3),
      O => \Ref0[3][11]_i_15_n_0\
    );
\Ref0[3][11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFFFFFFFFFF"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(11),
      I1 => \waveRefOutXCorr[3]_55\(12),
      I2 => \waveRefOutXCorr[3]_55\(10),
      I3 => \waveRefOutXCorr[3]_55\(9),
      I4 => \waveRefOutXCorr[3]_55\(8),
      I5 => \Ref0[3][11]_i_20_n_0\,
      O => \Ref0[3][11]_i_16_n_0\
    );
\Ref0[3][11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \Ref0[3][11]_i_21_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(8),
      I2 => \waveRefOutXCorr[3]_55\(9),
      I3 => \waveRefOutXCorr[3]_55\(10),
      I4 => \waveRefOutXCorr[3]_55\(11),
      I5 => \waveRefOutXCorr[3]_55\(12),
      O => \Ref0[3][11]_i_17_n_0\
    );
\Ref0[3][11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFF7F7F7F7F"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(7),
      I1 => \waveRefOutXCorr[3]_55\(9),
      I2 => \waveRefOutXCorr[3]_55\(8),
      I3 => \waveRefOutXCorr[3]_55\(4),
      I4 => \RefAddress[0][11]_i_7_n_0\,
      I5 => \Ref0[3][11]_i_15_n_0\,
      O => \Ref0[3][11]_i_18_n_0\
    );
\Ref0[3][11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00000000000000"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(5),
      I1 => \waveRefOutXCorr[3]_55\(4),
      I2 => \Ref0[3][11]_i_22_n_0\,
      I3 => \waveRefOutXCorr[3]_55\(8),
      I4 => \waveRefOutXCorr[3]_55\(6),
      I5 => \waveRefOutXCorr[3]_55\(7),
      O => \Ref0[3][11]_i_19_n_0\
    );
\Ref0[3][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777777F777777777"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(13),
      I1 => \waveRefOutXCorr[3]_55\(12),
      I2 => \Ref0[3][11]_i_6_n_0\,
      I3 => \waveRefOutXCorr[3]_55\(11),
      I4 => \waveRefOutXCorr[3]_55\(10),
      I5 => \Ref0[3][11]_i_7_n_0\,
      O => \Ref0[3][11]_i_2_n_0\
    );
\Ref0[3][11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEEEFEEEFEEEFE"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(7),
      I1 => \waveRefOutXCorr[3]_55\(9),
      I2 => \waveRefOutXCorr[3]_55\(6),
      I3 => \Ref0[3][11]_i_23_n_0\,
      I4 => \waveRefOutXCorr[3]_55\(3),
      I5 => \Ref0[3][11]_i_14_n_0\,
      O => \Ref0[3][11]_i_20_n_0\
    );
\Ref0[3][11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => \RefAddress[0][11]_i_7_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(7),
      I2 => \waveRefOutXCorr[3]_55\(4),
      I3 => \waveRefOutXCorr[3]_55\(3),
      I4 => \waveRefOutXCorr[3]_55\(0),
      I5 => \RefAddress[0][11]_i_6_n_0\,
      O => \Ref0[3][11]_i_21_n_0\
    );
\Ref0[3][11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(3),
      I1 => \waveRefOutXCorr[3]_55\(0),
      I2 => \waveRefOutXCorr[3]_55\(1),
      I3 => \waveRefOutXCorr[3]_55\(2),
      O => \Ref0[3][11]_i_22_n_0\
    );
\Ref0[3][11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(5),
      I1 => \waveRefOutXCorr[3]_55\(4),
      O => \Ref0[3][11]_i_23_n_0\
    );
\Ref0[3][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7FFF"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(13),
      I1 => \waveRefOutXCorr[3]_55\(12),
      I2 => \waveRefOutXCorr[3]_55\(11),
      I3 => \Ref0[3][11]_i_8_n_0\,
      I4 => \waveRefOutXCorr[3]_55\(10),
      O => \Ref0[3][11]_i_3_n_0\
    );
\Ref0[3][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[3][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(11),
      I2 => \waveRef_reg[3]_4\(11),
      I3 => \Ref0[3][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(11),
      I5 => \Ref0[3][11]_i_11_n_0\,
      O => \Ref0[3][11]_i_4_n_0\
    );
\Ref0[3][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF010100FF0000"
    )
        port map (
      I0 => \Ref0[3][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(13),
      I2 => \Ref0[3][11]_i_13_n_0\,
      I3 => \RefAddress[0][11]_i_4_n_0\,
      I4 => \waveRefOutRam[0]_0\(11),
      I5 => \waveRef_reg[1]_0\(11),
      O => \Ref0[3][11]_i_5_n_0\
    );
\Ref0[3][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3F7F7F7FFF"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(4),
      I1 => \waveRefOutXCorr[3]_55\(6),
      I2 => \waveRefOutXCorr[3]_55\(7),
      I3 => \waveRefOutXCorr[3]_55\(3),
      I4 => \Ref0[3][11]_i_14_n_0\,
      I5 => \waveRefOutXCorr[3]_55\(5),
      O => \Ref0[3][11]_i_6_n_0\
    );
\Ref0[3][11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(9),
      I1 => \waveRefOutXCorr[3]_55\(8),
      O => \Ref0[3][11]_i_7_n_0\
    );
\Ref0[3][11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAE0000000000"
    )
        port map (
      I0 => \RefAddress[0][11]_i_7_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(4),
      I2 => \Ref0[3][11]_i_15_n_0\,
      I3 => \waveRefOutXCorr[3]_55\(7),
      I4 => \waveRefOutXCorr[3]_55\(8),
      I5 => \waveRefOutXCorr[3]_55\(9),
      O => \Ref0[3][11]_i_8_n_0\
    );
\Ref0[3][11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(13),
      I1 => \Ref0[3][11]_i_16_n_0\,
      I2 => \Ref0[3][11]_i_12_n_0\,
      O => \Ref0[3][11]_i_9_n_0\
    );
\Ref0[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7F3F4F0"
    )
        port map (
      I0 => \Ref0[3][11]_i_2_n_0\,
      I1 => \Ref0[3][11]_i_3_n_0\,
      I2 => \Ref0[3][1]_i_2_n_0\,
      I3 => \waveRef_reg[5]_1\(1),
      I4 => \waveRef_reg[6]_2\(1),
      I5 => \Ref0[3][1]_i_3_n_0\,
      O => Ram02_reg_1(1)
    );
\Ref0[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[3][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(1),
      I2 => \waveRef_reg[3]_4\(1),
      I3 => \Ref0[3][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(1),
      I5 => \Ref0[3][11]_i_11_n_0\,
      O => \Ref0[3][1]_i_2_n_0\
    );
\Ref0[3][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[3][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(13),
      I2 => \Ref0[3][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(1),
      I4 => \RefAddress[0][11]_i_4_n_0\,
      I5 => \waveRefOutRam[0]_0\(1),
      O => \Ref0[3][1]_i_3_n_0\
    );
\Ref0[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7430"
    )
        port map (
      I0 => \Ref0[3][11]_i_2_n_0\,
      I1 => \Ref0[3][11]_i_3_n_0\,
      I2 => \waveRef_reg[6]_2\(2),
      I3 => \waveRef_reg[5]_1\(2),
      I4 => \Ref0[3][2]_i_2_n_0\,
      I5 => \Ref0[3][2]_i_3_n_0\,
      O => Ram02_reg_1(2)
    );
\Ref0[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[3][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(2),
      I2 => \waveRef_reg[3]_4\(2),
      I3 => \Ref0[3][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(2),
      I5 => \Ref0[3][11]_i_11_n_0\,
      O => \Ref0[3][2]_i_2_n_0\
    );
\Ref0[3][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[3][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(13),
      I2 => \Ref0[3][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(2),
      I4 => \RefAddress[0][11]_i_4_n_0\,
      I5 => \waveRefOutRam[0]_0\(2),
      O => \Ref0[3][2]_i_3_n_0\
    );
\Ref0[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7F3F4F0"
    )
        port map (
      I0 => \Ref0[3][11]_i_2_n_0\,
      I1 => \Ref0[3][11]_i_3_n_0\,
      I2 => \Ref0[3][3]_i_2_n_0\,
      I3 => \waveRef_reg[5]_1\(3),
      I4 => \waveRef_reg[6]_2\(3),
      I5 => \Ref0[3][3]_i_3_n_0\,
      O => Ram02_reg_1(3)
    );
\Ref0[3][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[3][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(3),
      I2 => \waveRef_reg[3]_4\(3),
      I3 => \Ref0[3][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(3),
      I5 => \Ref0[3][11]_i_11_n_0\,
      O => \Ref0[3][3]_i_2_n_0\
    );
\Ref0[3][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF010100FF0000"
    )
        port map (
      I0 => \Ref0[3][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(13),
      I2 => \Ref0[3][11]_i_13_n_0\,
      I3 => \RefAddress[0][11]_i_4_n_0\,
      I4 => \waveRefOutRam[0]_0\(3),
      I5 => \waveRef_reg[1]_0\(3),
      O => \Ref0[3][3]_i_3_n_0\
    );
\Ref0[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7F3F4F0"
    )
        port map (
      I0 => \Ref0[3][11]_i_2_n_0\,
      I1 => \Ref0[3][11]_i_3_n_0\,
      I2 => \Ref0[3][4]_i_2_n_0\,
      I3 => \waveRef_reg[5]_1\(4),
      I4 => \waveRef_reg[6]_2\(4),
      I5 => \Ref0[3][4]_i_3_n_0\,
      O => Ram02_reg_1(4)
    );
\Ref0[3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[3][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(4),
      I2 => \waveRef_reg[3]_4\(4),
      I3 => \Ref0[3][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(4),
      I5 => \Ref0[3][11]_i_11_n_0\,
      O => \Ref0[3][4]_i_2_n_0\
    );
\Ref0[3][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF010100FF0000"
    )
        port map (
      I0 => \Ref0[3][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(13),
      I2 => \Ref0[3][11]_i_13_n_0\,
      I3 => \RefAddress[0][11]_i_4_n_0\,
      I4 => \waveRefOutRam[0]_0\(4),
      I5 => \waveRef_reg[1]_0\(4),
      O => \Ref0[3][4]_i_3_n_0\
    );
\Ref0[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7430"
    )
        port map (
      I0 => \Ref0[3][11]_i_2_n_0\,
      I1 => \Ref0[3][11]_i_3_n_0\,
      I2 => \waveRef_reg[6]_2\(5),
      I3 => \waveRef_reg[5]_1\(5),
      I4 => \Ref0[3][5]_i_2_n_0\,
      I5 => \Ref0[3][5]_i_3_n_0\,
      O => Ram02_reg_1(5)
    );
\Ref0[3][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[3][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(5),
      I2 => \waveRef_reg[3]_4\(5),
      I3 => \Ref0[3][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(5),
      I5 => \Ref0[3][11]_i_11_n_0\,
      O => \Ref0[3][5]_i_2_n_0\
    );
\Ref0[3][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[3][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(13),
      I2 => \Ref0[3][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(5),
      I4 => \RefAddress[0][11]_i_4_n_0\,
      I5 => \waveRefOutRam[0]_0\(5),
      O => \Ref0[3][5]_i_3_n_0\
    );
\Ref0[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7430"
    )
        port map (
      I0 => \Ref0[3][11]_i_2_n_0\,
      I1 => \Ref0[3][11]_i_3_n_0\,
      I2 => \waveRef_reg[6]_2\(6),
      I3 => \waveRef_reg[5]_1\(6),
      I4 => \Ref0[3][6]_i_2_n_0\,
      I5 => \Ref0[3][6]_i_3_n_0\,
      O => Ram02_reg_1(6)
    );
\Ref0[3][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[3][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(6),
      I2 => \waveRef_reg[3]_4\(6),
      I3 => \Ref0[3][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(6),
      I5 => \Ref0[3][11]_i_11_n_0\,
      O => \Ref0[3][6]_i_2_n_0\
    );
\Ref0[3][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[3][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(13),
      I2 => \Ref0[3][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(6),
      I4 => \RefAddress[0][11]_i_4_n_0\,
      I5 => \waveRefOutRam[0]_0\(6),
      O => \Ref0[3][6]_i_3_n_0\
    );
\Ref0[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7430"
    )
        port map (
      I0 => \Ref0[3][11]_i_2_n_0\,
      I1 => \Ref0[3][11]_i_3_n_0\,
      I2 => \waveRef_reg[6]_2\(7),
      I3 => \waveRef_reg[5]_1\(7),
      I4 => \Ref0[3][7]_i_2_n_0\,
      I5 => \Ref0[3][7]_i_3_n_0\,
      O => Ram02_reg_1(7)
    );
\Ref0[3][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[3][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(7),
      I2 => \waveRef_reg[3]_4\(7),
      I3 => \Ref0[3][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(7),
      I5 => \Ref0[3][11]_i_11_n_0\,
      O => \Ref0[3][7]_i_2_n_0\
    );
\Ref0[3][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[3][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(13),
      I2 => \Ref0[3][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(7),
      I4 => \RefAddress[0][11]_i_4_n_0\,
      I5 => \waveRefOutRam[0]_0\(7),
      O => \Ref0[3][7]_i_3_n_0\
    );
\Ref0[3][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7F3F4F0"
    )
        port map (
      I0 => \Ref0[3][11]_i_2_n_0\,
      I1 => \Ref0[3][11]_i_3_n_0\,
      I2 => \Ref0[3][8]_i_2_n_0\,
      I3 => \waveRef_reg[5]_1\(8),
      I4 => \waveRef_reg[6]_2\(8),
      I5 => \Ref0[3][8]_i_3_n_0\,
      O => Ram02_reg_1(8)
    );
\Ref0[3][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[3][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(8),
      I2 => \waveRef_reg[3]_4\(8),
      I3 => \Ref0[3][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(8),
      I5 => \Ref0[3][11]_i_11_n_0\,
      O => \Ref0[3][8]_i_2_n_0\
    );
\Ref0[3][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF010100FF0000"
    )
        port map (
      I0 => \Ref0[3][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(13),
      I2 => \Ref0[3][11]_i_13_n_0\,
      I3 => \RefAddress[0][11]_i_4_n_0\,
      I4 => \waveRefOutRam[0]_0\(8),
      I5 => \waveRef_reg[1]_0\(8),
      O => \Ref0[3][8]_i_3_n_0\
    );
\Ref0[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7430"
    )
        port map (
      I0 => \Ref0[3][11]_i_2_n_0\,
      I1 => \Ref0[3][11]_i_3_n_0\,
      I2 => \waveRef_reg[6]_2\(9),
      I3 => \waveRef_reg[5]_1\(9),
      I4 => \Ref0[3][9]_i_2_n_0\,
      I5 => \Ref0[3][9]_i_3_n_0\,
      O => Ram02_reg_1(9)
    );
\Ref0[3][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[3][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(9),
      I2 => \waveRef_reg[3]_4\(9),
      I3 => \Ref0[3][11]_i_10_n_0\,
      I4 => \waveRef_reg[4]_5\(9),
      I5 => \Ref0[3][11]_i_11_n_0\,
      O => \Ref0[3][9]_i_2_n_0\
    );
\Ref0[3][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[3][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(13),
      I2 => \Ref0[3][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(9),
      I4 => \RefAddress[0][11]_i_4_n_0\,
      I5 => \waveRefOutRam[0]_0\(9),
      O => \Ref0[3][9]_i_3_n_0\
    );
\Ref0[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[4][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(0),
      I2 => \Ref0[4][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(0),
      I4 => \Ref0[4][0]_i_2_n_0\,
      I5 => \Ref0[4][0]_i_3_n_0\,
      O => Ram02_reg_1_2(0)
    );
\Ref0[4][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[4][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(0),
      I2 => \waveRef_reg[3]_4\(0),
      I3 => \Ref0[4][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(0),
      I5 => \Ref0[4][11]_i_10_n_0\,
      O => \Ref0[4][0]_i_2_n_0\
    );
\Ref0[4][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[4][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(13),
      I2 => \Ref0[4][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(0),
      I4 => \Ref0[4][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(0),
      O => \Ref0[4][0]_i_3_n_0\
    );
\Ref0[4][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[4][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(10),
      I2 => \Ref0[4][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(10),
      I4 => \Ref0[4][10]_i_2_n_0\,
      I5 => \Ref0[4][10]_i_3_n_0\,
      O => Ram02_reg_1_2(10)
    );
\Ref0[4][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[4][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(10),
      I2 => \waveRef_reg[3]_4\(10),
      I3 => \Ref0[4][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(10),
      I5 => \Ref0[4][11]_i_10_n_0\,
      O => \Ref0[4][10]_i_2_n_0\
    );
\Ref0[4][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[4][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(13),
      I2 => \Ref0[4][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(10),
      I4 => \Ref0[4][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(10),
      O => \Ref0[4][10]_i_3_n_0\
    );
\Ref0[4][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[4][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(11),
      I2 => \Ref0[4][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(11),
      I4 => \Ref0[4][11]_i_4_n_0\,
      I5 => \Ref0[4][11]_i_5_n_0\,
      O => Ram02_reg_1_2(11)
    );
\Ref0[4][11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \Ref0[4][11]_i_18_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(13),
      I2 => \Ref0[4][11]_i_6_n_0\,
      O => \Ref0[4][11]_i_10_n_0\
    );
\Ref0[4][11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(12),
      I1 => \waveRefOutXCorr[4]_56\(10),
      I2 => \waveRefOutXCorr[4]_56\(11),
      I3 => \Ref0[4][11]_i_19_n_0\,
      O => \Ref0[4][11]_i_11_n_0\
    );
\Ref0[4][11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111111111"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(13),
      I1 => \waveRefOutXCorr[4]_56\(12),
      I2 => \waveRefOutXCorr[4]_56\(10),
      I3 => \waveRefOutXCorr[4]_56\(9),
      I4 => \Ref0[4][11]_i_20_n_0\,
      I5 => \waveRefOutXCorr[4]_56\(11),
      O => \Ref0[4][11]_i_12_n_0\
    );
\Ref0[4][11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => \Ref0[4][11]_i_21_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(7),
      I2 => \waveRefOutXCorr[4]_56\(8),
      I3 => \Ref0[4][11]_i_22_n_0\,
      I4 => \Ref0[4][11]_i_23_n_0\,
      I5 => \Ref0[4][11]_i_12_n_0\,
      O => \Ref0[4][11]_i_13_n_0\
    );
\Ref0[4][11]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13FFFFFF"
    )
        port map (
      I0 => \Ref0[4][11]_i_24_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(5),
      I2 => \waveRefOutXCorr[4]_56\(4),
      I3 => \waveRefOutXCorr[4]_56\(6),
      I4 => \waveRefOutXCorr[4]_56\(7),
      O => \Ref0[4][11]_i_14_n_0\
    );
\Ref0[4][11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(6),
      I1 => \waveRefOutXCorr[4]_56\(5),
      O => \Ref0[4][11]_i_15_n_0\
    );
\Ref0[4][11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(2),
      I1 => \waveRefOutXCorr[4]_56\(1),
      I2 => \waveRefOutXCorr[4]_56\(0),
      I3 => \waveRefOutXCorr[4]_56\(3),
      O => \Ref0[4][11]_i_16_n_0\
    );
\Ref0[4][11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFFFFFFFFFF"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(11),
      I1 => \waveRefOutXCorr[4]_56\(12),
      I2 => \waveRefOutXCorr[4]_56\(10),
      I3 => \waveRefOutXCorr[4]_56\(9),
      I4 => \waveRefOutXCorr[4]_56\(8),
      I5 => \Ref0[4][11]_i_25_n_0\,
      O => \Ref0[4][11]_i_17_n_0\
    );
\Ref0[4][11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(8),
      I1 => \waveRefOutXCorr[4]_56\(9),
      I2 => \waveRefOutXCorr[4]_56\(10),
      I3 => \Ref0[4][11]_i_26_n_0\,
      I4 => \waveRefOutXCorr[4]_56\(11),
      I5 => \waveRefOutXCorr[4]_56\(12),
      O => \Ref0[4][11]_i_18_n_0\
    );
\Ref0[4][11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFF7F7F7F7F"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(7),
      I1 => \waveRefOutXCorr[4]_56\(9),
      I2 => \waveRefOutXCorr[4]_56\(8),
      I3 => \waveRefOutXCorr[4]_56\(4),
      I4 => \Ref0[4][11]_i_15_n_0\,
      I5 => \Ref0[4][11]_i_16_n_0\,
      O => \Ref0[4][11]_i_19_n_0\
    );
\Ref0[4][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(13),
      I1 => \Ref0[4][11]_i_6_n_0\,
      I2 => \Ref0[4][11]_i_3_n_0\,
      O => \Ref0[4][11]_i_2_n_0\
    );
\Ref0[4][11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00000000000000"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(5),
      I1 => \waveRefOutXCorr[4]_56\(4),
      I2 => \Ref0[4][11]_i_24_n_0\,
      I3 => \waveRefOutXCorr[4]_56\(8),
      I4 => \waveRefOutXCorr[4]_56\(6),
      I5 => \waveRefOutXCorr[4]_56\(7),
      O => \Ref0[4][11]_i_20_n_0\
    );
\Ref0[4][11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(0),
      I1 => \waveRefOutXCorr[4]_56\(3),
      I2 => \waveRefOutXCorr[4]_56\(13),
      I3 => \waveRefOutXCorr[4]_56\(4),
      O => \Ref0[4][11]_i_21_n_0\
    );
\Ref0[4][11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(12),
      I1 => \waveRefOutXCorr[4]_56\(11),
      O => \Ref0[4][11]_i_22_n_0\
    );
\Ref0[4][11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(1),
      I1 => \waveRefOutXCorr[4]_56\(2),
      I2 => \waveRefOutXCorr[4]_56\(10),
      I3 => \waveRefOutXCorr[4]_56\(9),
      I4 => \waveRefOutXCorr[4]_56\(6),
      I5 => \waveRefOutXCorr[4]_56\(5),
      O => \Ref0[4][11]_i_23_n_0\
    );
\Ref0[4][11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(3),
      I1 => \waveRefOutXCorr[4]_56\(2),
      I2 => \waveRefOutXCorr[4]_56\(1),
      I3 => \waveRefOutXCorr[4]_56\(0),
      O => \Ref0[4][11]_i_24_n_0\
    );
\Ref0[4][11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEFEFEEEFEEEFE"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(7),
      I1 => \waveRefOutXCorr[4]_56\(9),
      I2 => \waveRefOutXCorr[4]_56\(6),
      I3 => \Ref0[4][11]_i_27_n_0\,
      I4 => \Ref0[4][11]_i_28_n_0\,
      I5 => \waveRefOutXCorr[4]_56\(3),
      O => \Ref0[4][11]_i_25_n_0\
    );
\Ref0[4][11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFD00"
    )
        port map (
      I0 => \RefAddress[4][11]_i_52_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(0),
      I2 => \waveRefOutXCorr[4]_56\(3),
      I3 => \waveRefOutXCorr[4]_56\(4),
      I4 => \Ref0[4][11]_i_15_n_0\,
      I5 => \waveRefOutXCorr[4]_56\(7),
      O => \Ref0[4][11]_i_26_n_0\
    );
\Ref0[4][11]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(5),
      I1 => \waveRefOutXCorr[4]_56\(4),
      O => \Ref0[4][11]_i_27_n_0\
    );
\Ref0[4][11]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(0),
      I1 => \waveRefOutXCorr[4]_56\(1),
      I2 => \waveRefOutXCorr[4]_56\(2),
      O => \Ref0[4][11]_i_28_n_0\
    );
\Ref0[4][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7FFF"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(13),
      I1 => \waveRefOutXCorr[4]_56\(12),
      I2 => \waveRefOutXCorr[4]_56\(11),
      I3 => \Ref0[4][11]_i_7_n_0\,
      I4 => \waveRefOutXCorr[4]_56\(10),
      O => \Ref0[4][11]_i_3_n_0\
    );
\Ref0[4][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[4][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(11),
      I2 => \waveRef_reg[3]_4\(11),
      I3 => \Ref0[4][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(11),
      I5 => \Ref0[4][11]_i_10_n_0\,
      O => \Ref0[4][11]_i_4_n_0\
    );
\Ref0[4][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[4][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(13),
      I2 => \Ref0[4][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(11),
      I4 => \Ref0[4][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(11),
      O => \Ref0[4][11]_i_5_n_0\
    );
\Ref0[4][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(12),
      I1 => \waveRefOutXCorr[4]_56\(11),
      I2 => \waveRefOutXCorr[4]_56\(10),
      I3 => \waveRefOutXCorr[4]_56\(8),
      I4 => \waveRefOutXCorr[4]_56\(9),
      I5 => \Ref0[4][11]_i_14_n_0\,
      O => \Ref0[4][11]_i_6_n_0\
    );
\Ref0[4][11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00AE000000"
    )
        port map (
      I0 => \Ref0[4][11]_i_15_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(4),
      I2 => \Ref0[4][11]_i_16_n_0\,
      I3 => \waveRefOutXCorr[4]_56\(9),
      I4 => \waveRefOutXCorr[4]_56\(7),
      I5 => \waveRefOutXCorr[4]_56\(8),
      O => \Ref0[4][11]_i_7_n_0\
    );
\Ref0[4][11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \Ref0[4][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(13),
      I2 => \Ref0[4][11]_i_17_n_0\,
      O => \Ref0[4][11]_i_8_n_0\
    );
\Ref0[4][11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Ref0[4][11]_i_18_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(13),
      I2 => \Ref0[4][11]_i_17_n_0\,
      O => \Ref0[4][11]_i_9_n_0\
    );
\Ref0[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[4][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(1),
      I2 => \Ref0[4][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(1),
      I4 => \Ref0[4][1]_i_2_n_0\,
      I5 => \Ref0[4][1]_i_3_n_0\,
      O => Ram02_reg_1_2(1)
    );
\Ref0[4][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[4][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(1),
      I2 => \waveRef_reg[3]_4\(1),
      I3 => \Ref0[4][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(1),
      I5 => \Ref0[4][11]_i_10_n_0\,
      O => \Ref0[4][1]_i_2_n_0\
    );
\Ref0[4][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[4][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(13),
      I2 => \Ref0[4][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(1),
      I4 => \Ref0[4][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(1),
      O => \Ref0[4][1]_i_3_n_0\
    );
\Ref0[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[4][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(2),
      I2 => \Ref0[4][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(2),
      I4 => \Ref0[4][2]_i_2_n_0\,
      I5 => \Ref0[4][2]_i_3_n_0\,
      O => Ram02_reg_1_2(2)
    );
\Ref0[4][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[4][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(2),
      I2 => \waveRef_reg[3]_4\(2),
      I3 => \Ref0[4][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(2),
      I5 => \Ref0[4][11]_i_10_n_0\,
      O => \Ref0[4][2]_i_2_n_0\
    );
\Ref0[4][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[4][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(13),
      I2 => \Ref0[4][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(2),
      I4 => \Ref0[4][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(2),
      O => \Ref0[4][2]_i_3_n_0\
    );
\Ref0[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[4][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(3),
      I2 => \Ref0[4][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(3),
      I4 => \Ref0[4][3]_i_2_n_0\,
      I5 => \Ref0[4][3]_i_3_n_0\,
      O => Ram02_reg_1_2(3)
    );
\Ref0[4][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[4][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(3),
      I2 => \waveRef_reg[3]_4\(3),
      I3 => \Ref0[4][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(3),
      I5 => \Ref0[4][11]_i_10_n_0\,
      O => \Ref0[4][3]_i_2_n_0\
    );
\Ref0[4][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[4][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(13),
      I2 => \Ref0[4][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(3),
      I4 => \Ref0[4][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(3),
      O => \Ref0[4][3]_i_3_n_0\
    );
\Ref0[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[4][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(4),
      I2 => \Ref0[4][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(4),
      I4 => \Ref0[4][4]_i_2_n_0\,
      I5 => \Ref0[4][4]_i_3_n_0\,
      O => Ram02_reg_1_2(4)
    );
\Ref0[4][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[4][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(4),
      I2 => \waveRef_reg[3]_4\(4),
      I3 => \Ref0[4][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(4),
      I5 => \Ref0[4][11]_i_10_n_0\,
      O => \Ref0[4][4]_i_2_n_0\
    );
\Ref0[4][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[4][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(13),
      I2 => \Ref0[4][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(4),
      I4 => \Ref0[4][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(4),
      O => \Ref0[4][4]_i_3_n_0\
    );
\Ref0[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[4][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(5),
      I2 => \Ref0[4][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(5),
      I4 => \Ref0[4][5]_i_2_n_0\,
      I5 => \Ref0[4][5]_i_3_n_0\,
      O => Ram02_reg_1_2(5)
    );
\Ref0[4][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[4][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(5),
      I2 => \waveRef_reg[3]_4\(5),
      I3 => \Ref0[4][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(5),
      I5 => \Ref0[4][11]_i_10_n_0\,
      O => \Ref0[4][5]_i_2_n_0\
    );
\Ref0[4][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[4][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(13),
      I2 => \Ref0[4][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(5),
      I4 => \Ref0[4][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(5),
      O => \Ref0[4][5]_i_3_n_0\
    );
\Ref0[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[4][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(6),
      I2 => \Ref0[4][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(6),
      I4 => \Ref0[4][6]_i_2_n_0\,
      I5 => \Ref0[4][6]_i_3_n_0\,
      O => Ram02_reg_1_2(6)
    );
\Ref0[4][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[4][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(6),
      I2 => \waveRef_reg[3]_4\(6),
      I3 => \Ref0[4][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(6),
      I5 => \Ref0[4][11]_i_10_n_0\,
      O => \Ref0[4][6]_i_2_n_0\
    );
\Ref0[4][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[4][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(13),
      I2 => \Ref0[4][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(6),
      I4 => \Ref0[4][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(6),
      O => \Ref0[4][6]_i_3_n_0\
    );
\Ref0[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[4][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(7),
      I2 => \Ref0[4][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(7),
      I4 => \Ref0[4][7]_i_2_n_0\,
      I5 => \Ref0[4][7]_i_3_n_0\,
      O => Ram02_reg_1_2(7)
    );
\Ref0[4][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[4][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(7),
      I2 => \waveRef_reg[3]_4\(7),
      I3 => \Ref0[4][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(7),
      I5 => \Ref0[4][11]_i_10_n_0\,
      O => \Ref0[4][7]_i_2_n_0\
    );
\Ref0[4][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[4][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(13),
      I2 => \Ref0[4][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(7),
      I4 => \Ref0[4][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(7),
      O => \Ref0[4][7]_i_3_n_0\
    );
\Ref0[4][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[4][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(8),
      I2 => \Ref0[4][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(8),
      I4 => \Ref0[4][8]_i_2_n_0\,
      I5 => \Ref0[4][8]_i_3_n_0\,
      O => Ram02_reg_1_2(8)
    );
\Ref0[4][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[4][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(8),
      I2 => \waveRef_reg[3]_4\(8),
      I3 => \Ref0[4][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(8),
      I5 => \Ref0[4][11]_i_10_n_0\,
      O => \Ref0[4][8]_i_2_n_0\
    );
\Ref0[4][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[4][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(13),
      I2 => \Ref0[4][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(8),
      I4 => \Ref0[4][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(8),
      O => \Ref0[4][8]_i_3_n_0\
    );
\Ref0[4][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[4][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(9),
      I2 => \Ref0[4][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(9),
      I4 => \Ref0[4][9]_i_2_n_0\,
      I5 => \Ref0[4][9]_i_3_n_0\,
      O => Ram02_reg_1_2(9)
    );
\Ref0[4][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[4][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(9),
      I2 => \waveRef_reg[3]_4\(9),
      I3 => \Ref0[4][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(9),
      I5 => \Ref0[4][11]_i_10_n_0\,
      O => \Ref0[4][9]_i_2_n_0\
    );
\Ref0[4][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[4][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[4]_56\(13),
      I2 => \Ref0[4][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(9),
      I4 => \Ref0[4][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(9),
      O => \Ref0[4][9]_i_3_n_0\
    );
\Ref0[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[5][11]_i_2_n_0\,
      I1 => \Ref0[5][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(0),
      I3 => \waveRef_reg[6]_2\(0),
      I4 => \Ref0[5][0]_i_2_n_0\,
      I5 => \Ref0[5][0]_i_3_n_0\,
      O => Ram02_reg_1_0(0)
    );
\Ref0[5][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[5][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(0),
      I2 => \waveRef_reg[4]_5\(0),
      I3 => \Ref0[5][11]_i_10_n_0\,
      I4 => \waveRef_reg[3]_4\(0),
      I5 => \Ref0[5][11]_i_11_n_0\,
      O => \Ref0[5][0]_i_2_n_0\
    );
\Ref0[5][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[5][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[5]_57\(13),
      I2 => \Ref0[5][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(0),
      I4 => \Ref0[5][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(0),
      O => \Ref0[5][0]_i_3_n_0\
    );
\Ref0[5][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[5][11]_i_2_n_0\,
      I1 => \Ref0[5][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(10),
      I3 => \waveRef_reg[6]_2\(10),
      I4 => \Ref0[5][10]_i_2_n_0\,
      I5 => \Ref0[5][10]_i_3_n_0\,
      O => Ram02_reg_1_0(10)
    );
\Ref0[5][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[5][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(10),
      I2 => \waveRef_reg[4]_5\(10),
      I3 => \Ref0[5][11]_i_10_n_0\,
      I4 => \waveRef_reg[3]_4\(10),
      I5 => \Ref0[5][11]_i_11_n_0\,
      O => \Ref0[5][10]_i_2_n_0\
    );
\Ref0[5][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[5][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[5]_57\(13),
      I2 => \Ref0[5][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(10),
      I4 => \Ref0[5][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(10),
      O => \Ref0[5][10]_i_3_n_0\
    );
\Ref0[5][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[5][11]_i_2_n_0\,
      I1 => \Ref0[5][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(11),
      I3 => \waveRef_reg[6]_2\(11),
      I4 => \Ref0[5][11]_i_4_n_0\,
      I5 => \Ref0[5][11]_i_5_n_0\,
      O => Ram02_reg_1_0(11)
    );
\Ref0[5][11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(13),
      I1 => \Ref0[5][11]_i_19_n_0\,
      I2 => \Ref0[5][11]_i_2_n_0\,
      O => \Ref0[5][11]_i_10_n_0\
    );
\Ref0[5][11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Ref0[5][11]_i_19_n_0\,
      I1 => \waveRefOutXCorr[5]_57\(13),
      I2 => \Ref0[5][11]_i_18_n_0\,
      O => \Ref0[5][11]_i_11_n_0\
    );
\Ref0[5][11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(12),
      I1 => \waveRefOutXCorr[5]_57\(10),
      I2 => \waveRefOutXCorr[5]_57\(11),
      I3 => \Ref0[5][11]_i_20_n_0\,
      O => \Ref0[5][11]_i_12_n_0\
    );
\Ref0[5][11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111111111"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(13),
      I1 => \waveRefOutXCorr[5]_57\(12),
      I2 => \waveRefOutXCorr[5]_57\(10),
      I3 => \waveRefOutXCorr[5]_57\(9),
      I4 => \Ref0[5][11]_i_21_n_0\,
      I5 => \waveRefOutXCorr[5]_57\(11),
      O => \Ref0[5][11]_i_13_n_0\
    );
\Ref0[5][11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => \Ref0[5][11]_i_22_n_0\,
      I1 => \waveRefOutXCorr[5]_57\(7),
      I2 => \waveRefOutXCorr[5]_57\(8),
      I3 => \Ref0[5][11]_i_16_n_0\,
      I4 => \Ref0[5][11]_i_23_n_0\,
      I5 => \Ref0[5][11]_i_13_n_0\,
      O => \Ref0[5][11]_i_14_n_0\
    );
\Ref0[5][11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(3),
      I1 => \waveRefOutXCorr[5]_57\(1),
      I2 => \waveRefOutXCorr[5]_57\(0),
      I3 => \waveRefOutXCorr[5]_57\(2),
      O => \Ref0[5][11]_i_15_n_0\
    );
\Ref0[5][11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(6),
      I1 => \waveRefOutXCorr[5]_57\(5),
      O => \Ref0[5][11]_i_16_n_0\
    );
\Ref0[5][11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(2),
      I1 => \waveRefOutXCorr[5]_57\(1),
      I2 => \waveRefOutXCorr[5]_57\(0),
      I3 => \waveRefOutXCorr[5]_57\(3),
      O => \Ref0[5][11]_i_17_n_0\
    );
\Ref0[5][11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFFFFFFFFFF"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(10),
      I1 => \waveRefOutXCorr[5]_57\(11),
      I2 => \waveRefOutXCorr[5]_57\(12),
      I3 => \waveRefOutXCorr[5]_57\(9),
      I4 => \waveRefOutXCorr[5]_57\(8),
      I5 => \Ref0[5][11]_i_24_n_0\,
      O => \Ref0[5][11]_i_18_n_0\
    );
\Ref0[5][11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(8),
      I1 => \waveRefOutXCorr[5]_57\(9),
      I2 => \waveRefOutXCorr[5]_57\(10),
      I3 => \Ref0[5][11]_i_25_n_0\,
      I4 => \waveRefOutXCorr[5]_57\(11),
      I5 => \waveRefOutXCorr[5]_57\(12),
      O => \Ref0[5][11]_i_19_n_0\
    );
\Ref0[5][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777777777777F7"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(13),
      I1 => \waveRefOutXCorr[5]_57\(12),
      I2 => \Ref0[5][11]_i_6_n_0\,
      I3 => \waveRefOutXCorr[5]_57\(8),
      I4 => \waveRefOutXCorr[5]_57\(9),
      I5 => \Ref0[5][11]_i_7_n_0\,
      O => \Ref0[5][11]_i_2_n_0\
    );
\Ref0[5][11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFF7F7F7F7F"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(7),
      I1 => \waveRefOutXCorr[5]_57\(9),
      I2 => \waveRefOutXCorr[5]_57\(8),
      I3 => \waveRefOutXCorr[5]_57\(4),
      I4 => \Ref0[5][11]_i_16_n_0\,
      I5 => \Ref0[5][11]_i_17_n_0\,
      O => \Ref0[5][11]_i_20_n_0\
    );
\Ref0[5][11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00000000000000"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(5),
      I1 => \waveRefOutXCorr[5]_57\(4),
      I2 => \Ref0[5][11]_i_15_n_0\,
      I3 => \waveRefOutXCorr[5]_57\(8),
      I4 => \waveRefOutXCorr[5]_57\(6),
      I5 => \waveRefOutXCorr[5]_57\(7),
      O => \Ref0[5][11]_i_21_n_0\
    );
\Ref0[5][11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(0),
      I1 => \waveRefOutXCorr[5]_57\(3),
      I2 => \waveRefOutXCorr[5]_57\(13),
      I3 => \waveRefOutXCorr[5]_57\(4),
      O => \Ref0[5][11]_i_22_n_0\
    );
\Ref0[5][11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(1),
      I1 => \waveRefOutXCorr[5]_57\(2),
      I2 => \waveRefOutXCorr[5]_57\(10),
      I3 => \waveRefOutXCorr[5]_57\(9),
      I4 => \waveRefOutXCorr[5]_57\(12),
      I5 => \waveRefOutXCorr[5]_57\(11),
      O => \Ref0[5][11]_i_23_n_0\
    );
\Ref0[5][11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEEEFEEEFEEEFE"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(7),
      I1 => \waveRefOutXCorr[5]_57\(9),
      I2 => \waveRefOutXCorr[5]_57\(6),
      I3 => \Ref0[5][11]_i_26_n_0\,
      I4 => \waveRefOutXCorr[5]_57\(3),
      I5 => \Ref0[5][11]_i_27_n_0\,
      O => \Ref0[5][11]_i_24_n_0\
    );
\Ref0[5][11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFD00"
    )
        port map (
      I0 => \RefAddress[4][11]_i_53_n_0\,
      I1 => \waveRefOutXCorr[5]_57\(0),
      I2 => \waveRefOutXCorr[5]_57\(3),
      I3 => \waveRefOutXCorr[5]_57\(4),
      I4 => \Ref0[5][11]_i_16_n_0\,
      I5 => \waveRefOutXCorr[5]_57\(7),
      O => \Ref0[5][11]_i_25_n_0\
    );
\Ref0[5][11]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(5),
      I1 => \waveRefOutXCorr[5]_57\(4),
      O => \Ref0[5][11]_i_26_n_0\
    );
\Ref0[5][11]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(2),
      I1 => \waveRefOutXCorr[5]_57\(0),
      I2 => \waveRefOutXCorr[5]_57\(1),
      O => \Ref0[5][11]_i_27_n_0\
    );
\Ref0[5][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7FFF"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(13),
      I1 => \waveRefOutXCorr[5]_57\(12),
      I2 => \waveRefOutXCorr[5]_57\(11),
      I3 => \Ref0[5][11]_i_8_n_0\,
      I4 => \waveRefOutXCorr[5]_57\(10),
      O => \Ref0[5][11]_i_3_n_0\
    );
\Ref0[5][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[5][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(11),
      I2 => \waveRef_reg[4]_5\(11),
      I3 => \Ref0[5][11]_i_10_n_0\,
      I4 => \waveRef_reg[3]_4\(11),
      I5 => \Ref0[5][11]_i_11_n_0\,
      O => \Ref0[5][11]_i_4_n_0\
    );
\Ref0[5][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[5][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[5]_57\(13),
      I2 => \Ref0[5][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(11),
      I4 => \Ref0[5][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(11),
      O => \Ref0[5][11]_i_5_n_0\
    );
\Ref0[5][11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777FFF"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(6),
      I1 => \waveRefOutXCorr[5]_57\(7),
      I2 => \waveRefOutXCorr[5]_57\(4),
      I3 => \Ref0[5][11]_i_15_n_0\,
      I4 => \waveRefOutXCorr[5]_57\(5),
      O => \Ref0[5][11]_i_6_n_0\
    );
\Ref0[5][11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(10),
      I1 => \waveRefOutXCorr[5]_57\(11),
      O => \Ref0[5][11]_i_7_n_0\
    );
\Ref0[5][11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00AE000000"
    )
        port map (
      I0 => \Ref0[5][11]_i_16_n_0\,
      I1 => \waveRefOutXCorr[5]_57\(4),
      I2 => \Ref0[5][11]_i_17_n_0\,
      I3 => \waveRefOutXCorr[5]_57\(9),
      I4 => \waveRefOutXCorr[5]_57\(7),
      I5 => \waveRefOutXCorr[5]_57\(8),
      O => \Ref0[5][11]_i_8_n_0\
    );
\Ref0[5][11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(13),
      I1 => \Ref0[5][11]_i_18_n_0\,
      I2 => \Ref0[5][11]_i_12_n_0\,
      O => \Ref0[5][11]_i_9_n_0\
    );
\Ref0[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[5][11]_i_2_n_0\,
      I1 => \Ref0[5][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(1),
      I3 => \waveRef_reg[6]_2\(1),
      I4 => \Ref0[5][1]_i_2_n_0\,
      I5 => \Ref0[5][1]_i_3_n_0\,
      O => Ram02_reg_1_0(1)
    );
\Ref0[5][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[5][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(1),
      I2 => \waveRef_reg[4]_5\(1),
      I3 => \Ref0[5][11]_i_10_n_0\,
      I4 => \waveRef_reg[3]_4\(1),
      I5 => \Ref0[5][11]_i_11_n_0\,
      O => \Ref0[5][1]_i_2_n_0\
    );
\Ref0[5][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[5][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[5]_57\(13),
      I2 => \Ref0[5][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(1),
      I4 => \Ref0[5][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(1),
      O => \Ref0[5][1]_i_3_n_0\
    );
\Ref0[5][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[5][11]_i_2_n_0\,
      I1 => \Ref0[5][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(2),
      I3 => \waveRef_reg[6]_2\(2),
      I4 => \Ref0[5][2]_i_2_n_0\,
      I5 => \Ref0[5][2]_i_3_n_0\,
      O => Ram02_reg_1_0(2)
    );
\Ref0[5][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[5][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(2),
      I2 => \waveRef_reg[4]_5\(2),
      I3 => \Ref0[5][11]_i_10_n_0\,
      I4 => \waveRef_reg[3]_4\(2),
      I5 => \Ref0[5][11]_i_11_n_0\,
      O => \Ref0[5][2]_i_2_n_0\
    );
\Ref0[5][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[5][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[5]_57\(13),
      I2 => \Ref0[5][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(2),
      I4 => \Ref0[5][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(2),
      O => \Ref0[5][2]_i_3_n_0\
    );
\Ref0[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[5][11]_i_2_n_0\,
      I1 => \Ref0[5][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(3),
      I3 => \waveRef_reg[6]_2\(3),
      I4 => \Ref0[5][3]_i_2_n_0\,
      I5 => \Ref0[5][3]_i_3_n_0\,
      O => Ram02_reg_1_0(3)
    );
\Ref0[5][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[5][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(3),
      I2 => \waveRef_reg[4]_5\(3),
      I3 => \Ref0[5][11]_i_10_n_0\,
      I4 => \waveRef_reg[3]_4\(3),
      I5 => \Ref0[5][11]_i_11_n_0\,
      O => \Ref0[5][3]_i_2_n_0\
    );
\Ref0[5][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[5][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[5]_57\(13),
      I2 => \Ref0[5][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(3),
      I4 => \Ref0[5][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(3),
      O => \Ref0[5][3]_i_3_n_0\
    );
\Ref0[5][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[5][11]_i_2_n_0\,
      I1 => \Ref0[5][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(4),
      I3 => \waveRef_reg[6]_2\(4),
      I4 => \Ref0[5][4]_i_2_n_0\,
      I5 => \Ref0[5][4]_i_3_n_0\,
      O => Ram02_reg_1_0(4)
    );
\Ref0[5][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[5][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(4),
      I2 => \waveRef_reg[4]_5\(4),
      I3 => \Ref0[5][11]_i_10_n_0\,
      I4 => \waveRef_reg[3]_4\(4),
      I5 => \Ref0[5][11]_i_11_n_0\,
      O => \Ref0[5][4]_i_2_n_0\
    );
\Ref0[5][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[5][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[5]_57\(13),
      I2 => \Ref0[5][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(4),
      I4 => \Ref0[5][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(4),
      O => \Ref0[5][4]_i_3_n_0\
    );
\Ref0[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[5][11]_i_2_n_0\,
      I1 => \Ref0[5][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(5),
      I3 => \waveRef_reg[6]_2\(5),
      I4 => \Ref0[5][5]_i_2_n_0\,
      I5 => \Ref0[5][5]_i_3_n_0\,
      O => Ram02_reg_1_0(5)
    );
\Ref0[5][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[5][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(5),
      I2 => \waveRef_reg[4]_5\(5),
      I3 => \Ref0[5][11]_i_10_n_0\,
      I4 => \waveRef_reg[3]_4\(5),
      I5 => \Ref0[5][11]_i_11_n_0\,
      O => \Ref0[5][5]_i_2_n_0\
    );
\Ref0[5][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[5][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[5]_57\(13),
      I2 => \Ref0[5][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(5),
      I4 => \Ref0[5][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(5),
      O => \Ref0[5][5]_i_3_n_0\
    );
\Ref0[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[5][11]_i_2_n_0\,
      I1 => \Ref0[5][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(6),
      I3 => \waveRef_reg[6]_2\(6),
      I4 => \Ref0[5][6]_i_2_n_0\,
      I5 => \Ref0[5][6]_i_3_n_0\,
      O => Ram02_reg_1_0(6)
    );
\Ref0[5][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[5][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(6),
      I2 => \waveRef_reg[4]_5\(6),
      I3 => \Ref0[5][11]_i_10_n_0\,
      I4 => \waveRef_reg[3]_4\(6),
      I5 => \Ref0[5][11]_i_11_n_0\,
      O => \Ref0[5][6]_i_2_n_0\
    );
\Ref0[5][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[5][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[5]_57\(13),
      I2 => \Ref0[5][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(6),
      I4 => \Ref0[5][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(6),
      O => \Ref0[5][6]_i_3_n_0\
    );
\Ref0[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[5][11]_i_2_n_0\,
      I1 => \Ref0[5][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(7),
      I3 => \waveRef_reg[6]_2\(7),
      I4 => \Ref0[5][7]_i_2_n_0\,
      I5 => \Ref0[5][7]_i_3_n_0\,
      O => Ram02_reg_1_0(7)
    );
\Ref0[5][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[5][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(7),
      I2 => \waveRef_reg[4]_5\(7),
      I3 => \Ref0[5][11]_i_10_n_0\,
      I4 => \waveRef_reg[3]_4\(7),
      I5 => \Ref0[5][11]_i_11_n_0\,
      O => \Ref0[5][7]_i_2_n_0\
    );
\Ref0[5][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[5][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[5]_57\(13),
      I2 => \Ref0[5][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(7),
      I4 => \Ref0[5][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(7),
      O => \Ref0[5][7]_i_3_n_0\
    );
\Ref0[5][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[5][11]_i_2_n_0\,
      I1 => \Ref0[5][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(8),
      I3 => \waveRef_reg[6]_2\(8),
      I4 => \Ref0[5][8]_i_2_n_0\,
      I5 => \Ref0[5][8]_i_3_n_0\,
      O => Ram02_reg_1_0(8)
    );
\Ref0[5][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[5][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(8),
      I2 => \waveRef_reg[4]_5\(8),
      I3 => \Ref0[5][11]_i_10_n_0\,
      I4 => \waveRef_reg[3]_4\(8),
      I5 => \Ref0[5][11]_i_11_n_0\,
      O => \Ref0[5][8]_i_2_n_0\
    );
\Ref0[5][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[5][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[5]_57\(13),
      I2 => \Ref0[5][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(8),
      I4 => \Ref0[5][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(8),
      O => \Ref0[5][8]_i_3_n_0\
    );
\Ref0[5][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7340"
    )
        port map (
      I0 => \Ref0[5][11]_i_2_n_0\,
      I1 => \Ref0[5][11]_i_3_n_0\,
      I2 => \waveRef_reg[5]_1\(9),
      I3 => \waveRef_reg[6]_2\(9),
      I4 => \Ref0[5][9]_i_2_n_0\,
      I5 => \Ref0[5][9]_i_3_n_0\,
      O => Ram02_reg_1_0(9)
    );
\Ref0[5][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[5][11]_i_9_n_0\,
      I1 => \waveRef_reg[2]_3\(9),
      I2 => \waveRef_reg[4]_5\(9),
      I3 => \Ref0[5][11]_i_10_n_0\,
      I4 => \waveRef_reg[3]_4\(9),
      I5 => \Ref0[5][11]_i_11_n_0\,
      O => \Ref0[5][9]_i_2_n_0\
    );
\Ref0[5][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[5][11]_i_12_n_0\,
      I1 => \waveRefOutXCorr[5]_57\(13),
      I2 => \Ref0[5][11]_i_13_n_0\,
      I3 => \waveRef_reg[1]_0\(9),
      I4 => \Ref0[5][11]_i_14_n_0\,
      I5 => \waveRefOutRam[0]_0\(9),
      O => \Ref0[5][9]_i_3_n_0\
    );
\Ref0[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[6][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(0),
      I2 => \Ref0[6][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(0),
      I4 => \Ref0[6][0]_i_2_n_0\,
      I5 => \Ref0[6][0]_i_3_n_0\,
      O => Ram02_reg_1_3(0)
    );
\Ref0[6][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[6][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(0),
      I2 => \waveRef_reg[3]_4\(0),
      I3 => \Ref0[6][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(0),
      I5 => \Ref0[6][11]_i_10_n_0\,
      O => \Ref0[6][0]_i_2_n_0\
    );
\Ref0[6][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[6][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(13),
      I2 => \Ref0[6][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(0),
      I4 => \Ref0[6][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(0),
      O => \Ref0[6][0]_i_3_n_0\
    );
\Ref0[6][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[6][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(10),
      I2 => \Ref0[6][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(10),
      I4 => \Ref0[6][10]_i_2_n_0\,
      I5 => \Ref0[6][10]_i_3_n_0\,
      O => Ram02_reg_1_3(10)
    );
\Ref0[6][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[6][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(10),
      I2 => \waveRef_reg[3]_4\(10),
      I3 => \Ref0[6][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(10),
      I5 => \Ref0[6][11]_i_10_n_0\,
      O => \Ref0[6][10]_i_2_n_0\
    );
\Ref0[6][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[6][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(13),
      I2 => \Ref0[6][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(10),
      I4 => \Ref0[6][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(10),
      O => \Ref0[6][10]_i_3_n_0\
    );
\Ref0[6][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[6][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(11),
      I2 => \Ref0[6][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(11),
      I4 => \Ref0[6][11]_i_4_n_0\,
      I5 => \Ref0[6][11]_i_5_n_0\,
      O => Ram02_reg_1_3(11)
    );
\Ref0[6][11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \Ref0[6][11]_i_18_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(13),
      I2 => \Ref0[6][11]_i_6_n_0\,
      O => \Ref0[6][11]_i_10_n_0\
    );
\Ref0[6][11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(12),
      I1 => \waveRefOutXCorr[6]_58\(10),
      I2 => \waveRefOutXCorr[6]_58\(11),
      I3 => \Ref0[6][11]_i_19_n_0\,
      O => \Ref0[6][11]_i_11_n_0\
    );
\Ref0[6][11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111111111"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(13),
      I1 => \waveRefOutXCorr[6]_58\(12),
      I2 => \waveRefOutXCorr[6]_58\(10),
      I3 => \waveRefOutXCorr[6]_58\(9),
      I4 => \Ref0[6][11]_i_20_n_0\,
      I5 => \waveRefOutXCorr[6]_58\(11),
      O => \Ref0[6][11]_i_12_n_0\
    );
\Ref0[6][11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => \Ref0[6][11]_i_21_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(10),
      I2 => \waveRefOutXCorr[6]_58\(9),
      I3 => \waveRefOutXCorr[6]_58\(13),
      I4 => \Ref0[6][11]_i_22_n_0\,
      I5 => \Ref0[6][11]_i_12_n_0\,
      O => \Ref0[6][11]_i_13_n_0\
    );
\Ref0[6][11]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13FFFFFF"
    )
        port map (
      I0 => \Ref0[6][11]_i_23_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(5),
      I2 => \waveRefOutXCorr[6]_58\(4),
      I3 => \waveRefOutXCorr[6]_58\(6),
      I4 => \waveRefOutXCorr[6]_58\(7),
      O => \Ref0[6][11]_i_14_n_0\
    );
\Ref0[6][11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(6),
      I1 => \waveRefOutXCorr[6]_58\(5),
      O => \Ref0[6][11]_i_15_n_0\
    );
\Ref0[6][11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(2),
      I1 => \waveRefOutXCorr[6]_58\(1),
      I2 => \waveRefOutXCorr[6]_58\(0),
      I3 => \waveRefOutXCorr[6]_58\(3),
      O => \Ref0[6][11]_i_16_n_0\
    );
\Ref0[6][11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFFFFFFFFFF"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(11),
      I1 => \waveRefOutXCorr[6]_58\(12),
      I2 => \waveRefOutXCorr[6]_58\(10),
      I3 => \waveRefOutXCorr[6]_58\(9),
      I4 => \waveRefOutXCorr[6]_58\(8),
      I5 => \Ref0[6][11]_i_24_n_0\,
      O => \Ref0[6][11]_i_17_n_0\
    );
\Ref0[6][11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(8),
      I1 => \waveRefOutXCorr[6]_58\(9),
      I2 => \waveRefOutXCorr[6]_58\(10),
      I3 => \Ref0[6][11]_i_25_n_0\,
      I4 => \waveRefOutXCorr[6]_58\(11),
      I5 => \waveRefOutXCorr[6]_58\(12),
      O => \Ref0[6][11]_i_18_n_0\
    );
\Ref0[6][11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F7F7FFF7F"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(7),
      I1 => \waveRefOutXCorr[6]_58\(9),
      I2 => \waveRefOutXCorr[6]_58\(8),
      I3 => \Ref0[6][11]_i_16_n_0\,
      I4 => \waveRefOutXCorr[6]_58\(4),
      I5 => \Ref0[6][11]_i_15_n_0\,
      O => \Ref0[6][11]_i_19_n_0\
    );
\Ref0[6][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(13),
      I1 => \Ref0[6][11]_i_6_n_0\,
      I2 => \Ref0[6][11]_i_3_n_0\,
      O => \Ref0[6][11]_i_2_n_0\
    );
\Ref0[6][11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00000000000000"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(5),
      I1 => \waveRefOutXCorr[6]_58\(4),
      I2 => \Ref0[6][11]_i_23_n_0\,
      I3 => \waveRefOutXCorr[6]_58\(8),
      I4 => \waveRefOutXCorr[6]_58\(6),
      I5 => \waveRefOutXCorr[6]_58\(7),
      O => \Ref0[6][11]_i_20_n_0\
    );
\Ref0[6][11]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(4),
      I1 => \waveRefOutXCorr[6]_58\(5),
      I2 => \waveRefOutXCorr[6]_58\(6),
      O => \Ref0[6][11]_i_21_n_0\
    );
\Ref0[6][11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(7),
      I1 => \waveRefOutXCorr[6]_58\(8),
      I2 => \Ref0[6][11]_i_26_n_0\,
      I3 => \Ref0[6][11]_i_27_n_0\,
      I4 => \waveRefOutXCorr[6]_58\(3),
      I5 => \waveRefOutXCorr[6]_58\(0),
      O => \Ref0[6][11]_i_22_n_0\
    );
\Ref0[6][11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(3),
      I1 => \waveRefOutXCorr[6]_58\(2),
      I2 => \waveRefOutXCorr[6]_58\(1),
      I3 => \waveRefOutXCorr[6]_58\(0),
      O => \Ref0[6][11]_i_23_n_0\
    );
\Ref0[6][11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEFEFEEEFEEEFE"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(7),
      I1 => \waveRefOutXCorr[6]_58\(9),
      I2 => \waveRefOutXCorr[6]_58\(6),
      I3 => \Ref0[6][11]_i_28_n_0\,
      I4 => \Ref0[6][11]_i_29_n_0\,
      I5 => \waveRefOutXCorr[6]_58\(3),
      O => \Ref0[6][11]_i_24_n_0\
    );
\Ref0[6][11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFD00"
    )
        port map (
      I0 => \Ref0[6][11]_i_26_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(0),
      I2 => \waveRefOutXCorr[6]_58\(3),
      I3 => \waveRefOutXCorr[6]_58\(4),
      I4 => \Ref0[6][11]_i_15_n_0\,
      I5 => \waveRefOutXCorr[6]_58\(7),
      O => \Ref0[6][11]_i_25_n_0\
    );
\Ref0[6][11]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(2),
      I1 => \waveRefOutXCorr[6]_58\(1),
      O => \Ref0[6][11]_i_26_n_0\
    );
\Ref0[6][11]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(12),
      I1 => \waveRefOutXCorr[6]_58\(11),
      O => \Ref0[6][11]_i_27_n_0\
    );
\Ref0[6][11]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(5),
      I1 => \waveRefOutXCorr[6]_58\(4),
      O => \Ref0[6][11]_i_28_n_0\
    );
\Ref0[6][11]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(0),
      I1 => \waveRefOutXCorr[6]_58\(1),
      I2 => \waveRefOutXCorr[6]_58\(2),
      O => \Ref0[6][11]_i_29_n_0\
    );
\Ref0[6][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7FFF"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(13),
      I1 => \waveRefOutXCorr[6]_58\(12),
      I2 => \waveRefOutXCorr[6]_58\(11),
      I3 => \Ref0[6][11]_i_7_n_0\,
      I4 => \waveRefOutXCorr[6]_58\(10),
      O => \Ref0[6][11]_i_3_n_0\
    );
\Ref0[6][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[6][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(11),
      I2 => \waveRef_reg[3]_4\(11),
      I3 => \Ref0[6][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(11),
      I5 => \Ref0[6][11]_i_10_n_0\,
      O => \Ref0[6][11]_i_4_n_0\
    );
\Ref0[6][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[6][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(13),
      I2 => \Ref0[6][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(11),
      I4 => \Ref0[6][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(11),
      O => \Ref0[6][11]_i_5_n_0\
    );
\Ref0[6][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(12),
      I1 => \waveRefOutXCorr[6]_58\(11),
      I2 => \waveRefOutXCorr[6]_58\(10),
      I3 => \waveRefOutXCorr[6]_58\(8),
      I4 => \waveRefOutXCorr[6]_58\(9),
      I5 => \Ref0[6][11]_i_14_n_0\,
      O => \Ref0[6][11]_i_6_n_0\
    );
\Ref0[6][11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00AE000000"
    )
        port map (
      I0 => \Ref0[6][11]_i_15_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(4),
      I2 => \Ref0[6][11]_i_16_n_0\,
      I3 => \waveRefOutXCorr[6]_58\(9),
      I4 => \waveRefOutXCorr[6]_58\(7),
      I5 => \waveRefOutXCorr[6]_58\(8),
      O => \Ref0[6][11]_i_7_n_0\
    );
\Ref0[6][11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \Ref0[6][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(13),
      I2 => \Ref0[6][11]_i_17_n_0\,
      O => \Ref0[6][11]_i_8_n_0\
    );
\Ref0[6][11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Ref0[6][11]_i_18_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(13),
      I2 => \Ref0[6][11]_i_17_n_0\,
      O => \Ref0[6][11]_i_9_n_0\
    );
\Ref0[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[6][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(1),
      I2 => \Ref0[6][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(1),
      I4 => \Ref0[6][1]_i_2_n_0\,
      I5 => \Ref0[6][1]_i_3_n_0\,
      O => Ram02_reg_1_3(1)
    );
\Ref0[6][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[6][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(1),
      I2 => \waveRef_reg[3]_4\(1),
      I3 => \Ref0[6][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(1),
      I5 => \Ref0[6][11]_i_10_n_0\,
      O => \Ref0[6][1]_i_2_n_0\
    );
\Ref0[6][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[6][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(13),
      I2 => \Ref0[6][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(1),
      I4 => \Ref0[6][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(1),
      O => \Ref0[6][1]_i_3_n_0\
    );
\Ref0[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[6][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(2),
      I2 => \Ref0[6][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(2),
      I4 => \Ref0[6][2]_i_2_n_0\,
      I5 => \Ref0[6][2]_i_3_n_0\,
      O => Ram02_reg_1_3(2)
    );
\Ref0[6][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[6][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(2),
      I2 => \waveRef_reg[3]_4\(2),
      I3 => \Ref0[6][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(2),
      I5 => \Ref0[6][11]_i_10_n_0\,
      O => \Ref0[6][2]_i_2_n_0\
    );
\Ref0[6][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[6][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(13),
      I2 => \Ref0[6][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(2),
      I4 => \Ref0[6][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(2),
      O => \Ref0[6][2]_i_3_n_0\
    );
\Ref0[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[6][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(3),
      I2 => \Ref0[6][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(3),
      I4 => \Ref0[6][3]_i_2_n_0\,
      I5 => \Ref0[6][3]_i_3_n_0\,
      O => Ram02_reg_1_3(3)
    );
\Ref0[6][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[6][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(3),
      I2 => \waveRef_reg[3]_4\(3),
      I3 => \Ref0[6][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(3),
      I5 => \Ref0[6][11]_i_10_n_0\,
      O => \Ref0[6][3]_i_2_n_0\
    );
\Ref0[6][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[6][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(13),
      I2 => \Ref0[6][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(3),
      I4 => \Ref0[6][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(3),
      O => \Ref0[6][3]_i_3_n_0\
    );
\Ref0[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[6][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(4),
      I2 => \Ref0[6][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(4),
      I4 => \Ref0[6][4]_i_2_n_0\,
      I5 => \Ref0[6][4]_i_3_n_0\,
      O => Ram02_reg_1_3(4)
    );
\Ref0[6][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[6][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(4),
      I2 => \waveRef_reg[3]_4\(4),
      I3 => \Ref0[6][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(4),
      I5 => \Ref0[6][11]_i_10_n_0\,
      O => \Ref0[6][4]_i_2_n_0\
    );
\Ref0[6][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[6][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(13),
      I2 => \Ref0[6][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(4),
      I4 => \Ref0[6][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(4),
      O => \Ref0[6][4]_i_3_n_0\
    );
\Ref0[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[6][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(5),
      I2 => \Ref0[6][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(5),
      I4 => \Ref0[6][5]_i_2_n_0\,
      I5 => \Ref0[6][5]_i_3_n_0\,
      O => Ram02_reg_1_3(5)
    );
\Ref0[6][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[6][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(5),
      I2 => \waveRef_reg[3]_4\(5),
      I3 => \Ref0[6][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(5),
      I5 => \Ref0[6][11]_i_10_n_0\,
      O => \Ref0[6][5]_i_2_n_0\
    );
\Ref0[6][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[6][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(13),
      I2 => \Ref0[6][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(5),
      I4 => \Ref0[6][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(5),
      O => \Ref0[6][5]_i_3_n_0\
    );
\Ref0[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[6][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(6),
      I2 => \Ref0[6][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(6),
      I4 => \Ref0[6][6]_i_2_n_0\,
      I5 => \Ref0[6][6]_i_3_n_0\,
      O => Ram02_reg_1_3(6)
    );
\Ref0[6][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[6][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(6),
      I2 => \waveRef_reg[3]_4\(6),
      I3 => \Ref0[6][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(6),
      I5 => \Ref0[6][11]_i_10_n_0\,
      O => \Ref0[6][6]_i_2_n_0\
    );
\Ref0[6][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[6][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(13),
      I2 => \Ref0[6][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(6),
      I4 => \Ref0[6][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(6),
      O => \Ref0[6][6]_i_3_n_0\
    );
\Ref0[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[6][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(7),
      I2 => \Ref0[6][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(7),
      I4 => \Ref0[6][7]_i_2_n_0\,
      I5 => \Ref0[6][7]_i_3_n_0\,
      O => Ram02_reg_1_3(7)
    );
\Ref0[6][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[6][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(7),
      I2 => \waveRef_reg[3]_4\(7),
      I3 => \Ref0[6][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(7),
      I5 => \Ref0[6][11]_i_10_n_0\,
      O => \Ref0[6][7]_i_2_n_0\
    );
\Ref0[6][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[6][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(13),
      I2 => \Ref0[6][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(7),
      I4 => \Ref0[6][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(7),
      O => \Ref0[6][7]_i_3_n_0\
    );
\Ref0[6][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[6][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(8),
      I2 => \Ref0[6][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(8),
      I4 => \Ref0[6][8]_i_2_n_0\,
      I5 => \Ref0[6][8]_i_3_n_0\,
      O => Ram02_reg_1_3(8)
    );
\Ref0[6][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[6][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(8),
      I2 => \waveRef_reg[3]_4\(8),
      I3 => \Ref0[6][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(8),
      I5 => \Ref0[6][11]_i_10_n_0\,
      O => \Ref0[6][8]_i_2_n_0\
    );
\Ref0[6][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[6][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(13),
      I2 => \Ref0[6][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(8),
      I4 => \Ref0[6][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(8),
      O => \Ref0[6][8]_i_3_n_0\
    );
\Ref0[6][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[6][11]_i_2_n_0\,
      I1 => \waveRef_reg[5]_1\(9),
      I2 => \Ref0[6][11]_i_3_n_0\,
      I3 => \waveRef_reg[6]_2\(9),
      I4 => \Ref0[6][9]_i_2_n_0\,
      I5 => \Ref0[6][9]_i_3_n_0\,
      O => Ram02_reg_1_3(9)
    );
\Ref0[6][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[6][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(9),
      I2 => \waveRef_reg[3]_4\(9),
      I3 => \Ref0[6][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(9),
      I5 => \Ref0[6][11]_i_10_n_0\,
      O => \Ref0[6][9]_i_2_n_0\
    );
\Ref0[6][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \Ref0[6][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[6]_58\(13),
      I2 => \Ref0[6][11]_i_12_n_0\,
      I3 => \waveRef_reg[1]_0\(9),
      I4 => \Ref0[6][11]_i_13_n_0\,
      I5 => \waveRefOutRam[0]_0\(9),
      O => \Ref0[6][9]_i_3_n_0\
    );
\Ref0[7][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[7][11]_i_2_n_0\,
      I1 => \waveRef_reg[6]_2\(0),
      I2 => \Ref0[7][11]_i_3_n_0\,
      I3 => \waveRef_reg[5]_1\(0),
      I4 => \Ref0[7][0]_i_2_n_0\,
      I5 => \Ref0[7][0]_i_3_n_0\,
      O => Ram03_reg_1(0)
    );
\Ref0[7][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[7][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(0),
      I2 => \waveRef_reg[3]_4\(0),
      I3 => \Ref0[7][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(0),
      I5 => \Ref0[7][11]_i_10_n_0\,
      O => \Ref0[7][0]_i_2_n_0\
    );
\Ref0[7][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[7][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(13),
      I2 => \Ref0[7][11]_i_12_n_0\,
      I3 => \Ref0[7][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(0),
      I5 => \waveRef_reg[1]_0\(0),
      O => \Ref0[7][0]_i_3_n_0\
    );
\Ref0[7][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[7][11]_i_2_n_0\,
      I1 => \waveRef_reg[6]_2\(10),
      I2 => \Ref0[7][11]_i_3_n_0\,
      I3 => \waveRef_reg[5]_1\(10),
      I4 => \Ref0[7][10]_i_2_n_0\,
      I5 => \Ref0[7][10]_i_3_n_0\,
      O => Ram03_reg_1(10)
    );
\Ref0[7][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[7][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(10),
      I2 => \waveRef_reg[3]_4\(10),
      I3 => \Ref0[7][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(10),
      I5 => \Ref0[7][11]_i_10_n_0\,
      O => \Ref0[7][10]_i_2_n_0\
    );
\Ref0[7][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[7][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(13),
      I2 => \Ref0[7][11]_i_12_n_0\,
      I3 => \Ref0[7][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(10),
      I5 => \waveRef_reg[1]_0\(10),
      O => \Ref0[7][10]_i_3_n_0\
    );
\Ref0[7][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[7][11]_i_2_n_0\,
      I1 => \waveRef_reg[6]_2\(11),
      I2 => \Ref0[7][11]_i_3_n_0\,
      I3 => \waveRef_reg[5]_1\(11),
      I4 => \Ref0[7][11]_i_4_n_0\,
      I5 => \Ref0[7][11]_i_5_n_0\,
      O => Ram03_reg_1(11)
    );
\Ref0[7][11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \Ref0[7][11]_i_18_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(13),
      I2 => \Ref0[7][11]_i_7_n_0\,
      O => \Ref0[7][11]_i_10_n_0\
    );
\Ref0[7][11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(12),
      I1 => \waveRefOutXCorr[7]_59\(10),
      I2 => \waveRefOutXCorr[7]_59\(11),
      I3 => \Ref0[7][11]_i_19_n_0\,
      O => \Ref0[7][11]_i_11_n_0\
    );
\Ref0[7][11]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(9),
      I1 => \waveRefOutXCorr[7]_59\(10),
      I2 => \Ref0[7][11]_i_20_n_0\,
      I3 => \waveRefOutXCorr[7]_59\(11),
      I4 => \waveRefOutXCorr[7]_59\(12),
      O => \Ref0[7][11]_i_12_n_0\
    );
\Ref0[7][11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFFFFAEAA"
    )
        port map (
      I0 => \Ref0[7][11]_i_12_n_0\,
      I1 => \Ref0[7][11]_i_21_n_0\,
      I2 => \Ref0[7][11]_i_22_n_0\,
      I3 => \Ref0[7][11]_i_23_n_0\,
      I4 => \waveRefOutXCorr[7]_59\(13),
      I5 => \waveRefOutXCorr[7]_59\(4),
      O => \Ref0[7][11]_i_13_n_0\
    );
\Ref0[7][11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(6),
      I1 => \waveRefOutXCorr[7]_59\(5),
      O => \Ref0[7][11]_i_14_n_0\
    );
\Ref0[7][11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(2),
      I1 => \waveRefOutXCorr[7]_59\(1),
      I2 => \waveRefOutXCorr[7]_59\(0),
      I3 => \waveRefOutXCorr[7]_59\(3),
      O => \Ref0[7][11]_i_15_n_0\
    );
\Ref0[7][11]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F7F3FFF"
    )
        port map (
      I0 => \Ref0[7][11]_i_24_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(6),
      I2 => \waveRefOutXCorr[7]_59\(7),
      I3 => \waveRefOutXCorr[7]_59\(5),
      I4 => \waveRefOutXCorr[7]_59\(4),
      O => \Ref0[7][11]_i_16_n_0\
    );
\Ref0[7][11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFFFFFFFFFF"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(11),
      I1 => \waveRefOutXCorr[7]_59\(12),
      I2 => \waveRefOutXCorr[7]_59\(10),
      I3 => \waveRefOutXCorr[7]_59\(9),
      I4 => \waveRefOutXCorr[7]_59\(8),
      I5 => \Ref0[7][11]_i_25_n_0\,
      O => \Ref0[7][11]_i_17_n_0\
    );
\Ref0[7][11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \Ref0[7][11]_i_26_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(8),
      I2 => \waveRefOutXCorr[7]_59\(9),
      I3 => \waveRefOutXCorr[7]_59\(10),
      I4 => \waveRefOutXCorr[7]_59\(11),
      I5 => \waveRefOutXCorr[7]_59\(12),
      O => \Ref0[7][11]_i_18_n_0\
    );
\Ref0[7][11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFF7F7F7F7F"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(7),
      I1 => \waveRefOutXCorr[7]_59\(9),
      I2 => \waveRefOutXCorr[7]_59\(8),
      I3 => \waveRefOutXCorr[7]_59\(4),
      I4 => \Ref0[7][11]_i_14_n_0\,
      I5 => \Ref0[7][11]_i_15_n_0\,
      O => \Ref0[7][11]_i_19_n_0\
    );
\Ref0[7][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7FFF"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(13),
      I1 => \waveRefOutXCorr[7]_59\(12),
      I2 => \waveRefOutXCorr[7]_59\(11),
      I3 => \Ref0[7][11]_i_6_n_0\,
      I4 => \waveRefOutXCorr[7]_59\(10),
      O => \Ref0[7][11]_i_2_n_0\
    );
\Ref0[7][11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00000000000000"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(5),
      I1 => \waveRefOutXCorr[7]_59\(4),
      I2 => \Ref0[7][11]_i_24_n_0\,
      I3 => \waveRefOutXCorr[7]_59\(8),
      I4 => \waveRefOutXCorr[7]_59\(6),
      I5 => \waveRefOutXCorr[7]_59\(7),
      O => \Ref0[7][11]_i_20_n_0\
    );
\Ref0[7][11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(11),
      I1 => \waveRefOutXCorr[7]_59\(12),
      I2 => \waveRefOutXCorr[7]_59\(7),
      I3 => \waveRefOutXCorr[7]_59\(8),
      I4 => \waveRefOutXCorr[7]_59\(2),
      I5 => \waveRefOutXCorr[7]_59\(1),
      O => \Ref0[7][11]_i_21_n_0\
    );
\Ref0[7][11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(0),
      I1 => \waveRefOutXCorr[7]_59\(3),
      I2 => \waveRefOutXCorr[7]_59\(5),
      I3 => \waveRefOutXCorr[7]_59\(6),
      O => \Ref0[7][11]_i_22_n_0\
    );
\Ref0[7][11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(10),
      I1 => \waveRefOutXCorr[7]_59\(9),
      O => \Ref0[7][11]_i_23_n_0\
    );
\Ref0[7][11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(3),
      I1 => \waveRefOutXCorr[7]_59\(2),
      I2 => \waveRefOutXCorr[7]_59\(1),
      I3 => \waveRefOutXCorr[7]_59\(0),
      O => \Ref0[7][11]_i_24_n_0\
    );
\Ref0[7][11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEFEFEEEFEEEFE"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(7),
      I1 => \waveRefOutXCorr[7]_59\(9),
      I2 => \waveRefOutXCorr[7]_59\(6),
      I3 => \Ref0[7][11]_i_27_n_0\,
      I4 => \Ref0[7][11]_i_28_n_0\,
      I5 => \waveRefOutXCorr[7]_59\(3),
      O => \Ref0[7][11]_i_25_n_0\
    );
\Ref0[7][11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEEEFE"
    )
        port map (
      I0 => \Ref0[7][11]_i_14_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(7),
      I2 => \waveRefOutXCorr[7]_59\(4),
      I3 => \Ref0[7][11]_i_29_n_0\,
      I4 => \waveRefOutXCorr[7]_59\(0),
      I5 => \waveRefOutXCorr[7]_59\(3),
      O => \Ref0[7][11]_i_26_n_0\
    );
\Ref0[7][11]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(5),
      I1 => \waveRefOutXCorr[7]_59\(4),
      O => \Ref0[7][11]_i_27_n_0\
    );
\Ref0[7][11]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(0),
      I1 => \waveRefOutXCorr[7]_59\(1),
      I2 => \waveRefOutXCorr[7]_59\(2),
      O => \Ref0[7][11]_i_28_n_0\
    );
\Ref0[7][11]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(2),
      I1 => \waveRefOutXCorr[7]_59\(1),
      O => \Ref0[7][11]_i_29_n_0\
    );
\Ref0[7][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(13),
      I1 => \Ref0[7][11]_i_7_n_0\,
      I2 => \Ref0[7][11]_i_2_n_0\,
      O => \Ref0[7][11]_i_3_n_0\
    );
\Ref0[7][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[7][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(11),
      I2 => \waveRef_reg[3]_4\(11),
      I3 => \Ref0[7][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(11),
      I5 => \Ref0[7][11]_i_10_n_0\,
      O => \Ref0[7][11]_i_4_n_0\
    );
\Ref0[7][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[7][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(13),
      I2 => \Ref0[7][11]_i_12_n_0\,
      I3 => \Ref0[7][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(11),
      I5 => \waveRef_reg[1]_0\(11),
      O => \Ref0[7][11]_i_5_n_0\
    );
\Ref0[7][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00AE000000"
    )
        port map (
      I0 => \Ref0[7][11]_i_14_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(4),
      I2 => \Ref0[7][11]_i_15_n_0\,
      I3 => \waveRefOutXCorr[7]_59\(9),
      I4 => \waveRefOutXCorr[7]_59\(7),
      I5 => \waveRefOutXCorr[7]_59\(8),
      O => \Ref0[7][11]_i_6_n_0\
    );
\Ref0[7][11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(12),
      I1 => \waveRefOutXCorr[7]_59\(11),
      I2 => \waveRefOutXCorr[7]_59\(10),
      I3 => \waveRefOutXCorr[7]_59\(8),
      I4 => \waveRefOutXCorr[7]_59\(9),
      I5 => \Ref0[7][11]_i_16_n_0\,
      O => \Ref0[7][11]_i_7_n_0\
    );
\Ref0[7][11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(13),
      I1 => \Ref0[7][11]_i_17_n_0\,
      I2 => \Ref0[7][11]_i_11_n_0\,
      O => \Ref0[7][11]_i_8_n_0\
    );
\Ref0[7][11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Ref0[7][11]_i_18_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(13),
      I2 => \Ref0[7][11]_i_17_n_0\,
      O => \Ref0[7][11]_i_9_n_0\
    );
\Ref0[7][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[7][11]_i_2_n_0\,
      I1 => \waveRef_reg[6]_2\(1),
      I2 => \Ref0[7][11]_i_3_n_0\,
      I3 => \waveRef_reg[5]_1\(1),
      I4 => \Ref0[7][1]_i_2_n_0\,
      I5 => \Ref0[7][1]_i_3_n_0\,
      O => Ram03_reg_1(1)
    );
\Ref0[7][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[7][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(1),
      I2 => \waveRef_reg[3]_4\(1),
      I3 => \Ref0[7][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(1),
      I5 => \Ref0[7][11]_i_10_n_0\,
      O => \Ref0[7][1]_i_2_n_0\
    );
\Ref0[7][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[7][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(13),
      I2 => \Ref0[7][11]_i_12_n_0\,
      I3 => \Ref0[7][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(1),
      I5 => \waveRef_reg[1]_0\(1),
      O => \Ref0[7][1]_i_3_n_0\
    );
\Ref0[7][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[7][11]_i_2_n_0\,
      I1 => \waveRef_reg[6]_2\(2),
      I2 => \Ref0[7][11]_i_3_n_0\,
      I3 => \waveRef_reg[5]_1\(2),
      I4 => \Ref0[7][2]_i_2_n_0\,
      I5 => \Ref0[7][2]_i_3_n_0\,
      O => Ram03_reg_1(2)
    );
\Ref0[7][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[7][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(2),
      I2 => \waveRef_reg[3]_4\(2),
      I3 => \Ref0[7][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(2),
      I5 => \Ref0[7][11]_i_10_n_0\,
      O => \Ref0[7][2]_i_2_n_0\
    );
\Ref0[7][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[7][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(13),
      I2 => \Ref0[7][11]_i_12_n_0\,
      I3 => \Ref0[7][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(2),
      I5 => \waveRef_reg[1]_0\(2),
      O => \Ref0[7][2]_i_3_n_0\
    );
\Ref0[7][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[7][11]_i_2_n_0\,
      I1 => \waveRef_reg[6]_2\(3),
      I2 => \Ref0[7][11]_i_3_n_0\,
      I3 => \waveRef_reg[5]_1\(3),
      I4 => \Ref0[7][3]_i_2_n_0\,
      I5 => \Ref0[7][3]_i_3_n_0\,
      O => Ram03_reg_1(3)
    );
\Ref0[7][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[7][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(3),
      I2 => \waveRef_reg[3]_4\(3),
      I3 => \Ref0[7][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(3),
      I5 => \Ref0[7][11]_i_10_n_0\,
      O => \Ref0[7][3]_i_2_n_0\
    );
\Ref0[7][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[7][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(13),
      I2 => \Ref0[7][11]_i_12_n_0\,
      I3 => \Ref0[7][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(3),
      I5 => \waveRef_reg[1]_0\(3),
      O => \Ref0[7][3]_i_3_n_0\
    );
\Ref0[7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[7][11]_i_2_n_0\,
      I1 => \waveRef_reg[6]_2\(4),
      I2 => \Ref0[7][11]_i_3_n_0\,
      I3 => \waveRef_reg[5]_1\(4),
      I4 => \Ref0[7][4]_i_2_n_0\,
      I5 => \Ref0[7][4]_i_3_n_0\,
      O => Ram03_reg_1(4)
    );
\Ref0[7][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[7][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(4),
      I2 => \waveRef_reg[3]_4\(4),
      I3 => \Ref0[7][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(4),
      I5 => \Ref0[7][11]_i_10_n_0\,
      O => \Ref0[7][4]_i_2_n_0\
    );
\Ref0[7][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[7][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(13),
      I2 => \Ref0[7][11]_i_12_n_0\,
      I3 => \Ref0[7][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(4),
      I5 => \waveRef_reg[1]_0\(4),
      O => \Ref0[7][4]_i_3_n_0\
    );
\Ref0[7][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[7][11]_i_2_n_0\,
      I1 => \waveRef_reg[6]_2\(5),
      I2 => \Ref0[7][11]_i_3_n_0\,
      I3 => \waveRef_reg[5]_1\(5),
      I4 => \Ref0[7][5]_i_2_n_0\,
      I5 => \Ref0[7][5]_i_3_n_0\,
      O => Ram03_reg_1(5)
    );
\Ref0[7][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[7][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(5),
      I2 => \waveRef_reg[3]_4\(5),
      I3 => \Ref0[7][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(5),
      I5 => \Ref0[7][11]_i_10_n_0\,
      O => \Ref0[7][5]_i_2_n_0\
    );
\Ref0[7][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[7][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(13),
      I2 => \Ref0[7][11]_i_12_n_0\,
      I3 => \Ref0[7][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(5),
      I5 => \waveRef_reg[1]_0\(5),
      O => \Ref0[7][5]_i_3_n_0\
    );
\Ref0[7][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[7][11]_i_2_n_0\,
      I1 => \waveRef_reg[6]_2\(6),
      I2 => \Ref0[7][11]_i_3_n_0\,
      I3 => \waveRef_reg[5]_1\(6),
      I4 => \Ref0[7][6]_i_2_n_0\,
      I5 => \Ref0[7][6]_i_3_n_0\,
      O => Ram03_reg_1(6)
    );
\Ref0[7][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[7][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(6),
      I2 => \waveRef_reg[3]_4\(6),
      I3 => \Ref0[7][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(6),
      I5 => \Ref0[7][11]_i_10_n_0\,
      O => \Ref0[7][6]_i_2_n_0\
    );
\Ref0[7][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[7][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(13),
      I2 => \Ref0[7][11]_i_12_n_0\,
      I3 => \Ref0[7][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(6),
      I5 => \waveRef_reg[1]_0\(6),
      O => \Ref0[7][6]_i_3_n_0\
    );
\Ref0[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[7][11]_i_2_n_0\,
      I1 => \waveRef_reg[6]_2\(7),
      I2 => \Ref0[7][11]_i_3_n_0\,
      I3 => \waveRef_reg[5]_1\(7),
      I4 => \Ref0[7][7]_i_2_n_0\,
      I5 => \Ref0[7][7]_i_3_n_0\,
      O => Ram03_reg_1(7)
    );
\Ref0[7][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[7][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(7),
      I2 => \waveRef_reg[3]_4\(7),
      I3 => \Ref0[7][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(7),
      I5 => \Ref0[7][11]_i_10_n_0\,
      O => \Ref0[7][7]_i_2_n_0\
    );
\Ref0[7][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[7][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(13),
      I2 => \Ref0[7][11]_i_12_n_0\,
      I3 => \Ref0[7][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(7),
      I5 => \waveRef_reg[1]_0\(7),
      O => \Ref0[7][7]_i_3_n_0\
    );
\Ref0[7][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[7][11]_i_2_n_0\,
      I1 => \waveRef_reg[6]_2\(8),
      I2 => \Ref0[7][11]_i_3_n_0\,
      I3 => \waveRef_reg[5]_1\(8),
      I4 => \Ref0[7][8]_i_2_n_0\,
      I5 => \Ref0[7][8]_i_3_n_0\,
      O => Ram03_reg_1(8)
    );
\Ref0[7][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[7][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(8),
      I2 => \waveRef_reg[3]_4\(8),
      I3 => \Ref0[7][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(8),
      I5 => \Ref0[7][11]_i_10_n_0\,
      O => \Ref0[7][8]_i_2_n_0\
    );
\Ref0[7][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[7][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(13),
      I2 => \Ref0[7][11]_i_12_n_0\,
      I3 => \Ref0[7][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(8),
      I5 => \waveRef_reg[1]_0\(8),
      O => \Ref0[7][8]_i_3_n_0\
    );
\Ref0[7][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \Ref0[7][11]_i_2_n_0\,
      I1 => \waveRef_reg[6]_2\(9),
      I2 => \Ref0[7][11]_i_3_n_0\,
      I3 => \waveRef_reg[5]_1\(9),
      I4 => \Ref0[7][9]_i_2_n_0\,
      I5 => \Ref0[7][9]_i_3_n_0\,
      O => Ram03_reg_1(9)
    );
\Ref0[7][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Ref0[7][11]_i_8_n_0\,
      I1 => \waveRef_reg[2]_3\(9),
      I2 => \waveRef_reg[3]_4\(9),
      I3 => \Ref0[7][11]_i_9_n_0\,
      I4 => \waveRef_reg[4]_5\(9),
      I5 => \Ref0[7][11]_i_10_n_0\,
      O => \Ref0[7][9]_i_2_n_0\
    );
\Ref0[7][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101000FF0000"
    )
        port map (
      I0 => \Ref0[7][11]_i_11_n_0\,
      I1 => \waveRefOutXCorr[7]_59\(13),
      I2 => \Ref0[7][11]_i_12_n_0\,
      I3 => \Ref0[7][11]_i_13_n_0\,
      I4 => \waveRefOutRam[0]_0\(9),
      I5 => \waveRef_reg[1]_0\(9),
      O => \Ref0[7][9]_i_3_n_0\
    );
\RefAddress[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B88BBB88B88"
    )
        port map (
      I0 => \RefAddress[0][0]_i_2_n_0\,
      I1 => \RefAddress[0][11]_i_3_n_0\,
      I2 => \Ref0[2][11]_i_4_n_0\,
      I3 => \waveRefOutXCorr[2]_54\(0),
      I4 => \waveRefOutXCorr[3]_55\(0),
      I5 => \RefAddress[0][11]_i_4_n_0\,
      O => \waveRefAddress_reg[3][11]_0\(0)
    );
\RefAddress[0][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(0),
      I1 => \Ref0[0][11]_i_13_n_0\,
      I2 => \waveRefOutXCorr[0]_52\(0),
      O => \RefAddress[0][0]_i_2_n_0\
    );
\RefAddress[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \RefAddress[0][10]_i_2_n_0\,
      I1 => \RefAddress[0][11]_i_3_n_0\,
      I2 => \waveRefOutXCorr[3]_55\(10),
      I3 => \RefAddress[0][11]_i_4_n_0\,
      I4 => \Ref0[2][11]_i_4_n_0\,
      I5 => \waveRefOutXCorr[2]_54\(10),
      O => \waveRefAddress_reg[3][11]_0\(10)
    );
\RefAddress[0][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(10),
      I1 => \Ref0[0][11]_i_13_n_0\,
      I2 => \waveRefOutXCorr[0]_52\(10),
      O => \RefAddress[0][10]_i_2_n_0\
    );
\RefAddress[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \RefAddress[0][11]_i_2_n_0\,
      I1 => \RefAddress[0][11]_i_3_n_0\,
      I2 => \waveRefOutXCorr[3]_55\(11),
      I3 => \RefAddress[0][11]_i_4_n_0\,
      I4 => \Ref0[2][11]_i_4_n_0\,
      I5 => \waveRefOutXCorr[2]_54\(11),
      O => \waveRefAddress_reg[3][11]_0\(11)
    );
\RefAddress[0][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(11),
      I1 => \Ref0[0][11]_i_13_n_0\,
      I2 => \waveRefOutXCorr[0]_52\(11),
      O => \RefAddress[0][11]_i_2_n_0\
    );
\RefAddress[0][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \Ref0[0][11]_i_13_n_0\,
      I1 => \Ref0[1][11]_i_14_n_0\,
      O => \RefAddress[0][11]_i_3_n_0\
    );
\RefAddress[0][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555555D"
    )
        port map (
      I0 => \Ref0[3][11]_i_13_n_0\,
      I1 => \RefAddress[0][11]_i_5_n_0\,
      I2 => \RefAddress[0][11]_i_6_n_0\,
      I3 => \waveRefOutXCorr[3]_55\(4),
      I4 => \waveRefOutXCorr[3]_55\(3),
      I5 => \RefAddress[0][11]_i_7_n_0\,
      O => \RefAddress[0][11]_i_4_n_0\
    );
\RefAddress[0][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(0),
      I1 => \waveRefOutXCorr[3]_55\(13),
      I2 => \RefAddress[0][11]_i_8_n_0\,
      I3 => \RefAddress[0][11]_i_9_n_0\,
      I4 => \waveRefOutXCorr[3]_55\(10),
      I5 => \waveRefOutXCorr[3]_55\(9),
      O => \RefAddress[0][11]_i_5_n_0\
    );
\RefAddress[0][11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(1),
      I1 => \waveRefOutXCorr[3]_55\(2),
      O => \RefAddress[0][11]_i_6_n_0\
    );
\RefAddress[0][11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(5),
      I1 => \waveRefOutXCorr[3]_55\(6),
      O => \RefAddress[0][11]_i_7_n_0\
    );
\RefAddress[0][11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(12),
      I1 => \waveRefOutXCorr[3]_55\(11),
      O => \RefAddress[0][11]_i_8_n_0\
    );
\RefAddress[0][11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(7),
      I1 => \waveRefOutXCorr[3]_55\(8),
      O => \RefAddress[0][11]_i_9_n_0\
    );
\RefAddress[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBB8B8B8B8B8"
    )
        port map (
      I0 => \RefAddress[0][1]_i_2_n_0\,
      I1 => \RefAddress[0][11]_i_3_n_0\,
      I2 => \RefAddress[0][1]_i_3_n_0\,
      I3 => \waveRefOutXCorr[3]_55\(1),
      I4 => \RefAddress[0][11]_i_4_n_0\,
      I5 => \Ref0[2][11]_i_4_n_0\,
      O => \waveRefAddress_reg[3][11]_0\(1)
    );
\RefAddress[0][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(1),
      I1 => \Ref0[0][11]_i_13_n_0\,
      I2 => \waveRefOutXCorr[0]_52\(1),
      O => \RefAddress[0][1]_i_2_n_0\
    );
\RefAddress[0][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      I1 => \Ref0[2][11]_i_11_n_0\,
      I2 => \waveRefOutXCorr[2]_54\(1),
      O => \RefAddress[0][1]_i_3_n_0\
    );
\RefAddress[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004F40"
    )
        port map (
      I0 => \RefAddress[0][11]_i_4_n_0\,
      I1 => \waveRefOutXCorr[3]_55\(2),
      I2 => \Ref0[2][11]_i_4_n_0\,
      I3 => \waveRefOutXCorr[2]_54\(2),
      I4 => \RefAddress[0][11]_i_3_n_0\,
      I5 => \RefAddress[0][2]_i_2_n_0\,
      O => \waveRefAddress_reg[3][11]_0\(2)
    );
\RefAddress[0][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \Ref0[1][11]_i_13_n_0\,
      I1 => \waveRefOutXCorr[1]_53\(2),
      I2 => \Ref0[0][11]_i_13_n_0\,
      I3 => \waveRefOutXCorr[0]_52\(2),
      O => \RefAddress[0][2]_i_2_n_0\
    );
\RefAddress[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744474477744744"
    )
        port map (
      I0 => \RefAddress[0][3]_i_2_n_0\,
      I1 => \RefAddress[0][11]_i_3_n_0\,
      I2 => \Ref0[2][11]_i_4_n_0\,
      I3 => \waveRefOutXCorr[2]_54\(3),
      I4 => \waveRefOutXCorr[3]_55\(3),
      I5 => \RefAddress[0][11]_i_4_n_0\,
      O => \waveRefAddress_reg[3][11]_0\(3)
    );
\RefAddress[0][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(3),
      I1 => \Ref0[0][11]_i_13_n_0\,
      I2 => \waveRefOutXCorr[0]_52\(3),
      O => \RefAddress[0][3]_i_2_n_0\
    );
\RefAddress[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744474477744744"
    )
        port map (
      I0 => \RefAddress[0][4]_i_2_n_0\,
      I1 => \RefAddress[0][11]_i_3_n_0\,
      I2 => \Ref0[2][11]_i_4_n_0\,
      I3 => \waveRefOutXCorr[2]_54\(4),
      I4 => \waveRefOutXCorr[3]_55\(4),
      I5 => \RefAddress[0][11]_i_4_n_0\,
      O => \waveRefAddress_reg[3][11]_0\(4)
    );
\RefAddress[0][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(4),
      I1 => \Ref0[0][11]_i_13_n_0\,
      I2 => \waveRefOutXCorr[0]_52\(4),
      O => \RefAddress[0][4]_i_2_n_0\
    );
\RefAddress[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474777474747474"
    )
        port map (
      I0 => \RefAddress[0][5]_i_2_n_0\,
      I1 => \RefAddress[0][11]_i_3_n_0\,
      I2 => \RefAddress[0][5]_i_3_n_0\,
      I3 => \waveRefOutXCorr[3]_55\(5),
      I4 => \RefAddress[0][11]_i_4_n_0\,
      I5 => \Ref0[2][11]_i_4_n_0\,
      O => \waveRefAddress_reg[3][11]_0\(5)
    );
\RefAddress[0][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(5),
      I1 => \Ref0[0][11]_i_13_n_0\,
      I2 => \waveRefOutXCorr[0]_52\(5),
      O => \RefAddress[0][5]_i_2_n_0\
    );
\RefAddress[0][5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      I1 => \Ref0[2][11]_i_11_n_0\,
      I2 => \waveRefOutXCorr[2]_54\(5),
      O => \RefAddress[0][5]_i_3_n_0\
    );
\RefAddress[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474777474747474"
    )
        port map (
      I0 => \RefAddress[0][6]_i_2_n_0\,
      I1 => \RefAddress[0][11]_i_3_n_0\,
      I2 => \RefAddress[0][6]_i_3_n_0\,
      I3 => \waveRefOutXCorr[3]_55\(6),
      I4 => \RefAddress[0][11]_i_4_n_0\,
      I5 => \Ref0[2][11]_i_4_n_0\,
      O => \waveRefAddress_reg[3][11]_0\(6)
    );
\RefAddress[0][6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(6),
      I1 => \Ref0[0][11]_i_13_n_0\,
      I2 => \waveRefOutXCorr[0]_52\(6),
      O => \RefAddress[0][6]_i_2_n_0\
    );
\RefAddress[0][6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      I1 => \Ref0[2][11]_i_11_n_0\,
      I2 => \waveRefOutXCorr[2]_54\(6),
      O => \RefAddress[0][6]_i_3_n_0\
    );
\RefAddress[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \RefAddress[0][7]_i_2_n_0\,
      I1 => \RefAddress[0][11]_i_3_n_0\,
      I2 => \waveRefOutXCorr[3]_55\(7),
      I3 => \RefAddress[0][11]_i_4_n_0\,
      I4 => \Ref0[2][11]_i_4_n_0\,
      I5 => \waveRefOutXCorr[2]_54\(7),
      O => \waveRefAddress_reg[3][11]_0\(7)
    );
\RefAddress[0][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(7),
      I1 => \Ref0[0][11]_i_13_n_0\,
      I2 => \waveRefOutXCorr[0]_52\(7),
      O => \RefAddress[0][7]_i_2_n_0\
    );
\RefAddress[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \RefAddress[0][8]_i_2_n_0\,
      I1 => \RefAddress[0][11]_i_3_n_0\,
      I2 => \waveRefOutXCorr[3]_55\(8),
      I3 => \RefAddress[0][11]_i_4_n_0\,
      I4 => \Ref0[2][11]_i_4_n_0\,
      I5 => \waveRefOutXCorr[2]_54\(8),
      O => \waveRefAddress_reg[3][11]_0\(8)
    );
\RefAddress[0][8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(8),
      I1 => \Ref0[0][11]_i_13_n_0\,
      I2 => \waveRefOutXCorr[0]_52\(8),
      O => \RefAddress[0][8]_i_2_n_0\
    );
\RefAddress[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \RefAddress[0][9]_i_2_n_0\,
      I1 => \RefAddress[0][11]_i_3_n_0\,
      I2 => \waveRefOutXCorr[3]_55\(9),
      I3 => \RefAddress[0][11]_i_4_n_0\,
      I4 => \Ref0[2][11]_i_4_n_0\,
      I5 => \waveRefOutXCorr[2]_54\(9),
      O => \waveRefAddress_reg[3][11]_0\(9)
    );
\RefAddress[0][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(9),
      I1 => \Ref0[0][11]_i_13_n_0\,
      I2 => \waveRefOutXCorr[0]_52\(9),
      O => \RefAddress[0][9]_i_2_n_0\
    );
\RefAddress[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(0),
      I1 => \RefAddress[1][0]_i_2_n_0\,
      I2 => \waveRefOutXCorr[1]_53\(0),
      I3 => \RefAddress[1][0]_i_3_n_0\,
      I4 => \RefAddress[1][0]_i_4_n_0\,
      O => \waveRefAddress_reg[3][10]_0\(0)
    );
\RefAddress[1][0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(0),
      I1 => \waveRefOutXCorr[0]_52\(1),
      O => \RefAddress[1][0]_i_11_n_0\
    );
\RefAddress[1][0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(13),
      O => \RefAddress[1][0]_i_12_n_0\
    );
\RefAddress[1][0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(0),
      I1 => \waveRefOutXCorr[1]_53\(1),
      O => \RefAddress[1][0]_i_13_n_0\
    );
\RefAddress[1][0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(13),
      O => \RefAddress[1][0]_i_14_n_0\
    );
\RefAddress[1][0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \mux/p_0_in\(9),
      I1 => \mux/p_0_in\(10),
      I2 => \mux/p_0_in\(5),
      I3 => \mux/p_0_in\(4),
      I4 => \mux/p_0_in\(3),
      O => \RefAddress[1][0]_i_15_n_0\
    );
\RefAddress[1][0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(4),
      O => \RefAddress[1][0]_i_16_n_0\
    );
\RefAddress[1][0]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(3),
      O => \RefAddress[1][0]_i_17_n_0\
    );
\RefAddress[1][0]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(2),
      O => \RefAddress[1][0]_i_18_n_0\
    );
\RefAddress[1][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000D0000"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_31_n_5\,
      I1 => \RefAddress[1][11]_i_30_n_0\,
      I2 => \RefAddress[1][0]_i_5_n_0\,
      I3 => \RefAddress_reg[1][11]_i_31_n_4\,
      I4 => \RefAddress_reg[1][0]_i_6_n_2\,
      I5 => \RefAddress_reg[1][0]_i_6_n_7\,
      O => \RefAddress[1][0]_i_2_n_0\
    );
\RefAddress[1][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000070000"
    )
        port map (
      I0 => \RefAddress[1][11]_i_34_n_0\,
      I1 => \RefAddress_reg[1][11]_i_33_n_5\,
      I2 => \RefAddress[1][0]_i_7_n_0\,
      I3 => \RefAddress_reg[1][11]_i_33_n_4\,
      I4 => \RefAddress_reg[1][0]_i_8_n_2\,
      I5 => \RefAddress_reg[1][0]_i_8_n_7\,
      O => \RefAddress[1][0]_i_3_n_0\
    );
\RefAddress[1][0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(0),
      I1 => \RefAddress[1][11]_i_25_n_0\,
      I2 => \mux/p_0_in\(11),
      I3 => \RefAddress[1][0]_i_9_n_0\,
      I4 => \waveRefOutXCorr[2]_54\(0),
      O => \RefAddress[1][0]_i_4_n_0\
    );
\RefAddress[1][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_81_n_6\,
      I1 => \RefAddress_reg[1][11]_i_81_n_5\,
      I2 => \RefAddress_reg[1][0]_i_10_n_6\,
      I3 => \RefAddress_reg[1][11]_i_31_n_5\,
      I4 => \RefAddress[1][0]_i_11_n_0\,
      I5 => \RefAddress[1][11]_i_79_n_0\,
      O => \RefAddress[1][0]_i_5_n_0\
    );
\RefAddress[1][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_33_n_7\,
      I1 => \RefAddress_reg[1][11]_i_33_n_6\,
      I2 => \RefAddress_reg[1][11]_i_33_n_5\,
      I3 => \RefAddress_reg[1][11]_i_88_n_4\,
      I4 => \RefAddress[1][0]_i_13_n_0\,
      I5 => \RefAddress[1][11]_i_86_n_0\,
      O => \RefAddress[1][0]_i_7_n_0\
    );
\RefAddress[1][0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => \RefAddress[1][11]_i_78_n_0\,
      I1 => \RefAddress[1][0]_i_15_n_0\,
      I2 => \mux/p_0_in\(13),
      I3 => \RefAddress_reg[1][11]_i_27_n_2\,
      I4 => \mux/p_0_in\(12),
      O => \RefAddress[1][0]_i_9_n_0\
    );
\RefAddress[1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress[1][10]_i_2_n_0\,
      I1 => \RefAddress[1][11]_i_7_n_0\,
      I2 => \RefAddress_reg[1][11]_i_9_n_6\,
      I3 => \RefAddress[1][11]_i_6_n_0\,
      I4 => \RefAddress_reg[1][11]_i_10_n_6\,
      O => \waveRefAddress_reg[3][10]_0\(10)
    );
\RefAddress[1][10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \mux/p_3_in\(10),
      I1 => \RefAddress_reg[1][11]_i_31_n_5\,
      I2 => \RefAddress[1][11]_i_30_n_0\,
      I3 => \RefAddress[1][11]_i_29_n_0\,
      I4 => \mux/p_2_in\(10),
      O => \RefAddress[1][10]_i_2_n_0\
    );
\RefAddress[1][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => \RefAddress[1][11]_i_3_n_0\,
      I1 => \RefAddress[1][11]_i_4_n_0\,
      I2 => \RefAddress[1][11]_i_5_n_0\,
      I3 => \RefAddress[1][11]_i_6_n_0\,
      I4 => \RefAddress[1][11]_i_7_n_0\,
      O => SR(0)
    );
\RefAddress[1][11]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(12),
      O => \RefAddress[1][11]_i_100_n_0\
    );
\RefAddress[1][11]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(10),
      O => \RefAddress[1][11]_i_101_n_0\
    );
\RefAddress[1][11]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(9),
      O => \RefAddress[1][11]_i_102_n_0\
    );
\RefAddress[1][11]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(4),
      O => \RefAddress[1][11]_i_103_n_0\
    );
\RefAddress[1][11]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(3),
      O => \RefAddress[1][11]_i_104_n_0\
    );
\RefAddress[1][11]_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(2),
      O => \RefAddress[1][11]_i_105_n_0\
    );
\RefAddress[1][11]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(5),
      O => \RefAddress[1][11]_i_106_n_0\
    );
\RefAddress[1][11]_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(5),
      O => \RefAddress[1][11]_i_107_n_0\
    );
\RefAddress[1][11]_i_108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(4),
      O => \RefAddress[1][11]_i_108_n_0\
    );
\RefAddress[1][11]_i_109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(3),
      O => \RefAddress[1][11]_i_109_n_0\
    );
\RefAddress[1][11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_12_n_7\,
      I1 => \RefAddress_reg[1][11]_i_12_n_6\,
      I2 => \RefAddress_reg[1][11]_i_41_n_4\,
      I3 => \RefAddress_reg[1][11]_i_41_n_6\,
      I4 => \RefAddress_reg[1][11]_i_41_n_5\,
      I5 => \RefAddress[1][11]_i_42_n_0\,
      O => \RefAddress[1][11]_i_11_n_0\
    );
\RefAddress[1][11]_i_110\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(2),
      O => \RefAddress[1][11]_i_110_n_0\
    );
\RefAddress[1][11]_i_111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(13),
      O => \RefAddress[1][11]_i_111_n_0\
    );
\RefAddress[1][11]_i_112\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(12),
      O => \RefAddress[1][11]_i_112_n_0\
    );
\RefAddress[1][11]_i_113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(10),
      O => \RefAddress[1][11]_i_113_n_0\
    );
\RefAddress[1][11]_i_114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(9),
      O => \RefAddress[1][11]_i_114_n_0\
    );
\RefAddress[1][11]_i_115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(5),
      O => \RefAddress[1][11]_i_115_n_0\
    );
\RefAddress[1][11]_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(12),
      O => \RefAddress[1][11]_i_116_n_0\
    );
\RefAddress[1][11]_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(10),
      O => \RefAddress[1][11]_i_117_n_0\
    );
\RefAddress[1][11]_i_118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(9),
      O => \RefAddress[1][11]_i_118_n_0\
    );
\RefAddress[1][11]_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(4),
      O => \RefAddress[1][11]_i_119_n_0\
    );
\RefAddress[1][11]_i_120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(3),
      O => \RefAddress[1][11]_i_120_n_0\
    );
\RefAddress[1][11]_i_121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(2),
      O => \RefAddress[1][11]_i_121_n_0\
    );
\RefAddress[1][11]_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(12),
      O => \RefAddress[1][11]_i_122_n_0\
    );
\RefAddress[1][11]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(10),
      O => \RefAddress[1][11]_i_123_n_0\
    );
\RefAddress[1][11]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(9),
      O => \RefAddress[1][11]_i_124_n_0\
    );
\RefAddress[1][11]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(4),
      O => \RefAddress[1][11]_i_125_n_0\
    );
\RefAddress[1][11]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(3),
      O => \RefAddress[1][11]_i_126_n_0\
    );
\RefAddress[1][11]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(2),
      O => \RefAddress[1][11]_i_127_n_0\
    );
\RefAddress[1][11]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(13),
      O => \RefAddress[1][11]_i_128_n_0\
    );
\RefAddress[1][11]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(13),
      O => \RefAddress[1][11]_i_129_n_0\
    );
\RefAddress[1][11]_i_130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(5),
      O => \RefAddress[1][11]_i_130_n_0\
    );
\RefAddress[1][11]_i_131\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(4),
      O => \RefAddress[1][11]_i_131_n_0\
    );
\RefAddress[1][11]_i_132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(3),
      O => \RefAddress[1][11]_i_132_n_0\
    );
\RefAddress[1][11]_i_133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(2),
      O => \RefAddress[1][11]_i_133_n_0\
    );
\RefAddress[1][11]_i_134\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(5),
      O => \RefAddress[1][11]_i_134_n_0\
    );
\RefAddress[1][11]_i_135\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(5),
      O => \RefAddress[1][11]_i_135_n_0\
    );
\RefAddress[1][11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \RefAddress[1][11]_i_47_n_0\,
      I1 => \RefAddress_reg[1][11]_i_41_n_7\,
      I2 => \RefAddress_reg[5][1]_i_3_n_4\,
      I3 => \RefAddress[1][11]_i_48_n_0\,
      I4 => \RefAddress_reg[1][11]_i_12_n_6\,
      I5 => \RefAddress_reg[1][11]_i_12_n_7\,
      O => \RefAddress[1][11]_i_14_n_0\
    );
\RefAddress[1][11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_49_n_2\,
      I1 => \RefAddress_reg[1][11]_i_50_n_6\,
      I2 => \RefAddress_reg[1][11]_i_49_n_7\,
      I3 => \RefAddress_reg[1][11]_i_51_n_5\,
      O => \RefAddress[1][11]_i_15_n_0\
    );
\RefAddress[1][11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_52_n_5\,
      I1 => \RefAddress_reg[1][11]_i_53_n_5\,
      I2 => \RefAddress_reg[1][11]_i_53_n_7\,
      I3 => \waveRefOutXCorr[7]_59\(1),
      O => \RefAddress[1][11]_i_16_n_0\
    );
\RefAddress[1][11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_54_n_5\,
      I1 => \RefAddress_reg[1][11]_i_41_n_5\,
      I2 => \RefAddress_reg[5][1]_i_3_n_6\,
      I3 => \RefAddress_reg[1][11]_i_51_n_4\,
      O => \RefAddress[1][11]_i_17_n_0\
    );
\RefAddress[1][11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_55_n_6\,
      I1 => \RefAddress_reg[1][11]_i_54_n_4\,
      I2 => \RefAddress_reg[1][11]_i_56_n_7\,
      I3 => \RefAddress_reg[1][11]_i_57_n_5\,
      O => \RefAddress[1][11]_i_18_n_0\
    );
\RefAddress[1][11]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_58_n_4\,
      I1 => \RefAddress_reg[1][11]_i_59_n_6\,
      I2 => \RefAddress_reg[1][11]_i_57_n_6\,
      I3 => \RefAddress_reg[1][11]_i_60_n_4\,
      I4 => \RefAddress[1][11]_i_61_n_0\,
      O => \RefAddress[1][11]_i_19_n_0\
    );
\RefAddress[1][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress[1][11]_i_8_n_0\,
      I1 => \RefAddress[1][11]_i_7_n_0\,
      I2 => \RefAddress_reg[1][11]_i_9_n_5\,
      I3 => \RefAddress[1][11]_i_6_n_0\,
      I4 => \RefAddress_reg[1][11]_i_10_n_5\,
      O => \waveRefAddress_reg[3][10]_0\(11)
    );
\RefAddress[1][11]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_52_n_4\,
      I1 => \RefAddress_reg[1][11]_i_50_n_4\,
      I2 => \RefAddress_reg[1][11]_i_57_n_4\,
      I3 => \RefAddress_reg[1][11]_i_62_n_7\,
      I4 => \RefAddress[1][11]_i_63_n_0\,
      O => \RefAddress[1][11]_i_20_n_0\
    );
\RefAddress[1][11]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_54_n_7\,
      I1 => \RefAddress_reg[1][11]_i_50_n_5\,
      I2 => \RefAddress_reg[1][11]_i_55_n_5\,
      I3 => \RefAddress_reg[1][11]_i_62_n_6\,
      I4 => \RefAddress[1][11]_i_64_n_0\,
      O => \RefAddress[1][11]_i_21_n_0\
    );
\RefAddress[1][11]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(0),
      I1 => \waveRefOutXCorr[5]_57\(0),
      I2 => \RefAddress_reg[1][11]_i_54_n_6\,
      I3 => \RefAddress_reg[1][11]_i_65_n_4\,
      I4 => \RefAddress[1][11]_i_66_n_0\,
      O => \RefAddress[1][11]_i_22_n_0\
    );
\RefAddress[1][11]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_67_n_7\,
      I1 => \RefAddress_reg[1][11]_i_56_n_2\,
      I2 => \RefAddress_reg[1][11]_i_41_n_6\,
      I3 => \RefAddress_reg[1][11]_i_51_n_6\,
      I4 => \RefAddress[1][11]_i_68_n_0\,
      O => \RefAddress[1][11]_i_23_n_0\
    );
\RefAddress[1][11]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_55_n_4\,
      I1 => \RefAddress_reg[1][11]_i_58_n_6\,
      I2 => \RefAddress_reg[1][11]_i_69_n_7\,
      I3 => \RefAddress_reg[1][11]_i_60_n_5\,
      I4 => \RefAddress[1][11]_i_70_n_0\,
      O => \RefAddress[1][11]_i_24_n_0\
    );
\RefAddress[1][11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \mux/p_0_in\(9),
      I1 => \mux/p_0_in\(10),
      I2 => \mux/p_0_in\(8),
      I3 => \mux/p_0_in\(6),
      I4 => \mux/p_0_in\(7),
      I5 => \RefAddress[1][11]_i_72_n_0\,
      O => \RefAddress[1][11]_i_25_n_0\
    );
\RefAddress[1][11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \mux/p_0_in\(3),
      I1 => \mux/p_0_in\(4),
      I2 => \mux/p_0_in\(5),
      I3 => \mux/p_0_in\(10),
      I4 => \mux/p_0_in\(9),
      I5 => \RefAddress[1][11]_i_78_n_0\,
      O => \RefAddress[1][11]_i_28_n_0\
    );
\RefAddress[1][11]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFBFB"
    )
        port map (
      I0 => \RefAddress_reg[1][0]_i_6_n_7\,
      I1 => \RefAddress_reg[1][0]_i_6_n_2\,
      I2 => \RefAddress_reg[1][11]_i_31_n_4\,
      I3 => \RefAddress[1][11]_i_79_n_0\,
      I4 => \RefAddress[1][11]_i_80_n_0\,
      O => \RefAddress[1][11]_i_29_n_0\
    );
\RefAddress[1][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => \RefAddress[1][11]_i_11_n_0\,
      I1 => \RefAddress_reg[1][11]_i_12_n_5\,
      I2 => \RefAddress_reg[1][11]_i_12_n_4\,
      I3 => \RefAddress_reg[1][11]_i_13_n_2\,
      I4 => \RefAddress_reg[1][11]_i_13_n_7\,
      O => \RefAddress[1][11]_i_3_n_0\
    );
\RefAddress[1][11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_31_n_7\,
      I1 => \RefAddress_reg[1][11]_i_31_n_6\,
      I2 => \RefAddress_reg[1][11]_i_81_n_6\,
      I3 => \RefAddress_reg[1][11]_i_81_n_5\,
      I4 => \RefAddress_reg[1][11]_i_81_n_4\,
      I5 => \RefAddress[1][11]_i_82_n_0\,
      O => \RefAddress[1][11]_i_30_n_0\
    );
\RefAddress[1][11]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFBFB"
    )
        port map (
      I0 => \RefAddress_reg[1][0]_i_8_n_7\,
      I1 => \RefAddress_reg[1][0]_i_8_n_2\,
      I2 => \RefAddress_reg[1][11]_i_33_n_4\,
      I3 => \RefAddress[1][11]_i_86_n_0\,
      I4 => \RefAddress[1][11]_i_87_n_0\,
      O => \RefAddress[1][11]_i_32_n_0\
    );
\RefAddress[1][11]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_33_n_7\,
      I1 => \RefAddress_reg[1][11]_i_33_n_6\,
      I2 => \RefAddress[1][11]_i_92_n_0\,
      I3 => \RefAddress_reg[1][11]_i_88_n_4\,
      I4 => \RefAddress_reg[1][11]_i_88_n_6\,
      I5 => \RefAddress_reg[1][11]_i_88_n_5\,
      O => \RefAddress[1][11]_i_34_n_0\
    );
\RefAddress[1][11]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(10),
      O => \RefAddress[1][11]_i_37_n_0\
    );
\RefAddress[1][11]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(9),
      O => \RefAddress[1][11]_i_38_n_0\
    );
\RefAddress[1][11]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(10),
      O => \RefAddress[1][11]_i_39_n_0\
    );
\RefAddress[1][11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \RefAddress[1][11]_i_14_n_0\,
      I1 => \RefAddress[1][11]_i_15_n_0\,
      I2 => \RefAddress[1][11]_i_16_n_0\,
      I3 => \RefAddress[1][11]_i_17_n_0\,
      I4 => \RefAddress[1][11]_i_18_n_0\,
      O => \RefAddress[1][11]_i_4_n_0\
    );
\RefAddress[1][11]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(9),
      O => \RefAddress[1][11]_i_40_n_0\
    );
\RefAddress[1][11]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(0),
      I1 => \waveRefOutXCorr[3]_55\(1),
      I2 => \RefAddress_reg[5][1]_i_3_n_6\,
      I3 => \RefAddress_reg[1][11]_i_41_n_7\,
      I4 => \RefAddress_reg[5][1]_i_3_n_4\,
      I5 => \RefAddress_reg[5][1]_i_3_n_5\,
      O => \RefAddress[1][11]_i_42_n_0\
    );
\RefAddress[1][11]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(12),
      O => \RefAddress[1][11]_i_43_n_0\
    );
\RefAddress[1][11]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(10),
      O => \RefAddress[1][11]_i_44_n_0\
    );
\RefAddress[1][11]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(9),
      O => \RefAddress[1][11]_i_45_n_0\
    );
\RefAddress[1][11]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(13),
      O => \RefAddress[1][11]_i_46_n_0\
    );
\RefAddress[1][11]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(0),
      I1 => \waveRefOutXCorr[7]_59\(0),
      O => \RefAddress[1][11]_i_47_n_0\
    );
\RefAddress[1][11]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(0),
      I1 => \waveRefOutXCorr[3]_55\(1),
      O => \RefAddress[1][11]_i_48_n_0\
    );
\RefAddress[1][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \RefAddress[1][11]_i_19_n_0\,
      I1 => \RefAddress[1][11]_i_20_n_0\,
      I2 => \RefAddress[1][11]_i_21_n_0\,
      I3 => \RefAddress[1][11]_i_22_n_0\,
      I4 => \RefAddress[1][11]_i_23_n_0\,
      I5 => \RefAddress[1][11]_i_24_n_0\,
      O => \RefAddress[1][11]_i_5_n_0\
    );
\RefAddress[1][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4FF"
    )
        port map (
      I0 => \RefAddress[1][11]_i_25_n_0\,
      I1 => \mux/p_0_in\(11),
      I2 => \mux/p_0_in\(12),
      I3 => \RefAddress_reg[1][11]_i_27_n_2\,
      I4 => \mux/p_0_in\(13),
      I5 => \RefAddress[1][11]_i_28_n_0\,
      O => \RefAddress[1][11]_i_6_n_0\
    );
\RefAddress[1][11]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_60_n_6\,
      I1 => \RefAddress_reg[5][1]_i_3_n_5\,
      I2 => \RefAddress_reg[1][11]_i_59_n_4\,
      I3 => \RefAddress_reg[1][11]_i_57_n_7\,
      O => \RefAddress[1][11]_i_61_n_0\
    );
\RefAddress[1][11]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_62_n_4\,
      I1 => \RefAddress_reg[1][11]_i_52_n_6\,
      I2 => \RefAddress_reg[1][11]_i_50_n_7\,
      I3 => \RefAddress_reg[1][11]_i_58_n_5\,
      O => \RefAddress[1][11]_i_63_n_0\
    );
\RefAddress[1][11]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(1),
      I1 => \RefAddress_reg[1][11]_i_58_n_7\,
      I2 => \RefAddress_reg[1][11]_i_12_n_5\,
      I3 => \RefAddress_reg[1][11]_i_59_n_7\,
      O => \RefAddress[1][11]_i_64_n_0\
    );
\RefAddress[1][11]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(1),
      I1 => \RefAddress_reg[1][11]_i_53_n_6\,
      I2 => \RefAddress_reg[1][11]_i_65_n_6\,
      I3 => \RefAddress_reg[1][11]_i_62_n_5\,
      O => \RefAddress[1][11]_i_66_n_0\
    );
\RefAddress[1][11]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_69_n_2\,
      I1 => \RefAddress_reg[1][11]_i_59_n_5\,
      I2 => \RefAddress_reg[1][11]_i_53_n_4\,
      I3 => \RefAddress_reg[1][11]_i_41_n_4\,
      O => \RefAddress[1][11]_i_68_n_0\
    );
\RefAddress[1][11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454545FF45FF45FF"
    )
        port map (
      I0 => \RefAddress[1][11]_i_29_n_0\,
      I1 => \RefAddress[1][11]_i_30_n_0\,
      I2 => \RefAddress_reg[1][11]_i_31_n_5\,
      I3 => \RefAddress[1][11]_i_32_n_0\,
      I4 => \RefAddress_reg[1][11]_i_33_n_5\,
      I5 => \RefAddress[1][11]_i_34_n_0\,
      O => \RefAddress[1][11]_i_7_n_0\
    );
\RefAddress[1][11]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(1),
      I1 => \RefAddress_reg[1][11]_i_51_n_7\,
      I2 => \RefAddress_reg[1][11]_i_67_n_2\,
      I3 => \RefAddress_reg[1][11]_i_65_n_5\,
      O => \RefAddress[1][11]_i_70_n_0\
    );
\RefAddress[1][11]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \mux/p_0_in\(5),
      I1 => \mux/p_0_in\(4),
      I2 => \mux/p_0_in\(3),
      I3 => \waveRefOutXCorr[2]_54\(0),
      I4 => \waveRefOutXCorr[2]_54\(1),
      I5 => \mux/p_0_in\(2),
      O => \RefAddress[1][11]_i_72_n_0\
    );
\RefAddress[1][11]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(12),
      O => \RefAddress[1][11]_i_73_n_0\
    );
\RefAddress[1][11]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(10),
      O => \RefAddress[1][11]_i_74_n_0\
    );
\RefAddress[1][11]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(9),
      O => \RefAddress[1][11]_i_75_n_0\
    );
\RefAddress[1][11]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      O => \RefAddress[1][11]_i_76_n_0\
    );
\RefAddress[1][11]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \mux/p_0_in\(7),
      I1 => \mux/p_0_in\(6),
      I2 => \mux/p_0_in\(8),
      I3 => \mux/p_0_in\(11),
      I4 => \RefAddress[4][11]_i_94_n_0\,
      I5 => \mux/p_0_in\(2),
      O => \RefAddress[1][11]_i_78_n_0\
    );
\RefAddress[1][11]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_81_n_7\,
      I1 => \RefAddress_reg[1][0]_i_10_n_4\,
      I2 => \RefAddress_reg[1][0]_i_10_n_5\,
      I3 => \RefAddress_reg[1][11]_i_31_n_6\,
      I4 => \RefAddress_reg[1][11]_i_31_n_7\,
      I5 => \RefAddress_reg[1][11]_i_81_n_4\,
      O => \RefAddress[1][11]_i_79_n_0\
    );
\RefAddress[1][11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \mux/p_3_in\(11),
      I1 => \RefAddress_reg[1][11]_i_31_n_5\,
      I2 => \RefAddress[1][11]_i_30_n_0\,
      I3 => \RefAddress[1][11]_i_29_n_0\,
      I4 => \mux/p_2_in\(11),
      O => \RefAddress[1][11]_i_8_n_0\
    );
\RefAddress[1][11]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(1),
      I1 => \waveRefOutXCorr[0]_52\(0),
      I2 => \RefAddress_reg[1][11]_i_31_n_5\,
      I3 => \RefAddress_reg[1][0]_i_10_n_6\,
      I4 => \RefAddress_reg[1][11]_i_81_n_5\,
      I5 => \RefAddress_reg[1][11]_i_81_n_6\,
      O => \RefAddress[1][11]_i_80_n_0\
    );
\RefAddress[1][11]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_81_n_7\,
      I1 => \RefAddress_reg[1][0]_i_10_n_4\,
      I2 => \RefAddress_reg[1][0]_i_10_n_5\,
      I3 => \waveRefOutXCorr[0]_52\(0),
      I4 => \waveRefOutXCorr[0]_52\(1),
      I5 => \RefAddress_reg[1][0]_i_10_n_6\,
      O => \RefAddress[1][11]_i_82_n_0\
    );
\RefAddress[1][11]_i_83\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(12),
      O => \RefAddress[1][11]_i_83_n_0\
    );
\RefAddress[1][11]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(10),
      O => \RefAddress[1][11]_i_84_n_0\
    );
\RefAddress[1][11]_i_85\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(9),
      O => \RefAddress[1][11]_i_85_n_0\
    );
\RefAddress[1][11]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_88_n_7\,
      I1 => \RefAddress_reg[5][11]_i_84_n_4\,
      I2 => \RefAddress_reg[5][11]_i_84_n_5\,
      I3 => \RefAddress_reg[1][11]_i_88_n_5\,
      I4 => \RefAddress_reg[1][11]_i_88_n_6\,
      I5 => \RefAddress_reg[5][11]_i_84_n_6\,
      O => \RefAddress[1][11]_i_86_n_0\
    );
\RefAddress[1][11]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(1),
      I1 => \waveRefOutXCorr[1]_53\(0),
      I2 => \RefAddress_reg[1][11]_i_88_n_4\,
      I3 => \RefAddress_reg[1][11]_i_33_n_5\,
      I4 => \RefAddress_reg[1][11]_i_33_n_6\,
      I5 => \RefAddress_reg[1][11]_i_33_n_7\,
      O => \RefAddress[1][11]_i_87_n_0\
    );
\RefAddress[1][11]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(12),
      O => \RefAddress[1][11]_i_89_n_0\
    );
\RefAddress[1][11]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(10),
      O => \RefAddress[1][11]_i_90_n_0\
    );
\RefAddress[1][11]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(9),
      O => \RefAddress[1][11]_i_91_n_0\
    );
\RefAddress[1][11]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(0),
      I1 => \waveRefOutXCorr[1]_53\(1),
      I2 => \RefAddress_reg[5][11]_i_84_n_6\,
      I3 => \RefAddress_reg[1][11]_i_88_n_7\,
      I4 => \RefAddress_reg[5][11]_i_84_n_4\,
      I5 => \RefAddress_reg[5][11]_i_84_n_5\,
      O => \RefAddress[1][11]_i_92_n_0\
    );
\RefAddress[1][11]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(10),
      O => \RefAddress[1][11]_i_93_n_0\
    );
\RefAddress[1][11]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(9),
      O => \RefAddress[1][11]_i_94_n_0\
    );
\RefAddress[1][11]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(10),
      O => \RefAddress[1][11]_i_95_n_0\
    );
\RefAddress[1][11]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(9),
      O => \RefAddress[1][11]_i_96_n_0\
    );
\RefAddress[1][11]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(5),
      O => \RefAddress[1][11]_i_97_n_0\
    );
\RefAddress[1][11]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(13),
      O => \RefAddress[1][11]_i_98_n_0\
    );
\RefAddress[1][11]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(5),
      O => \RefAddress[1][11]_i_99_n_0\
    );
\RefAddress[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress[1][1]_i_2_n_0\,
      I1 => \RefAddress[1][11]_i_7_n_0\,
      I2 => \waveRefOutXCorr[3]_55\(1),
      I3 => \RefAddress[1][11]_i_6_n_0\,
      I4 => \waveRefOutXCorr[2]_54\(1),
      O => \waveRefAddress_reg[3][10]_0\(1)
    );
\RefAddress[1][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(1),
      I1 => \RefAddress_reg[1][11]_i_31_n_5\,
      I2 => \RefAddress[1][11]_i_30_n_0\,
      I3 => \RefAddress[1][11]_i_29_n_0\,
      I4 => \waveRefOutXCorr[1]_53\(1),
      O => \RefAddress[1][1]_i_2_n_0\
    );
\RefAddress[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress[1][2]_i_2_n_0\,
      I1 => \RefAddress[1][11]_i_7_n_0\,
      I2 => \RefAddress_reg[1][4]_i_3_n_6\,
      I3 => \RefAddress[1][11]_i_6_n_0\,
      I4 => \RefAddress_reg[1][4]_i_4_n_6\,
      O => \waveRefAddress_reg[3][10]_0\(2)
    );
\RefAddress[1][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \mux/p_3_in\(2),
      I1 => \RefAddress_reg[1][11]_i_31_n_5\,
      I2 => \RefAddress[1][11]_i_30_n_0\,
      I3 => \RefAddress[1][11]_i_29_n_0\,
      I4 => \mux/p_2_in\(2),
      O => \RefAddress[1][2]_i_2_n_0\
    );
\RefAddress[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress[1][3]_i_2_n_0\,
      I1 => \RefAddress[1][11]_i_7_n_0\,
      I2 => \RefAddress_reg[1][4]_i_3_n_5\,
      I3 => \RefAddress[1][11]_i_6_n_0\,
      I4 => \RefAddress_reg[1][4]_i_4_n_5\,
      O => \waveRefAddress_reg[3][10]_0\(3)
    );
\RefAddress[1][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \mux/p_3_in\(3),
      I1 => \RefAddress_reg[1][11]_i_31_n_5\,
      I2 => \RefAddress[1][11]_i_30_n_0\,
      I3 => \RefAddress[1][11]_i_29_n_0\,
      I4 => \mux/p_2_in\(3),
      O => \RefAddress[1][3]_i_2_n_0\
    );
\RefAddress[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress[1][4]_i_2_n_0\,
      I1 => \RefAddress[1][11]_i_7_n_0\,
      I2 => \RefAddress_reg[1][4]_i_3_n_4\,
      I3 => \RefAddress[1][11]_i_6_n_0\,
      I4 => \RefAddress_reg[1][4]_i_4_n_4\,
      O => \waveRefAddress_reg[3][10]_0\(4)
    );
\RefAddress[1][4]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(4),
      O => \RefAddress[1][4]_i_10_n_0\
    );
\RefAddress[1][4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(3),
      O => \RefAddress[1][4]_i_11_n_0\
    );
\RefAddress[1][4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(2),
      O => \RefAddress[1][4]_i_12_n_0\
    );
\RefAddress[1][4]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(4),
      O => \RefAddress[1][4]_i_13_n_0\
    );
\RefAddress[1][4]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(3),
      O => \RefAddress[1][4]_i_14_n_0\
    );
\RefAddress[1][4]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(2),
      O => \RefAddress[1][4]_i_15_n_0\
    );
\RefAddress[1][4]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(4),
      O => \RefAddress[1][4]_i_16_n_0\
    );
\RefAddress[1][4]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(3),
      O => \RefAddress[1][4]_i_17_n_0\
    );
\RefAddress[1][4]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(2),
      O => \RefAddress[1][4]_i_18_n_0\
    );
\RefAddress[1][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \mux/p_3_in\(4),
      I1 => \RefAddress_reg[1][11]_i_31_n_5\,
      I2 => \RefAddress[1][11]_i_30_n_0\,
      I3 => \RefAddress[1][11]_i_29_n_0\,
      I4 => \mux/p_2_in\(4),
      O => \RefAddress[1][4]_i_2_n_0\
    );
\RefAddress[1][4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(4),
      O => \RefAddress[1][4]_i_7_n_0\
    );
\RefAddress[1][4]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(3),
      O => \RefAddress[1][4]_i_8_n_0\
    );
\RefAddress[1][4]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(2),
      O => \RefAddress[1][4]_i_9_n_0\
    );
\RefAddress[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress[1][5]_i_2_n_0\,
      I1 => \RefAddress[1][11]_i_7_n_0\,
      I2 => \RefAddress_reg[1][8]_i_3_n_7\,
      I3 => \RefAddress[1][11]_i_6_n_0\,
      I4 => \RefAddress_reg[1][8]_i_4_n_7\,
      O => \waveRefAddress_reg[3][10]_0\(5)
    );
\RefAddress[1][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \mux/p_3_in\(5),
      I1 => \RefAddress_reg[1][11]_i_31_n_5\,
      I2 => \RefAddress[1][11]_i_30_n_0\,
      I3 => \RefAddress[1][11]_i_29_n_0\,
      I4 => \mux/p_2_in\(5),
      O => \RefAddress[1][5]_i_2_n_0\
    );
\RefAddress[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress[1][6]_i_2_n_0\,
      I1 => \RefAddress[1][11]_i_7_n_0\,
      I2 => \RefAddress_reg[1][8]_i_3_n_6\,
      I3 => \RefAddress[1][11]_i_6_n_0\,
      I4 => \RefAddress_reg[1][8]_i_4_n_6\,
      O => \waveRefAddress_reg[3][10]_0\(6)
    );
\RefAddress[1][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \mux/p_3_in\(6),
      I1 => \RefAddress_reg[1][11]_i_31_n_5\,
      I2 => \RefAddress[1][11]_i_30_n_0\,
      I3 => \RefAddress[1][11]_i_29_n_0\,
      I4 => \mux/p_2_in\(6),
      O => \RefAddress[1][6]_i_2_n_0\
    );
\RefAddress[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress[1][7]_i_2_n_0\,
      I1 => \RefAddress[1][11]_i_7_n_0\,
      I2 => \RefAddress_reg[1][8]_i_3_n_5\,
      I3 => \RefAddress[1][11]_i_6_n_0\,
      I4 => \RefAddress_reg[1][8]_i_4_n_5\,
      O => \waveRefAddress_reg[3][10]_0\(7)
    );
\RefAddress[1][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \mux/p_3_in\(7),
      I1 => \RefAddress_reg[1][11]_i_31_n_5\,
      I2 => \RefAddress[1][11]_i_30_n_0\,
      I3 => \RefAddress[1][11]_i_29_n_0\,
      I4 => \mux/p_2_in\(7),
      O => \RefAddress[1][7]_i_2_n_0\
    );
\RefAddress[1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress[1][8]_i_2_n_0\,
      I1 => \RefAddress[1][11]_i_7_n_0\,
      I2 => \RefAddress_reg[1][8]_i_3_n_4\,
      I3 => \RefAddress[1][11]_i_6_n_0\,
      I4 => \RefAddress_reg[1][8]_i_4_n_4\,
      O => \waveRefAddress_reg[3][10]_0\(8)
    );
\RefAddress[1][8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(5),
      O => \RefAddress[1][8]_i_10_n_0\
    );
\RefAddress[1][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \mux/p_3_in\(8),
      I1 => \RefAddress_reg[1][11]_i_31_n_5\,
      I2 => \RefAddress[1][11]_i_30_n_0\,
      I3 => \RefAddress[1][11]_i_29_n_0\,
      I4 => \mux/p_2_in\(8),
      O => \RefAddress[1][8]_i_2_n_0\
    );
\RefAddress[1][8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(5),
      O => \RefAddress[1][8]_i_7_n_0\
    );
\RefAddress[1][8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(5),
      O => \RefAddress[1][8]_i_8_n_0\
    );
\RefAddress[1][8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(5),
      O => \RefAddress[1][8]_i_9_n_0\
    );
\RefAddress[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress[1][9]_i_2_n_0\,
      I1 => \RefAddress[1][11]_i_7_n_0\,
      I2 => \RefAddress_reg[1][11]_i_9_n_7\,
      I3 => \RefAddress[1][11]_i_6_n_0\,
      I4 => \RefAddress_reg[1][11]_i_10_n_7\,
      O => \waveRefAddress_reg[3][10]_0\(9)
    );
\RefAddress[1][9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \mux/p_3_in\(9),
      I1 => \RefAddress_reg[1][11]_i_31_n_5\,
      I2 => \RefAddress[1][11]_i_30_n_0\,
      I3 => \RefAddress[1][11]_i_29_n_0\,
      I4 => \mux/p_2_in\(9),
      O => \RefAddress[1][9]_i_2_n_0\
    );
\RefAddress[2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(0),
      I1 => \RefAddress[2][11]_i_10_n_0\,
      I2 => \waveRefOutXCorr[1]_53\(0),
      I3 => \RefAddress[2][0]_i_2_n_0\,
      I4 => \RefAddress[2][0]_i_3_n_0\,
      O => \waveRefAddress_reg[0][10]_0\(0)
    );
\RefAddress[2][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000070000"
    )
        port map (
      I0 => \RefAddress[2][11]_i_39_n_0\,
      I1 => \RefAddress_reg[2][11]_i_38_n_6\,
      I2 => \RefAddress[2][0]_i_4_n_0\,
      I3 => \RefAddress_reg[2][11]_i_38_n_5\,
      I4 => \RefAddress_reg[2][0]_i_5_n_3\,
      I5 => \RefAddress_reg[2][11]_i_38_n_4\,
      O => \RefAddress[2][0]_i_2_n_0\
    );
\RefAddress[2][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(0),
      I1 => \RefAddress[2][11]_i_30_n_0\,
      I2 => \RefAddress_reg[2][11]_i_31_n_6\,
      I3 => \RefAddress[2][11]_i_47_n_0\,
      I4 => \waveRefOutXCorr[2]_54\(0),
      O => \RefAddress[2][0]_i_3_n_0\
    );
\RefAddress[2][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \RefAddress_reg[2][0]_i_6_n_6\,
      I1 => \RefAddress_reg[2][0]_i_6_n_5\,
      I2 => \RefAddress_reg[2][0]_i_6_n_4\,
      I3 => \RefAddress_reg[2][11]_i_38_n_7\,
      I4 => \RefAddress_reg[2][11]_i_97_n_4\,
      I5 => \RefAddress[2][11]_i_95_n_0\,
      O => \RefAddress[2][0]_i_4_n_0\
    );
\RefAddress[2][0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(5),
      O => \RefAddress[2][0]_i_7_n_0\
    );
\RefAddress[2][0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(4),
      O => \RefAddress[2][0]_i_8_n_0\
    );
\RefAddress[2][0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(3),
      O => \RefAddress[2][0]_i_9_n_0\
    );
\RefAddress[2][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_9_n_7\,
      I1 => \RefAddress[2][11]_i_10_n_0\,
      I2 => \RefAddress_reg[2][11]_i_11_n_7\,
      I3 => \RefAddress[2][11]_i_8_n_0\,
      I4 => \RefAddress[2][10]_i_2_n_0\,
      O => \waveRefAddress_reg[0][10]_0\(10)
    );
\RefAddress[2][10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_46_n_7\,
      I1 => \RefAddress[2][11]_i_30_n_0\,
      I2 => \RefAddress_reg[2][11]_i_31_n_6\,
      I3 => \RefAddress[2][11]_i_47_n_0\,
      I4 => \RefAddress_reg[2][11]_i_48_n_7\,
      O => \RefAddress[2][10]_i_2_n_0\
    );
\RefAddress[2][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAB0000"
    )
        port map (
      I0 => \RefAddress[2][11]_i_3_n_0\,
      I1 => \RefAddress[2][11]_i_4_n_0\,
      I2 => \RefAddress[2][11]_i_5_n_0\,
      I3 => \RefAddress[2][11]_i_6_n_0\,
      I4 => \RefAddress[2][11]_i_7_n_0\,
      I5 => \RefAddress[2][11]_i_8_n_0\,
      O => \waveRefAddress_reg[4][0]_0\(0)
    );
\RefAddress[2][11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000D0000"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_36_n_6\,
      I1 => \RefAddress[2][11]_i_35_n_0\,
      I2 => \RefAddress[2][11]_i_42_n_0\,
      I3 => \RefAddress_reg[2][11]_i_36_n_5\,
      I4 => \RefAddress_reg[2][11]_i_43_n_3\,
      I5 => \RefAddress_reg[2][11]_i_36_n_4\,
      O => \RefAddress[2][11]_i_10_n_0\
    );
\RefAddress[2][11]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(10),
      O => \RefAddress[2][11]_i_100_n_0\
    );
\RefAddress[2][11]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \RefAddress_reg[2][0]_i_6_n_4\,
      I1 => \RefAddress_reg[2][0]_i_6_n_5\,
      I2 => \RefAddress_reg[2][0]_i_6_n_6\,
      I3 => \waveRefOutXCorr[1]_53\(0),
      I4 => \waveRefOutXCorr[1]_53\(1),
      I5 => \waveRefOutXCorr[1]_53\(2),
      O => \RefAddress[2][11]_i_101_n_0\
    );
\RefAddress[2][11]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(11),
      O => \RefAddress[2][11]_i_103_n_0\
    );
\RefAddress[2][11]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(10),
      O => \RefAddress[2][11]_i_104_n_0\
    );
\RefAddress[2][11]_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_81_n_4\,
      I1 => \RefAddress_reg[2][11]_i_31_n_7\,
      I2 => \RefAddress_reg[2][11]_i_86_n_4\,
      I3 => \RefAddress_reg[2][11]_i_86_n_5\,
      I4 => \RefAddress_reg[2][11]_i_86_n_6\,
      O => \RefAddress[2][11]_i_105_n_0\
    );
\RefAddress[2][11]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(11),
      O => \RefAddress[2][11]_i_106_n_0\
    );
\RefAddress[2][11]_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(10),
      O => \RefAddress[2][11]_i_107_n_0\
    );
\RefAddress[2][11]_i_108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(13),
      O => \RefAddress[2][11]_i_108_n_0\
    );
\RefAddress[2][11]_i_109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(11),
      O => \RefAddress[2][11]_i_109_n_0\
    );
\RefAddress[2][11]_i_110\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(10),
      O => \RefAddress[2][11]_i_110_n_0\
    );
\RefAddress[2][11]_i_111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(6),
      O => \RefAddress[2][11]_i_111_n_0\
    );
\RefAddress[2][11]_i_112\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(13),
      O => \RefAddress[2][11]_i_112_n_0\
    );
\RefAddress[2][11]_i_113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(11),
      O => \RefAddress[2][11]_i_113_n_0\
    );
\RefAddress[2][11]_i_114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(10),
      O => \RefAddress[2][11]_i_114_n_0\
    );
\RefAddress[2][11]_i_115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(5),
      O => \RefAddress[2][11]_i_115_n_0\
    );
\RefAddress[2][11]_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(4),
      O => \RefAddress[2][11]_i_116_n_0\
    );
\RefAddress[2][11]_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(3),
      O => \RefAddress[2][11]_i_117_n_0\
    );
\RefAddress[2][11]_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(13),
      O => \RefAddress[2][11]_i_119_n_0\
    );
\RefAddress[2][11]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_46_n_6\,
      I1 => \RefAddress[2][11]_i_30_n_0\,
      I2 => \RefAddress_reg[2][11]_i_31_n_6\,
      I3 => \RefAddress[2][11]_i_47_n_0\,
      I4 => \RefAddress_reg[2][11]_i_48_n_6\,
      O => \RefAddress[2][11]_i_12_n_0\
    );
\RefAddress[2][11]_i_120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(11),
      O => \RefAddress[2][11]_i_120_n_0\
    );
\RefAddress[2][11]_i_121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(10),
      O => \RefAddress[2][11]_i_121_n_0\
    );
\RefAddress[2][11]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(5),
      O => \RefAddress[2][11]_i_123_n_0\
    );
\RefAddress[2][11]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(4),
      O => \RefAddress[2][11]_i_124_n_0\
    );
\RefAddress[2][11]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(3),
      O => \RefAddress[2][11]_i_125_n_0\
    );
\RefAddress[2][11]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(6),
      O => \RefAddress[2][11]_i_126_n_0\
    );
\RefAddress[2][11]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(13),
      O => \RefAddress[2][11]_i_127_n_0\
    );
\RefAddress[2][11]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(11),
      O => \RefAddress[2][11]_i_128_n_0\
    );
\RefAddress[2][11]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(10),
      O => \RefAddress[2][11]_i_129_n_0\
    );
\RefAddress[2][11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_24_n_4\,
      I1 => \RefAddress_reg[2][11]_i_14_n_7\,
      I2 => \RefAddress_reg[2][11]_i_24_n_5\,
      I3 => \RefAddress_reg[2][11]_i_24_n_7\,
      I4 => \RefAddress_reg[2][11]_i_24_n_6\,
      I5 => \RefAddress[2][11]_i_49_n_0\,
      O => \RefAddress[2][11]_i_13_n_0\
    );
\RefAddress[2][11]_i_130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(6),
      O => \RefAddress[2][11]_i_130_n_0\
    );
\RefAddress[2][11]_i_132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(6),
      O => \RefAddress[2][11]_i_132_n_0\
    );
\RefAddress[2][11]_i_133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(5),
      O => \RefAddress[2][11]_i_133_n_0\
    );
\RefAddress[2][11]_i_134\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(4),
      O => \RefAddress[2][11]_i_134_n_0\
    );
\RefAddress[2][11]_i_135\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(3),
      O => \RefAddress[2][11]_i_135_n_0\
    );
\RefAddress[2][11]_i_136\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(6),
      O => \RefAddress[2][11]_i_136_n_0\
    );
\RefAddress[2][11]_i_137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(6),
      O => \RefAddress[2][11]_i_137_n_0\
    );
\RefAddress[2][11]_i_138\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(5),
      O => \RefAddress[2][11]_i_138_n_0\
    );
\RefAddress[2][11]_i_139\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(4),
      O => \RefAddress[2][11]_i_139_n_0\
    );
\RefAddress[2][11]_i_140\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(3),
      O => \RefAddress[2][11]_i_140_n_0\
    );
\RefAddress[2][11]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_53_n_7\,
      I1 => \RefAddress_reg[2][11]_i_54_n_4\,
      I2 => \RefAddress_reg[2][11]_i_55_n_4\,
      I3 => \RefAddress_reg[2][11]_i_56_n_6\,
      I4 => \RefAddress[2][11]_i_57_n_0\,
      O => \RefAddress[2][11]_i_16_n_0\
    );
\RefAddress[2][11]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_27_n_7\,
      I1 => \RefAddress_reg[2][11]_i_26_n_6\,
      I2 => \RefAddress_reg[2][11]_i_58_n_7\,
      I3 => \RefAddress_reg[2][11]_i_54_n_7\,
      I4 => \RefAddress[2][11]_i_59_n_0\,
      O => \RefAddress[2][11]_i_17_n_0\
    );
\RefAddress[2][11]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(1),
      I1 => \RefAddress_reg[2][11]_i_27_n_5\,
      I2 => \RefAddress_reg[2][11]_i_55_n_5\,
      I3 => \RefAddress_reg[2][11]_i_60_n_3\,
      I4 => \RefAddress[2][11]_i_61_n_0\,
      O => \RefAddress[2][11]_i_18_n_0\
    );
\RefAddress[2][11]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_62_n_5\,
      I1 => \RefAddress_reg[2][11]_i_63_n_4\,
      I2 => \RefAddress_reg[2][11]_i_63_n_7\,
      I3 => \RefAddress_reg[2][11]_i_56_n_4\,
      I4 => \RefAddress[2][11]_i_64_n_0\,
      O => \RefAddress[2][11]_i_19_n_0\
    );
\RefAddress[2][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_9_n_6\,
      I1 => \RefAddress[2][11]_i_10_n_0\,
      I2 => \RefAddress_reg[2][11]_i_11_n_6\,
      I3 => \RefAddress[2][11]_i_8_n_0\,
      I4 => \RefAddress[2][11]_i_12_n_0\,
      O => \waveRefAddress_reg[0][10]_0\(11)
    );
\RefAddress[2][11]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_56_n_7\,
      I1 => \RefAddress_reg[2][11]_i_14_n_6\,
      I2 => \RefAddress_reg[2][11]_i_65_n_7\,
      I3 => \RefAddress_reg[2][11]_i_56_n_5\,
      I4 => \RefAddress[2][11]_i_66_n_0\,
      O => \RefAddress[2][11]_i_20_n_0\
    );
\RefAddress[2][11]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_24_n_7\,
      I1 => \RefAddress_reg[2][11]_i_27_n_6\,
      I2 => \RefAddress_reg[2][11]_i_65_n_6\,
      I3 => \RefAddress_reg[2][11]_i_67_n_5\,
      I4 => \RefAddress[2][11]_i_68_n_0\,
      O => \RefAddress[2][11]_i_21_n_0\
    );
\RefAddress[2][11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(0),
      I1 => \waveRefOutXCorr[6]_58\(0),
      I2 => \waveRefOutXCorr[3]_55\(1),
      I3 => \waveRefOutXCorr[3]_55\(0),
      O => \RefAddress[2][11]_i_22_n_0\
    );
\RefAddress[2][11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_54_n_6\,
      I1 => \RefAddress_reg[2][11]_i_53_n_6\,
      I2 => \RefAddress_reg[2][11]_i_28_n_7\,
      I3 => \RefAddress_reg[2][11]_i_23_n_6\,
      O => \RefAddress[2][11]_i_25_n_0\
    );
\RefAddress[2][11]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_65_n_4\,
      I1 => \RefAddress_reg[2][11]_i_67_n_4\,
      I2 => \RefAddress_reg[2][11]_i_58_n_4\,
      I3 => \RefAddress_reg[2][11]_i_58_n_5\,
      I4 => \RefAddress[2][11]_i_80_n_0\,
      O => \RefAddress[2][11]_i_29_n_0\
    );
\RefAddress[2][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => \RefAddress[2][11]_i_13_n_0\,
      I1 => \RefAddress_reg[2][11]_i_14_n_6\,
      I2 => \RefAddress_reg[2][11]_i_14_n_4\,
      I3 => \RefAddress_reg[2][11]_i_15_n_3\,
      I4 => \RefAddress_reg[2][11]_i_14_n_5\,
      O => \RefAddress[2][11]_i_3_n_0\
    );
\RefAddress[2][11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_81_n_4\,
      I1 => \RefAddress_reg[2][11]_i_31_n_7\,
      I2 => \RefAddress_reg[2][11]_i_81_n_5\,
      I3 => \RefAddress_reg[2][11]_i_81_n_7\,
      I4 => \RefAddress_reg[2][11]_i_81_n_6\,
      I5 => \RefAddress[2][11]_i_82_n_0\,
      O => \RefAddress[2][11]_i_30_n_0\
    );
\RefAddress[2][11]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_86_n_6\,
      I1 => \RefAddress_reg[2][11]_i_86_n_5\,
      I2 => \RefAddress_reg[2][11]_i_86_n_4\,
      I3 => \RefAddress_reg[2][11]_i_31_n_7\,
      I4 => \RefAddress_reg[2][11]_i_81_n_4\,
      I5 => \RefAddress[2][11]_i_87_n_0\,
      O => \RefAddress[2][11]_i_33_n_0\
    );
\RefAddress[2][11]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFBFB"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_36_n_4\,
      I1 => \RefAddress_reg[2][11]_i_43_n_3\,
      I2 => \RefAddress_reg[2][11]_i_36_n_5\,
      I3 => \RefAddress[2][11]_i_88_n_0\,
      I4 => \RefAddress[2][11]_i_89_n_0\,
      O => \RefAddress[2][11]_i_34_n_0\
    );
\RefAddress[2][11]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_90_n_4\,
      I1 => \RefAddress_reg[2][11]_i_36_n_7\,
      I2 => \RefAddress_reg[2][11]_i_90_n_5\,
      I3 => \RefAddress_reg[2][11]_i_90_n_7\,
      I4 => \RefAddress_reg[2][11]_i_90_n_6\,
      I5 => \RefAddress[2][11]_i_91_n_0\,
      O => \RefAddress[2][11]_i_35_n_0\
    );
\RefAddress[2][11]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFBFB"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_38_n_4\,
      I1 => \RefAddress_reg[2][0]_i_5_n_3\,
      I2 => \RefAddress_reg[2][11]_i_38_n_5\,
      I3 => \RefAddress[2][11]_i_95_n_0\,
      I4 => \RefAddress[2][11]_i_96_n_0\,
      O => \RefAddress[2][11]_i_37_n_0\
    );
\RefAddress[2][11]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_97_n_5\,
      I1 => \RefAddress_reg[2][11]_i_97_n_7\,
      I2 => \RefAddress_reg[2][11]_i_97_n_6\,
      I3 => \RefAddress[2][11]_i_101_n_0\,
      I4 => \RefAddress_reg[2][11]_i_97_n_4\,
      I5 => \RefAddress_reg[2][11]_i_38_n_7\,
      O => \RefAddress[2][11]_i_39_n_0\
    );
\RefAddress[2][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \RefAddress[2][11]_i_16_n_0\,
      I1 => \RefAddress[2][11]_i_17_n_0\,
      I2 => \RefAddress[2][11]_i_18_n_0\,
      I3 => \RefAddress[2][11]_i_19_n_0\,
      I4 => \RefAddress[2][11]_i_20_n_0\,
      I5 => \RefAddress[2][11]_i_21_n_0\,
      O => \RefAddress[2][11]_i_4_n_0\
    );
\RefAddress[2][11]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(11),
      O => \RefAddress[2][11]_i_40_n_0\
    );
\RefAddress[2][11]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(10),
      O => \RefAddress[2][11]_i_41_n_0\
    );
\RefAddress[2][11]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_102_n_6\,
      I1 => \RefAddress_reg[2][11]_i_102_n_5\,
      I2 => \RefAddress_reg[2][11]_i_102_n_4\,
      I3 => \RefAddress_reg[2][11]_i_36_n_7\,
      I4 => \RefAddress_reg[2][11]_i_90_n_4\,
      I5 => \RefAddress[2][11]_i_88_n_0\,
      O => \RefAddress[2][11]_i_42_n_0\
    );
\RefAddress[2][11]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(11),
      O => \RefAddress[2][11]_i_44_n_0\
    );
\RefAddress[2][11]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(10),
      O => \RefAddress[2][11]_i_45_n_0\
    );
\RefAddress[2][11]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => \RefAddress[2][11]_i_87_n_0\,
      I1 => \RefAddress[2][11]_i_105_n_0\,
      I2 => \RefAddress_reg[2][11]_i_31_n_4\,
      I3 => \RefAddress_reg[2][11]_i_32_n_3\,
      I4 => \RefAddress_reg[2][11]_i_31_n_5\,
      O => \RefAddress[2][11]_i_47_n_0\
    );
\RefAddress[2][11]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(0),
      I1 => \waveRefOutXCorr[3]_55\(1),
      I2 => \waveRefOutXCorr[3]_55\(2),
      I3 => \RefAddress_reg[2][11]_i_23_n_4\,
      I4 => \RefAddress_reg[2][11]_i_23_n_5\,
      I5 => \RefAddress_reg[2][11]_i_23_n_6\,
      O => \RefAddress[2][11]_i_49_n_0\
    );
\RefAddress[2][11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress[2][11]_i_22_n_0\,
      I1 => \RefAddress_reg[2][11]_i_23_n_4\,
      I2 => \RefAddress_reg[2][11]_i_23_n_5\,
      I3 => \RefAddress_reg[2][11]_i_14_n_7\,
      I4 => \RefAddress_reg[2][11]_i_24_n_4\,
      O => \RefAddress[2][11]_i_5_n_0\
    );
\RefAddress[2][11]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(13),
      O => \RefAddress[2][11]_i_50_n_0\
    );
\RefAddress[2][11]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(11),
      O => \RefAddress[2][11]_i_51_n_0\
    );
\RefAddress[2][11]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(10),
      O => \RefAddress[2][11]_i_52_n_0\
    );
\RefAddress[2][11]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_62_n_4\,
      I1 => \RefAddress_reg[2][11]_i_58_n_6\,
      I2 => \RefAddress_reg[2][11]_i_118_n_3\,
      I3 => \RefAddress_reg[2][11]_i_28_n_4\,
      O => \RefAddress[2][11]_i_57_n_0\
    );
\RefAddress[2][11]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_53_n_4\,
      I1 => \RefAddress_reg[2][11]_i_62_n_6\,
      I2 => \waveRefOutXCorr[3]_55\(2),
      I3 => \waveRefOutXCorr[4]_56\(1),
      O => \RefAddress[2][11]_i_59_n_0\
    );
\RefAddress[2][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \RefAddress[2][11]_i_25_n_0\,
      I1 => \RefAddress_reg[2][11]_i_26_n_7\,
      I2 => \RefAddress_reg[2][11]_i_27_n_4\,
      I3 => \RefAddress_reg[2][11]_i_28_n_5\,
      I4 => \waveRefOutXCorr[4]_56\(0),
      I5 => \RefAddress[2][11]_i_29_n_0\,
      O => \RefAddress[2][11]_i_6_n_0\
    );
\RefAddress[2][11]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_122_n_3\,
      I1 => \RefAddress_reg[2][11]_i_26_n_4\,
      I2 => \RefAddress_reg[2][11]_i_28_n_6\,
      I3 => \waveRefOutXCorr[5]_57\(1),
      O => \RefAddress[2][11]_i_61_n_0\
    );
\RefAddress[2][11]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_55_n_6\,
      I1 => \RefAddress_reg[2][11]_i_62_n_7\,
      I2 => \RefAddress_reg[2][11]_i_53_n_5\,
      I3 => \RefAddress_reg[2][11]_i_26_n_5\,
      O => \RefAddress[2][11]_i_64_n_0\
    );
\RefAddress[2][11]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_54_n_5\,
      I1 => \waveRefOutXCorr[7]_59\(1),
      I2 => \RefAddress_reg[2][11]_i_63_n_6\,
      I3 => \RefAddress_reg[2][11]_i_67_n_6\,
      O => \RefAddress[2][11]_i_66_n_0\
    );
\RefAddress[2][11]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_63_n_5\,
      I1 => \RefAddress_reg[2][11]_i_67_n_7\,
      I2 => \RefAddress_reg[2][11]_i_55_n_7\,
      I3 => \RefAddress_reg[2][11]_i_65_n_5\,
      O => \RefAddress[2][11]_i_68_n_0\
    );
\RefAddress[2][11]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(5),
      O => \RefAddress[2][11]_i_69_n_0\
    );
\RefAddress[2][11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4FF"
    )
        port map (
      I0 => \RefAddress[2][11]_i_30_n_0\,
      I1 => \RefAddress_reg[2][11]_i_31_n_6\,
      I2 => \RefAddress_reg[2][11]_i_31_n_5\,
      I3 => \RefAddress_reg[2][11]_i_32_n_3\,
      I4 => \RefAddress_reg[2][11]_i_31_n_4\,
      I5 => \RefAddress[2][11]_i_33_n_0\,
      O => \RefAddress[2][11]_i_7_n_0\
    );
\RefAddress[2][11]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(4),
      O => \RefAddress[2][11]_i_70_n_0\
    );
\RefAddress[2][11]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(3),
      O => \RefAddress[2][11]_i_71_n_0\
    );
\RefAddress[2][11]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(6),
      O => \RefAddress[2][11]_i_72_n_0\
    );
\RefAddress[2][11]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(6),
      O => \RefAddress[2][11]_i_73_n_0\
    );
\RefAddress[2][11]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(5),
      O => \RefAddress[2][11]_i_74_n_0\
    );
\RefAddress[2][11]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(4),
      O => \RefAddress[2][11]_i_75_n_0\
    );
\RefAddress[2][11]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(3),
      O => \RefAddress[2][11]_i_76_n_0\
    );
\RefAddress[2][11]_i_77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(5),
      O => \RefAddress[2][11]_i_77_n_0\
    );
\RefAddress[2][11]_i_78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(4),
      O => \RefAddress[2][11]_i_78_n_0\
    );
\RefAddress[2][11]_i_79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(3),
      O => \RefAddress[2][11]_i_79_n_0\
    );
\RefAddress[2][11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454545FF45FF45FF"
    )
        port map (
      I0 => \RefAddress[2][11]_i_34_n_0\,
      I1 => \RefAddress[2][11]_i_35_n_0\,
      I2 => \RefAddress_reg[2][11]_i_36_n_6\,
      I3 => \RefAddress[2][11]_i_37_n_0\,
      I4 => \RefAddress_reg[2][11]_i_38_n_6\,
      I5 => \RefAddress[2][11]_i_39_n_0\,
      O => \RefAddress[2][11]_i_8_n_0\
    );
\RefAddress[2][11]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_24_n_6\,
      I1 => \RefAddress_reg[2][11]_i_24_n_5\,
      I2 => \RefAddress_reg[2][11]_i_131_n_3\,
      I3 => \waveRefOutXCorr[5]_57\(0),
      O => \RefAddress[2][11]_i_80_n_0\
    );
\RefAddress[2][11]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_86_n_4\,
      I1 => \RefAddress_reg[2][11]_i_86_n_5\,
      I2 => \RefAddress_reg[2][11]_i_86_n_6\,
      I3 => \waveRefOutXCorr[2]_54\(0),
      I4 => \waveRefOutXCorr[2]_54\(1),
      I5 => \waveRefOutXCorr[2]_54\(2),
      O => \RefAddress[2][11]_i_82_n_0\
    );
\RefAddress[2][11]_i_83\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      O => \RefAddress[2][11]_i_83_n_0\
    );
\RefAddress[2][11]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(11),
      O => \RefAddress[2][11]_i_84_n_0\
    );
\RefAddress[2][11]_i_85\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(10),
      O => \RefAddress[2][11]_i_85_n_0\
    );
\RefAddress[2][11]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_81_n_6\,
      I1 => \RefAddress_reg[2][11]_i_81_n_7\,
      I2 => \RefAddress_reg[2][11]_i_81_n_5\,
      I3 => \RefAddress_reg[2][11]_i_31_n_6\,
      I4 => \RefAddress[4][11]_i_94_n_0\,
      I5 => \waveRefOutXCorr[2]_54\(2),
      O => \RefAddress[2][11]_i_87_n_0\
    );
\RefAddress[2][11]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_90_n_6\,
      I1 => \RefAddress_reg[2][11]_i_90_n_7\,
      I2 => \RefAddress_reg[2][11]_i_90_n_5\,
      I3 => \RefAddress_reg[2][11]_i_36_n_6\,
      I4 => \RefAddress[1][0]_i_11_n_0\,
      I5 => \waveRefOutXCorr[0]_52\(2),
      O => \RefAddress[2][11]_i_88_n_0\
    );
\RefAddress[2][11]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_90_n_4\,
      I1 => \RefAddress_reg[2][11]_i_36_n_7\,
      I2 => \RefAddress_reg[2][11]_i_102_n_4\,
      I3 => \RefAddress_reg[2][11]_i_102_n_5\,
      I4 => \RefAddress_reg[2][11]_i_102_n_6\,
      O => \RefAddress[2][11]_i_89_n_0\
    );
\RefAddress[2][11]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(0),
      I1 => \waveRefOutXCorr[0]_52\(1),
      I2 => \waveRefOutXCorr[0]_52\(2),
      I3 => \RefAddress_reg[2][11]_i_102_n_4\,
      I4 => \RefAddress_reg[2][11]_i_102_n_5\,
      I5 => \RefAddress_reg[2][11]_i_102_n_6\,
      O => \RefAddress[2][11]_i_91_n_0\
    );
\RefAddress[2][11]_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(13),
      O => \RefAddress[2][11]_i_92_n_0\
    );
\RefAddress[2][11]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(11),
      O => \RefAddress[2][11]_i_93_n_0\
    );
\RefAddress[2][11]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(10),
      O => \RefAddress[2][11]_i_94_n_0\
    );
\RefAddress[2][11]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_97_n_6\,
      I1 => \RefAddress_reg[2][11]_i_97_n_7\,
      I2 => \RefAddress_reg[2][11]_i_97_n_5\,
      I3 => \RefAddress_reg[2][11]_i_38_n_6\,
      I4 => \RefAddress[1][0]_i_13_n_0\,
      I5 => \waveRefOutXCorr[1]_53\(2),
      O => \RefAddress[2][11]_i_95_n_0\
    );
\RefAddress[2][11]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RefAddress_reg[2][11]_i_97_n_4\,
      I1 => \RefAddress_reg[2][11]_i_38_n_7\,
      I2 => \RefAddress_reg[2][0]_i_6_n_4\,
      I3 => \RefAddress_reg[2][0]_i_6_n_5\,
      I4 => \RefAddress_reg[2][0]_i_6_n_6\,
      O => \RefAddress[2][11]_i_96_n_0\
    );
\RefAddress[2][11]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(13),
      O => \RefAddress[2][11]_i_98_n_0\
    );
\RefAddress[2][11]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(11),
      O => \RefAddress[2][11]_i_99_n_0\
    );
\RefAddress[2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(1),
      I1 => \RefAddress[2][11]_i_10_n_0\,
      I2 => \waveRefOutXCorr[1]_53\(1),
      I3 => \RefAddress[2][11]_i_8_n_0\,
      I4 => \RefAddress[2][1]_i_2_n_0\,
      O => \waveRefAddress_reg[0][10]_0\(1)
    );
\RefAddress[2][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(1),
      I1 => \RefAddress[2][11]_i_30_n_0\,
      I2 => \RefAddress_reg[2][11]_i_31_n_6\,
      I3 => \RefAddress[2][11]_i_47_n_0\,
      I4 => \waveRefOutXCorr[2]_54\(1),
      O => \RefAddress[2][1]_i_2_n_0\
    );
\RefAddress[2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(2),
      I1 => \RefAddress[2][11]_i_10_n_0\,
      I2 => \waveRefOutXCorr[1]_53\(2),
      I3 => \RefAddress[2][11]_i_8_n_0\,
      I4 => \RefAddress[2][2]_i_2_n_0\,
      O => \waveRefAddress_reg[0][10]_0\(2)
    );
\RefAddress[2][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(2),
      I1 => \RefAddress[2][11]_i_30_n_0\,
      I2 => \RefAddress_reg[2][11]_i_31_n_6\,
      I3 => \RefAddress[2][11]_i_47_n_0\,
      I4 => \waveRefOutXCorr[2]_54\(2),
      O => \RefAddress[2][2]_i_2_n_0\
    );
\RefAddress[2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \RefAddress_reg[2][5]_i_2_n_6\,
      I1 => \RefAddress[2][11]_i_10_n_0\,
      I2 => \RefAddress_reg[2][5]_i_3_n_6\,
      I3 => \RefAddress[2][11]_i_8_n_0\,
      I4 => \RefAddress[2][3]_i_2_n_0\,
      O => \waveRefAddress_reg[0][10]_0\(3)
    );
\RefAddress[2][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \RefAddress_reg[2][5]_i_11_n_6\,
      I1 => \RefAddress[2][11]_i_30_n_0\,
      I2 => \RefAddress_reg[2][11]_i_31_n_6\,
      I3 => \RefAddress[2][11]_i_47_n_0\,
      I4 => \RefAddress_reg[2][5]_i_12_n_6\,
      O => \RefAddress[2][3]_i_2_n_0\
    );
\RefAddress[2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \RefAddress_reg[2][5]_i_2_n_5\,
      I1 => \RefAddress[2][11]_i_10_n_0\,
      I2 => \RefAddress_reg[2][5]_i_3_n_5\,
      I3 => \RefAddress[2][11]_i_8_n_0\,
      I4 => \RefAddress[2][4]_i_2_n_0\,
      O => \waveRefAddress_reg[0][10]_0\(4)
    );
\RefAddress[2][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \RefAddress_reg[2][5]_i_11_n_5\,
      I1 => \RefAddress[2][11]_i_30_n_0\,
      I2 => \RefAddress_reg[2][11]_i_31_n_6\,
      I3 => \RefAddress[2][11]_i_47_n_0\,
      I4 => \RefAddress_reg[2][5]_i_12_n_5\,
      O => \RefAddress[2][4]_i_2_n_0\
    );
\RefAddress[2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \RefAddress_reg[2][5]_i_2_n_4\,
      I1 => \RefAddress[2][11]_i_10_n_0\,
      I2 => \RefAddress_reg[2][5]_i_3_n_4\,
      I3 => \RefAddress[2][11]_i_8_n_0\,
      I4 => \RefAddress[2][5]_i_4_n_0\,
      O => \waveRefAddress_reg[0][10]_0\(5)
    );
\RefAddress[2][5]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(3),
      O => \RefAddress[2][5]_i_10_n_0\
    );
\RefAddress[2][5]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(5),
      O => \RefAddress[2][5]_i_13_n_0\
    );
\RefAddress[2][5]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(4),
      O => \RefAddress[2][5]_i_14_n_0\
    );
\RefAddress[2][5]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(3),
      O => \RefAddress[2][5]_i_15_n_0\
    );
\RefAddress[2][5]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(5),
      O => \RefAddress[2][5]_i_16_n_0\
    );
\RefAddress[2][5]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(4),
      O => \RefAddress[2][5]_i_17_n_0\
    );
\RefAddress[2][5]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(3),
      O => \RefAddress[2][5]_i_18_n_0\
    );
\RefAddress[2][5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \RefAddress_reg[2][5]_i_11_n_4\,
      I1 => \RefAddress[2][11]_i_30_n_0\,
      I2 => \RefAddress_reg[2][11]_i_31_n_6\,
      I3 => \RefAddress[2][11]_i_47_n_0\,
      I4 => \RefAddress_reg[2][5]_i_12_n_4\,
      O => \RefAddress[2][5]_i_4_n_0\
    );
\RefAddress[2][5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(5),
      O => \RefAddress[2][5]_i_5_n_0\
    );
\RefAddress[2][5]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(4),
      O => \RefAddress[2][5]_i_6_n_0\
    );
\RefAddress[2][5]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(3),
      O => \RefAddress[2][5]_i_7_n_0\
    );
\RefAddress[2][5]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(5),
      O => \RefAddress[2][5]_i_8_n_0\
    );
\RefAddress[2][5]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(4),
      O => \RefAddress[2][5]_i_9_n_0\
    );
\RefAddress[2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \RefAddress_reg[2][9]_i_2_n_7\,
      I1 => \RefAddress[2][11]_i_10_n_0\,
      I2 => \RefAddress_reg[2][9]_i_3_n_7\,
      I3 => \RefAddress[2][11]_i_8_n_0\,
      I4 => \RefAddress[2][6]_i_2_n_0\,
      O => \waveRefAddress_reg[0][10]_0\(6)
    );
\RefAddress[2][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \RefAddress_reg[2][9]_i_7_n_7\,
      I1 => \RefAddress[2][11]_i_30_n_0\,
      I2 => \RefAddress_reg[2][11]_i_31_n_6\,
      I3 => \RefAddress[2][11]_i_47_n_0\,
      I4 => \RefAddress_reg[2][9]_i_8_n_7\,
      O => \RefAddress[2][6]_i_2_n_0\
    );
\RefAddress[2][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \RefAddress_reg[2][9]_i_2_n_6\,
      I1 => \RefAddress[2][11]_i_10_n_0\,
      I2 => \RefAddress_reg[2][9]_i_3_n_6\,
      I3 => \RefAddress[2][11]_i_8_n_0\,
      I4 => \RefAddress[2][7]_i_2_n_0\,
      O => \waveRefAddress_reg[0][10]_0\(7)
    );
\RefAddress[2][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \RefAddress_reg[2][9]_i_7_n_6\,
      I1 => \RefAddress[2][11]_i_30_n_0\,
      I2 => \RefAddress_reg[2][11]_i_31_n_6\,
      I3 => \RefAddress[2][11]_i_47_n_0\,
      I4 => \RefAddress_reg[2][9]_i_8_n_6\,
      O => \RefAddress[2][7]_i_2_n_0\
    );
\RefAddress[2][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \RefAddress_reg[2][9]_i_2_n_5\,
      I1 => \RefAddress[2][11]_i_10_n_0\,
      I2 => \RefAddress_reg[2][9]_i_3_n_5\,
      I3 => \RefAddress[2][11]_i_8_n_0\,
      I4 => \RefAddress[2][8]_i_2_n_0\,
      O => \waveRefAddress_reg[0][10]_0\(8)
    );
\RefAddress[2][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \RefAddress_reg[2][9]_i_7_n_5\,
      I1 => \RefAddress[2][11]_i_30_n_0\,
      I2 => \RefAddress_reg[2][11]_i_31_n_6\,
      I3 => \RefAddress[2][11]_i_47_n_0\,
      I4 => \RefAddress_reg[2][9]_i_8_n_5\,
      O => \RefAddress[2][8]_i_2_n_0\
    );
\RefAddress[2][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \RefAddress_reg[2][9]_i_2_n_4\,
      I1 => \RefAddress[2][11]_i_10_n_0\,
      I2 => \RefAddress_reg[2][9]_i_3_n_4\,
      I3 => \RefAddress[2][11]_i_8_n_0\,
      I4 => \RefAddress[2][9]_i_4_n_0\,
      O => \waveRefAddress_reg[0][10]_0\(9)
    );
\RefAddress[2][9]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(6),
      O => \RefAddress[2][9]_i_10_n_0\
    );
\RefAddress[2][9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \RefAddress_reg[2][9]_i_7_n_4\,
      I1 => \RefAddress[2][11]_i_30_n_0\,
      I2 => \RefAddress_reg[2][11]_i_31_n_6\,
      I3 => \RefAddress[2][11]_i_47_n_0\,
      I4 => \RefAddress_reg[2][9]_i_8_n_4\,
      O => \RefAddress[2][9]_i_4_n_0\
    );
\RefAddress[2][9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(6),
      O => \RefAddress[2][9]_i_5_n_0\
    );
\RefAddress[2][9]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(6),
      O => \RefAddress[2][9]_i_6_n_0\
    );
\RefAddress[2][9]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(6),
      O => \RefAddress[2][9]_i_9_n_0\
    );
\RefAddress[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[3][0]_i_2_n_0\,
      I1 => \RefAddress[3][11]_i_4_n_0\,
      I2 => \waveRefOutXCorr[1]_53\(0),
      I3 => \RefAddress[3][11]_i_3_n_0\,
      I4 => \waveRefOutXCorr[0]_52\(0),
      O => \waveRefAddress_reg[1][9]_0\(0)
    );
\RefAddress[3][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(0),
      I1 => \RefAddress[3][11]_i_34_n_0\,
      I2 => \RefAddress_reg[3][11]_i_35_n_5\,
      I3 => \RefAddress[3][11]_i_39_n_0\,
      I4 => \waveRefOutXCorr[2]_54\(0),
      O => \RefAddress[3][0]_i_2_n_0\
    );
\RefAddress[3][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[3][10]_i_2_n_0\,
      I1 => \RefAddress[3][11]_i_4_n_0\,
      I2 => \RefAddress_reg[3][11]_i_10_n_6\,
      I3 => \RefAddress[3][11]_i_3_n_0\,
      I4 => \RefAddress_reg[3][11]_i_11_n_6\,
      O => \waveRefAddress_reg[1][9]_0\(10)
    );
\RefAddress[3][10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_38_n_6\,
      I1 => \RefAddress[3][11]_i_34_n_0\,
      I2 => \RefAddress_reg[3][11]_i_35_n_5\,
      I3 => \RefAddress[3][11]_i_39_n_0\,
      I4 => \RefAddress_reg[3][11]_i_40_n_6\,
      O => \RefAddress[3][10]_i_2_n_0\
    );
\RefAddress[3][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404400000000"
    )
        port map (
      I0 => \RefAddress[3][11]_i_3_n_0\,
      I1 => \RefAddress[3][11]_i_4_n_0\,
      I2 => \RefAddress[3][11]_i_5_n_0\,
      I3 => \RefAddress[3][11]_i_6_n_0\,
      I4 => \RefAddress[3][11]_i_7_n_0\,
      I5 => \RefAddress[3][11]_i_8_n_0\,
      O => \RefAddress[3][11]_i_8_0\(0)
    );
\RefAddress[3][11]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(5),
      O => \RefAddress[3][11]_i_100_n_0\
    );
\RefAddress[3][11]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(7),
      O => \RefAddress[3][11]_i_101_n_0\
    );
\RefAddress[3][11]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(5),
      O => \RefAddress[3][11]_i_102_n_0\
    );
\RefAddress[3][11]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(9),
      O => \RefAddress[3][11]_i_103_n_0\
    );
\RefAddress[3][11]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(9),
      O => \RefAddress[3][11]_i_104_n_0\
    );
\RefAddress[3][11]_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(4),
      O => \RefAddress[3][11]_i_105_n_0\
    );
\RefAddress[3][11]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(2),
      O => \RefAddress[3][11]_i_106_n_0\
    );
\RefAddress[3][11]_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(4),
      O => \RefAddress[3][11]_i_107_n_0\
    );
\RefAddress[3][11]_i_108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(2),
      O => \RefAddress[3][11]_i_108_n_0\
    );
\RefAddress[3][11]_i_109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(7),
      O => \RefAddress[3][11]_i_109_n_0\
    );
\RefAddress[3][11]_i_110\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(5),
      O => \RefAddress[3][11]_i_110_n_0\
    );
\RefAddress[3][11]_i_111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(7),
      O => \RefAddress[3][11]_i_111_n_0\
    );
\RefAddress[3][11]_i_112\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(5),
      O => \RefAddress[3][11]_i_112_n_0\
    );
\RefAddress[3][11]_i_113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(4),
      O => \RefAddress[3][11]_i_113_n_0\
    );
\RefAddress[3][11]_i_114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(2),
      O => \RefAddress[3][11]_i_114_n_0\
    );
\RefAddress[3][11]_i_115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(9),
      O => \RefAddress[3][11]_i_115_n_0\
    );
\RefAddress[3][11]_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(4),
      O => \RefAddress[3][11]_i_116_n_0\
    );
\RefAddress[3][11]_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(2),
      O => \RefAddress[3][11]_i_117_n_0\
    );
\RefAddress[3][11]_i_118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(13),
      O => \RefAddress[3][11]_i_118_n_0\
    );
\RefAddress[3][11]_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(13),
      O => \RefAddress[3][11]_i_119_n_0\
    );
\RefAddress[3][11]_i_120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(7),
      O => \RefAddress[3][11]_i_120_n_0\
    );
\RefAddress[3][11]_i_121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(5),
      O => \RefAddress[3][11]_i_121_n_0\
    );
\RefAddress[3][11]_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(13),
      O => \RefAddress[3][11]_i_122_n_0\
    );
\RefAddress[3][11]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(4),
      O => \RefAddress[3][11]_i_123_n_0\
    );
\RefAddress[3][11]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(2),
      O => \RefAddress[3][11]_i_124_n_0\
    );
\RefAddress[3][11]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(13),
      O => \RefAddress[3][11]_i_125_n_0\
    );
\RefAddress[3][11]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(9),
      O => \RefAddress[3][11]_i_126_n_0\
    );
\RefAddress[3][11]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(7),
      O => \RefAddress[3][11]_i_127_n_0\
    );
\RefAddress[3][11]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(5),
      O => \RefAddress[3][11]_i_128_n_0\
    );
\RefAddress[3][11]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(4),
      O => \RefAddress[3][11]_i_129_n_0\
    );
\RefAddress[3][11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_12_n_7\,
      I1 => \RefAddress_reg[3][11]_i_12_n_6\,
      I2 => \RefAddress_reg[3][11]_i_43_n_4\,
      I3 => \RefAddress_reg[3][11]_i_43_n_6\,
      I4 => \RefAddress_reg[3][11]_i_43_n_5\,
      I5 => \RefAddress[3][11]_i_45_n_0\,
      O => \RefAddress[3][11]_i_13_n_0\
    );
\RefAddress[3][11]_i_130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(2),
      O => \RefAddress[3][11]_i_130_n_0\
    );
\RefAddress[3][11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_46_n_5\,
      I1 => \RefAddress_reg[3][11]_i_46_n_4\,
      I2 => \RefAddress_reg[3][11]_i_43_n_7\,
      I3 => \RefAddress_reg[3][11]_i_12_n_6\,
      I4 => \RefAddress_reg[3][11]_i_12_n_7\,
      I5 => \RefAddress[3][11]_i_47_n_0\,
      O => \RefAddress[3][11]_i_14_n_0\
    );
\RefAddress[3][11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_49_n_5\,
      I1 => \RefAddress_reg[3][11]_i_49_n_4\,
      I2 => \RefAddress_reg[3][11]_i_50_n_7\,
      I3 => \RefAddress_reg[3][11]_i_17_n_6\,
      I4 => \RefAddress_reg[3][11]_i_17_n_7\,
      I5 => \RefAddress[3][11]_i_51_n_0\,
      O => \RefAddress[3][11]_i_16_n_0\
    );
\RefAddress[3][11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_17_n_7\,
      I1 => \RefAddress_reg[3][11]_i_17_n_6\,
      I2 => \RefAddress_reg[3][11]_i_50_n_4\,
      I3 => \RefAddress_reg[3][11]_i_50_n_6\,
      I4 => \RefAddress_reg[3][11]_i_50_n_5\,
      I5 => \RefAddress[3][11]_i_54_n_0\,
      O => \RefAddress[3][11]_i_19_n_0\
    );
\RefAddress[3][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[3][11]_i_9_n_0\,
      I1 => \RefAddress[3][11]_i_4_n_0\,
      I2 => \RefAddress_reg[3][11]_i_10_n_5\,
      I3 => \RefAddress[3][11]_i_3_n_0\,
      I4 => \RefAddress_reg[3][11]_i_11_n_5\,
      O => \waveRefAddress_reg[1][9]_0\(11)
    );
\RefAddress[3][11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_21_n_7\,
      I1 => \RefAddress_reg[3][11]_i_21_n_6\,
      I2 => \RefAddress_reg[3][11]_i_55_n_4\,
      I3 => \RefAddress_reg[3][11]_i_55_n_6\,
      I4 => \RefAddress_reg[3][11]_i_55_n_5\,
      I5 => \RefAddress[3][11]_i_56_n_0\,
      O => \RefAddress[3][11]_i_20_n_0\
    );
\RefAddress[3][11]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_59_n_4\,
      I1 => \RefAddress_reg[3][11]_i_60_n_6\,
      I2 => \RefAddress_reg[3][11]_i_61_n_4\,
      I3 => \RefAddress_reg[3][11]_i_62_n_4\,
      I4 => \RefAddress[3][11]_i_63_n_0\,
      O => \RefAddress[3][11]_i_23_n_0\
    );
\RefAddress[3][11]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_61_n_7\,
      I1 => \RefAddress_reg[3][11]_i_59_n_5\,
      I2 => \RefAddress_reg[3][11]_i_64_n_4\,
      I3 => \RefAddress_reg[3][11]_i_62_n_6\,
      I4 => \RefAddress[3][11]_i_65_n_0\,
      O => \RefAddress[3][11]_i_24_n_0\
    );
\RefAddress[3][11]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_66_n_7\,
      I1 => \RefAddress_reg[3][11]_i_67_n_5\,
      I2 => \RefAddress_reg[3][11]_i_68_n_5\,
      I3 => \RefAddress_reg[3][11]_i_69_n_6\,
      I4 => \RefAddress[3][11]_i_70_n_0\,
      O => \RefAddress[3][11]_i_25_n_0\
    );
\RefAddress[3][11]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_66_n_6\,
      I1 => \RefAddress_reg[3][11]_i_71_n_4\,
      I2 => \waveRefOutXCorr[4]_56\(0),
      I3 => \waveRefOutXCorr[5]_57\(0),
      I4 => \RefAddress[3][11]_i_72_n_0\,
      O => \RefAddress[3][11]_i_26_n_0\
    );
\RefAddress[3][11]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_73_n_7\,
      I1 => \RefAddress_reg[3][11]_i_74_n_2\,
      I2 => \RefAddress_reg[3][11]_i_55_n_6\,
      I3 => \RefAddress_reg[3][11]_i_75_n_4\,
      I4 => \RefAddress[3][11]_i_76_n_0\,
      O => \RefAddress[3][11]_i_27_n_0\
    );
\RefAddress[3][11]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_68_n_4\,
      I1 => \RefAddress_reg[3][11]_i_69_n_7\,
      I2 => \RefAddress_reg[3][11]_i_77_n_7\,
      I3 => \RefAddress_reg[3][11]_i_62_n_5\,
      I4 => \RefAddress[3][11]_i_78_n_0\,
      O => \RefAddress[3][11]_i_28_n_0\
    );
\RefAddress[3][11]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_21_n_6\,
      I1 => \RefAddress_reg[3][11]_i_21_n_7\,
      I2 => \RefAddress_reg[3][11]_i_55_n_7\,
      I3 => \RefAddress_reg[3][11]_i_79_n_4\,
      I4 => \RefAddress[2][11]_i_22_n_0\,
      O => \RefAddress[3][11]_i_29_n_0\
    );
\RefAddress[3][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000D0000"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_12_n_5\,
      I1 => \RefAddress[3][11]_i_13_n_0\,
      I2 => \RefAddress[3][11]_i_14_n_0\,
      I3 => \RefAddress_reg[3][11]_i_12_n_4\,
      I4 => \RefAddress_reg[3][11]_i_15_n_2\,
      I5 => \RefAddress_reg[3][11]_i_15_n_7\,
      O => \RefAddress[3][11]_i_3_n_0\
    );
\RefAddress[3][11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_80_n_2\,
      I1 => \RefAddress_reg[3][11]_i_67_n_6\,
      I2 => \RefAddress_reg[3][11]_i_80_n_7\,
      I3 => \RefAddress_reg[3][11]_i_81_n_5\,
      O => \RefAddress[3][11]_i_30_n_0\
    );
\RefAddress[3][11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_64_n_5\,
      I1 => \RefAddress_reg[3][11]_i_75_n_5\,
      I2 => \RefAddress_reg[3][11]_i_75_n_7\,
      I3 => \RefAddress_reg[1][11]_i_55_n_7\,
      O => \RefAddress[3][11]_i_31_n_0\
    );
\RefAddress[3][11]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_66_n_5\,
      I1 => \RefAddress_reg[3][11]_i_55_n_5\,
      I2 => \RefAddress_reg[3][11]_i_79_n_6\,
      I3 => \RefAddress_reg[3][11]_i_81_n_4\,
      O => \RefAddress[3][11]_i_32_n_0\
    );
\RefAddress[3][11]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_68_n_6\,
      I1 => \RefAddress_reg[3][11]_i_66_n_4\,
      I2 => \RefAddress_reg[3][11]_i_74_n_7\,
      I3 => \RefAddress_reg[3][11]_i_61_n_5\,
      O => \RefAddress[3][11]_i_33_n_0\
    );
\RefAddress[3][11]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_35_n_7\,
      I1 => \RefAddress_reg[3][11]_i_35_n_6\,
      I2 => \RefAddress_reg[3][11]_i_82_n_4\,
      I3 => \RefAddress_reg[3][11]_i_82_n_6\,
      I4 => \RefAddress_reg[3][11]_i_82_n_5\,
      I5 => \RefAddress[3][11]_i_83_n_0\,
      O => \RefAddress[3][11]_i_34_n_0\
    );
\RefAddress[3][11]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_86_n_5\,
      I1 => \RefAddress_reg[3][11]_i_86_n_4\,
      I2 => \RefAddress_reg[3][11]_i_82_n_7\,
      I3 => \RefAddress_reg[3][11]_i_35_n_6\,
      I4 => \RefAddress_reg[3][11]_i_35_n_7\,
      I5 => \RefAddress[3][11]_i_87_n_0\,
      O => \RefAddress[3][11]_i_37_n_0\
    );
\RefAddress[3][11]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => \RefAddress[3][11]_i_87_n_0\,
      I1 => \RefAddress[3][11]_i_89_n_0\,
      I2 => \RefAddress_reg[3][11]_i_36_n_7\,
      I3 => \RefAddress_reg[3][11]_i_36_n_2\,
      I4 => \RefAddress_reg[3][11]_i_35_n_4\,
      O => \RefAddress[3][11]_i_39_n_0\
    );
\RefAddress[3][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEFFFFFFFEF"
    )
        port map (
      I0 => \RefAddress[3][11]_i_16_n_0\,
      I1 => \RefAddress_reg[3][11]_i_17_n_4\,
      I2 => \RefAddress_reg[3][11]_i_18_n_2\,
      I3 => \RefAddress_reg[3][11]_i_18_n_7\,
      I4 => \RefAddress_reg[3][11]_i_17_n_5\,
      I5 => \RefAddress[3][11]_i_19_n_0\,
      O => \RefAddress[3][11]_i_4_n_0\
    );
\RefAddress[3][11]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(9),
      O => \RefAddress[3][11]_i_41_n_0\
    );
\RefAddress[3][11]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(9),
      O => \RefAddress[3][11]_i_42_n_0\
    );
\RefAddress[3][11]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(9),
      O => \RefAddress[3][11]_i_44_n_0\
    );
\RefAddress[3][11]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_43_n_7\,
      I1 => \RefAddress_reg[3][11]_i_46_n_4\,
      I2 => \RefAddress_reg[3][11]_i_46_n_5\,
      I3 => \waveRefOutXCorr[0]_52\(0),
      I4 => \waveRefOutXCorr[0]_52\(1),
      I5 => \RefAddress_reg[3][11]_i_46_n_6\,
      O => \RefAddress[3][11]_i_45_n_0\
    );
\RefAddress[3][11]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_43_n_5\,
      I1 => \RefAddress_reg[3][11]_i_43_n_6\,
      I2 => \RefAddress_reg[3][11]_i_43_n_4\,
      I3 => \RefAddress_reg[3][11]_i_12_n_5\,
      I4 => \RefAddress[1][0]_i_11_n_0\,
      I5 => \RefAddress_reg[3][11]_i_46_n_6\,
      O => \RefAddress[3][11]_i_47_n_0\
    );
\RefAddress[3][11]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(13),
      O => \RefAddress[3][11]_i_48_n_0\
    );
\RefAddress[3][11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => \RefAddress[3][11]_i_20_n_0\,
      I1 => \RefAddress_reg[3][11]_i_21_n_5\,
      I2 => \RefAddress_reg[3][11]_i_21_n_4\,
      I3 => \RefAddress_reg[3][11]_i_22_n_2\,
      I4 => \RefAddress_reg[3][11]_i_22_n_7\,
      O => \RefAddress[3][11]_i_5_n_0\
    );
\RefAddress[3][11]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_50_n_5\,
      I1 => \RefAddress_reg[3][11]_i_50_n_6\,
      I2 => \RefAddress_reg[3][11]_i_50_n_4\,
      I3 => \RefAddress_reg[3][11]_i_17_n_5\,
      I4 => \RefAddress[1][0]_i_13_n_0\,
      I5 => \RefAddress_reg[3][11]_i_49_n_6\,
      O => \RefAddress[3][11]_i_51_n_0\
    );
\RefAddress[3][11]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(9),
      O => \RefAddress[3][11]_i_52_n_0\
    );
\RefAddress[3][11]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(13),
      O => \RefAddress[3][11]_i_53_n_0\
    );
\RefAddress[3][11]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(0),
      I1 => \waveRefOutXCorr[1]_53\(1),
      I2 => \RefAddress_reg[3][11]_i_49_n_6\,
      I3 => \RefAddress_reg[3][11]_i_50_n_7\,
      I4 => \RefAddress_reg[3][11]_i_49_n_4\,
      I5 => \RefAddress_reg[3][11]_i_49_n_5\,
      O => \RefAddress[3][11]_i_54_n_0\
    );
\RefAddress[3][11]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(0),
      I1 => \waveRefOutXCorr[3]_55\(1),
      I2 => \RefAddress_reg[3][11]_i_79_n_6\,
      I3 => \RefAddress_reg[3][11]_i_55_n_7\,
      I4 => \RefAddress_reg[3][11]_i_79_n_4\,
      I5 => \RefAddress_reg[3][11]_i_79_n_5\,
      O => \RefAddress[3][11]_i_56_n_0\
    );
\RefAddress[3][11]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(9),
      O => \RefAddress[3][11]_i_57_n_0\
    );
\RefAddress[3][11]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(13),
      O => \RefAddress[3][11]_i_58_n_0\
    );
\RefAddress[3][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \RefAddress[3][11]_i_23_n_0\,
      I1 => \RefAddress[3][11]_i_24_n_0\,
      I2 => \RefAddress[3][11]_i_25_n_0\,
      I3 => \RefAddress[3][11]_i_26_n_0\,
      I4 => \RefAddress[3][11]_i_27_n_0\,
      I5 => \RefAddress[3][11]_i_28_n_0\,
      O => \RefAddress[3][11]_i_6_n_0\
    );
\RefAddress[3][11]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_67_n_4\,
      I1 => \RefAddress_reg[3][11]_i_61_n_6\,
      I2 => \RefAddress_reg[3][11]_i_60_n_4\,
      I3 => \RefAddress_reg[3][11]_i_59_n_6\,
      O => \RefAddress[3][11]_i_63_n_0\
    );
\RefAddress[3][11]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_69_n_4\,
      I1 => \RefAddress_reg[3][11]_i_64_n_6\,
      I2 => \RefAddress_reg[3][11]_i_67_n_7\,
      I3 => \RefAddress_reg[3][11]_i_79_n_5\,
      O => \RefAddress[3][11]_i_65_n_0\
    );
\RefAddress[3][11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress[3][11]_i_29_n_0\,
      I1 => \RefAddress[3][11]_i_30_n_0\,
      I2 => \RefAddress[3][11]_i_31_n_0\,
      I3 => \RefAddress[3][11]_i_32_n_0\,
      I4 => \RefAddress[3][11]_i_33_n_0\,
      O => \RefAddress[3][11]_i_7_n_0\
    );
\RefAddress[3][11]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_60_n_7\,
      I1 => \RefAddress_reg[3][11]_i_59_n_7\,
      I2 => \RefAddress_reg[3][11]_i_21_n_5\,
      I3 => \RefAddress_reg[3][11]_i_60_n_7\,
      O => \RefAddress[3][11]_i_70_n_0\
    );
\RefAddress[3][11]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_71_n_6\,
      I1 => \RefAddress_reg[3][11]_i_69_n_5\,
      I2 => \RefAddress_reg[1][11]_i_52_n_7\,
      I3 => \RefAddress_reg[3][11]_i_81_n_6\,
      O => \RefAddress[3][11]_i_72_n_0\
    );
\RefAddress[3][11]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_77_n_2\,
      I1 => \RefAddress_reg[3][11]_i_60_n_5\,
      I2 => \RefAddress_reg[3][11]_i_75_n_6\,
      I3 => \RefAddress_reg[3][11]_i_55_n_4\,
      O => \RefAddress[3][11]_i_76_n_0\
    );
\RefAddress[3][11]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_65_n_7\,
      I1 => \RefAddress_reg[3][11]_i_81_n_7\,
      I2 => \RefAddress_reg[3][11]_i_73_n_2\,
      I3 => \RefAddress_reg[3][11]_i_71_n_5\,
      O => \RefAddress[3][11]_i_78_n_0\
    );
\RefAddress[3][11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4FF"
    )
        port map (
      I0 => \RefAddress[3][11]_i_34_n_0\,
      I1 => \RefAddress_reg[3][11]_i_35_n_5\,
      I2 => \RefAddress_reg[3][11]_i_35_n_4\,
      I3 => \RefAddress_reg[3][11]_i_36_n_2\,
      I4 => \RefAddress_reg[3][11]_i_36_n_7\,
      I5 => \RefAddress[3][11]_i_37_n_0\,
      O => \RefAddress[3][11]_i_8_n_0\
    );
\RefAddress[3][11]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_82_n_7\,
      I1 => \RefAddress_reg[3][11]_i_86_n_4\,
      I2 => \RefAddress_reg[3][11]_i_86_n_5\,
      I3 => \waveRefOutXCorr[2]_54\(0),
      I4 => \waveRefOutXCorr[2]_54\(1),
      I5 => \RefAddress_reg[3][11]_i_86_n_6\,
      O => \RefAddress[3][11]_i_83_n_0\
    );
\RefAddress[3][11]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(9),
      O => \RefAddress[3][11]_i_84_n_0\
    );
\RefAddress[3][11]_i_85\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(13),
      O => \RefAddress[3][11]_i_85_n_0\
    );
\RefAddress[3][11]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_82_n_5\,
      I1 => \RefAddress_reg[3][11]_i_82_n_6\,
      I2 => \RefAddress_reg[3][11]_i_82_n_4\,
      I3 => \RefAddress_reg[3][11]_i_35_n_5\,
      I4 => \RefAddress[4][11]_i_94_n_0\,
      I5 => \RefAddress_reg[3][11]_i_86_n_6\,
      O => \RefAddress[3][11]_i_87_n_0\
    );
\RefAddress[3][11]_i_88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(9),
      O => \RefAddress[3][11]_i_88_n_0\
    );
\RefAddress[3][11]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_35_n_7\,
      I1 => \RefAddress_reg[3][11]_i_35_n_6\,
      I2 => \RefAddress_reg[3][11]_i_82_n_7\,
      I3 => \RefAddress_reg[3][11]_i_86_n_4\,
      I4 => \RefAddress_reg[3][11]_i_86_n_5\,
      O => \RefAddress[3][11]_i_89_n_0\
    );
\RefAddress[3][11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_38_n_5\,
      I1 => \RefAddress[3][11]_i_34_n_0\,
      I2 => \RefAddress_reg[3][11]_i_35_n_5\,
      I3 => \RefAddress[3][11]_i_39_n_0\,
      I4 => \RefAddress_reg[3][11]_i_40_n_5\,
      O => \RefAddress[3][11]_i_9_n_0\
    );
\RefAddress[3][11]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(9),
      O => \RefAddress[3][11]_i_90_n_0\
    );
\RefAddress[3][11]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(7),
      O => \RefAddress[3][11]_i_91_n_0\
    );
\RefAddress[3][11]_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(5),
      O => \RefAddress[3][11]_i_92_n_0\
    );
\RefAddress[3][11]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(4),
      O => \RefAddress[3][11]_i_93_n_0\
    );
\RefAddress[3][11]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(2),
      O => \RefAddress[3][11]_i_94_n_0\
    );
\RefAddress[3][11]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(4),
      O => \RefAddress[3][11]_i_95_n_0\
    );
\RefAddress[3][11]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(2),
      O => \RefAddress[3][11]_i_96_n_0\
    );
\RefAddress[3][11]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(7),
      O => \RefAddress[3][11]_i_97_n_0\
    );
\RefAddress[3][11]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(5),
      O => \RefAddress[3][11]_i_98_n_0\
    );
\RefAddress[3][11]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(7),
      O => \RefAddress[3][11]_i_99_n_0\
    );
\RefAddress[3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[3][1]_i_2_n_0\,
      I1 => \RefAddress[3][11]_i_4_n_0\,
      I2 => \waveRefOutXCorr[1]_53\(1),
      I3 => \RefAddress[3][11]_i_3_n_0\,
      I4 => \waveRefOutXCorr[0]_52\(1),
      O => \waveRefAddress_reg[1][9]_0\(1)
    );
\RefAddress[3][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(1),
      I1 => \RefAddress[3][11]_i_34_n_0\,
      I2 => \RefAddress_reg[3][11]_i_35_n_5\,
      I3 => \RefAddress[3][11]_i_39_n_0\,
      I4 => \waveRefOutXCorr[2]_54\(1),
      O => \RefAddress[3][1]_i_2_n_0\
    );
\RefAddress[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[3][2]_i_2_n_0\,
      I1 => \RefAddress[3][11]_i_4_n_0\,
      I2 => \RefAddress_reg[3][4]_i_3_n_6\,
      I3 => \RefAddress[3][11]_i_3_n_0\,
      I4 => \RefAddress_reg[3][4]_i_4_n_6\,
      O => \waveRefAddress_reg[1][9]_0\(2)
    );
\RefAddress[3][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[3][4]_i_5_n_6\,
      I1 => \RefAddress[3][11]_i_34_n_0\,
      I2 => \RefAddress_reg[3][11]_i_35_n_5\,
      I3 => \RefAddress[3][11]_i_39_n_0\,
      I4 => \RefAddress_reg[3][4]_i_6_n_6\,
      O => \RefAddress[3][2]_i_2_n_0\
    );
\RefAddress[3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[3][3]_i_2_n_0\,
      I1 => \RefAddress[3][11]_i_4_n_0\,
      I2 => \RefAddress_reg[3][4]_i_3_n_5\,
      I3 => \RefAddress[3][11]_i_3_n_0\,
      I4 => \RefAddress_reg[3][4]_i_4_n_5\,
      O => \waveRefAddress_reg[1][9]_0\(3)
    );
\RefAddress[3][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[3][4]_i_5_n_5\,
      I1 => \RefAddress[3][11]_i_34_n_0\,
      I2 => \RefAddress_reg[3][11]_i_35_n_5\,
      I3 => \RefAddress[3][11]_i_39_n_0\,
      I4 => \RefAddress_reg[3][4]_i_6_n_5\,
      O => \RefAddress[3][3]_i_2_n_0\
    );
\RefAddress[3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[3][4]_i_2_n_0\,
      I1 => \RefAddress[3][11]_i_4_n_0\,
      I2 => \RefAddress_reg[3][4]_i_3_n_4\,
      I3 => \RefAddress[3][11]_i_3_n_0\,
      I4 => \RefAddress_reg[3][4]_i_4_n_4\,
      O => \waveRefAddress_reg[1][9]_0\(4)
    );
\RefAddress[3][4]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(2),
      O => \RefAddress[3][4]_i_10_n_0\
    );
\RefAddress[3][4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(4),
      O => \RefAddress[3][4]_i_11_n_0\
    );
\RefAddress[3][4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(2),
      O => \RefAddress[3][4]_i_12_n_0\
    );
\RefAddress[3][4]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(4),
      O => \RefAddress[3][4]_i_13_n_0\
    );
\RefAddress[3][4]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(2),
      O => \RefAddress[3][4]_i_14_n_0\
    );
\RefAddress[3][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[3][4]_i_5_n_4\,
      I1 => \RefAddress[3][11]_i_34_n_0\,
      I2 => \RefAddress_reg[3][11]_i_35_n_5\,
      I3 => \RefAddress[3][11]_i_39_n_0\,
      I4 => \RefAddress_reg[3][4]_i_6_n_4\,
      O => \RefAddress[3][4]_i_2_n_0\
    );
\RefAddress[3][4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(4),
      O => \RefAddress[3][4]_i_7_n_0\
    );
\RefAddress[3][4]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(2),
      O => \RefAddress[3][4]_i_8_n_0\
    );
\RefAddress[3][4]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(4),
      O => \RefAddress[3][4]_i_9_n_0\
    );
\RefAddress[3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[3][5]_i_2_n_0\,
      I1 => \RefAddress[3][11]_i_4_n_0\,
      I2 => \RefAddress_reg[3][8]_i_3_n_7\,
      I3 => \RefAddress[3][11]_i_3_n_0\,
      I4 => \RefAddress_reg[3][8]_i_4_n_7\,
      O => \waveRefAddress_reg[1][9]_0\(5)
    );
\RefAddress[3][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[3][8]_i_5_n_7\,
      I1 => \RefAddress[3][11]_i_34_n_0\,
      I2 => \RefAddress_reg[3][11]_i_35_n_5\,
      I3 => \RefAddress[3][11]_i_39_n_0\,
      I4 => \RefAddress_reg[3][8]_i_6_n_7\,
      O => \RefAddress[3][5]_i_2_n_0\
    );
\RefAddress[3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[3][6]_i_2_n_0\,
      I1 => \RefAddress[3][11]_i_4_n_0\,
      I2 => \RefAddress_reg[3][8]_i_3_n_6\,
      I3 => \RefAddress[3][11]_i_3_n_0\,
      I4 => \RefAddress_reg[3][8]_i_4_n_6\,
      O => \waveRefAddress_reg[1][9]_0\(6)
    );
\RefAddress[3][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[3][8]_i_5_n_6\,
      I1 => \RefAddress[3][11]_i_34_n_0\,
      I2 => \RefAddress_reg[3][11]_i_35_n_5\,
      I3 => \RefAddress[3][11]_i_39_n_0\,
      I4 => \RefAddress_reg[3][8]_i_6_n_6\,
      O => \RefAddress[3][6]_i_2_n_0\
    );
\RefAddress[3][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[3][7]_i_2_n_0\,
      I1 => \RefAddress[3][11]_i_4_n_0\,
      I2 => \RefAddress_reg[3][8]_i_3_n_5\,
      I3 => \RefAddress[3][11]_i_3_n_0\,
      I4 => \RefAddress_reg[3][8]_i_4_n_5\,
      O => \waveRefAddress_reg[1][9]_0\(7)
    );
\RefAddress[3][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[3][8]_i_5_n_5\,
      I1 => \RefAddress[3][11]_i_34_n_0\,
      I2 => \RefAddress_reg[3][11]_i_35_n_5\,
      I3 => \RefAddress[3][11]_i_39_n_0\,
      I4 => \RefAddress_reg[3][8]_i_6_n_5\,
      O => \RefAddress[3][7]_i_2_n_0\
    );
\RefAddress[3][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[3][8]_i_2_n_0\,
      I1 => \RefAddress[3][11]_i_4_n_0\,
      I2 => \RefAddress_reg[3][8]_i_3_n_4\,
      I3 => \RefAddress[3][11]_i_3_n_0\,
      I4 => \RefAddress_reg[3][8]_i_4_n_4\,
      O => \waveRefAddress_reg[1][9]_0\(8)
    );
\RefAddress[3][8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(5),
      O => \RefAddress[3][8]_i_10_n_0\
    );
\RefAddress[3][8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(7),
      O => \RefAddress[3][8]_i_11_n_0\
    );
\RefAddress[3][8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(5),
      O => \RefAddress[3][8]_i_12_n_0\
    );
\RefAddress[3][8]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(7),
      O => \RefAddress[3][8]_i_13_n_0\
    );
\RefAddress[3][8]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(5),
      O => \RefAddress[3][8]_i_14_n_0\
    );
\RefAddress[3][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[3][8]_i_5_n_4\,
      I1 => \RefAddress[3][11]_i_34_n_0\,
      I2 => \RefAddress_reg[3][11]_i_35_n_5\,
      I3 => \RefAddress[3][11]_i_39_n_0\,
      I4 => \RefAddress_reg[3][8]_i_6_n_4\,
      O => \RefAddress[3][8]_i_2_n_0\
    );
\RefAddress[3][8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(7),
      O => \RefAddress[3][8]_i_7_n_0\
    );
\RefAddress[3][8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(5),
      O => \RefAddress[3][8]_i_8_n_0\
    );
\RefAddress[3][8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(7),
      O => \RefAddress[3][8]_i_9_n_0\
    );
\RefAddress[3][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[3][9]_i_2_n_0\,
      I1 => \RefAddress[3][11]_i_4_n_0\,
      I2 => \RefAddress_reg[3][11]_i_10_n_7\,
      I3 => \RefAddress[3][11]_i_3_n_0\,
      I4 => \RefAddress_reg[3][11]_i_11_n_7\,
      O => \waveRefAddress_reg[1][9]_0\(9)
    );
\RefAddress[3][9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[3][11]_i_38_n_7\,
      I1 => \RefAddress[3][11]_i_34_n_0\,
      I2 => \RefAddress_reg[3][11]_i_35_n_5\,
      I3 => \RefAddress[3][11]_i_39_n_0\,
      I4 => \RefAddress_reg[3][11]_i_40_n_7\,
      O => \RefAddress[3][9]_i_2_n_0\
    );
\RefAddress[4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(0),
      I1 => \RefAddress[4][11]_i_10_n_0\,
      I2 => \RefAddress[4][0]_i_2_n_0\,
      I3 => \RefAddress[4][11]_i_12_n_0\,
      I4 => \waveRefOutXCorr[1]_53\(0),
      O => \RefAddress_reg[4][11]_i_13_0\(0)
    );
\RefAddress[4][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(0),
      I1 => \RefAddress[4][11]_i_34_n_0\,
      I2 => \RefAddress_reg[4][11]_i_35_n_7\,
      I3 => \RefAddress[4][11]_i_41_n_0\,
      I4 => \waveRefOutXCorr[2]_54\(0),
      O => \RefAddress[4][0]_i_2_n_0\
    );
\RefAddress[4][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \RefAddress_reg[4][10]_i_2_n_4\,
      I1 => \RefAddress[4][11]_i_8_n_0\,
      I2 => \RefAddress_reg[4][10]_i_3_n_4\,
      I3 => \RefAddress[4][11]_i_7_n_0\,
      I4 => \RefAddress[4][10]_i_4_n_0\,
      O => \RefAddress_reg[4][11]_i_13_0\(10)
    );
\RefAddress[4][10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_37_n_4\,
      I1 => \RefAddress_reg[4][11]_i_33_n_7\,
      I2 => \RefAddress[4][11]_i_32_n_0\,
      I3 => \RefAddress[4][11]_i_31_n_0\,
      I4 => \RefAddress_reg[4][11]_i_44_n_4\,
      O => \RefAddress[4][10]_i_4_n_0\
    );
\RefAddress[4][10]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(7),
      O => \RefAddress[4][10]_i_5_n_0\
    );
\RefAddress[4][10]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(7),
      O => \RefAddress[4][10]_i_6_n_0\
    );
\RefAddress[4][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABA000000000000"
    )
        port map (
      I0 => \RefAddress[4][11]_i_3_n_0\,
      I1 => \RefAddress[4][11]_i_4_n_0\,
      I2 => \RefAddress[4][11]_i_5_n_0\,
      I3 => \RefAddress[4][11]_i_6_n_0\,
      I4 => \RefAddress[4][11]_i_7_n_0\,
      I5 => \RefAddress[4][11]_i_8_n_0\,
      O => \waveRefAddress_reg[6][1]_0\(0)
    );
\RefAddress[4][11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000D0000"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_33_n_7\,
      I1 => \RefAddress[4][11]_i_32_n_0\,
      I2 => \RefAddress[4][11]_i_39_n_0\,
      I3 => \RefAddress_reg[4][11]_i_33_n_6\,
      I4 => \RefAddress_reg[4][11]_i_33_n_0\,
      I5 => \RefAddress_reg[4][11]_i_33_n_5\,
      O => \RefAddress[4][11]_i_10_n_0\
    );
\RefAddress[4][11]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(7),
      O => \RefAddress[4][11]_i_100_n_0\
    );
\RefAddress[4][11]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(7),
      O => \RefAddress[4][11]_i_101_n_0\
    );
\RefAddress[4][11]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(6),
      O => \RefAddress[4][11]_i_102_n_0\
    );
\RefAddress[4][11]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(5),
      O => \RefAddress[4][11]_i_103_n_0\
    );
\RefAddress[4][11]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(4),
      O => \RefAddress[4][11]_i_104_n_0\
    );
\RefAddress[4][11]_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(6),
      O => \RefAddress[4][11]_i_105_n_0\
    );
\RefAddress[4][11]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(5),
      O => \RefAddress[4][11]_i_106_n_0\
    );
\RefAddress[4][11]_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(4),
      O => \RefAddress[4][11]_i_107_n_0\
    );
\RefAddress[4][11]_i_108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(7),
      O => \RefAddress[4][11]_i_108_n_0\
    );
\RefAddress[4][11]_i_109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(12),
      O => \RefAddress[4][11]_i_109_n_0\
    );
\RefAddress[4][11]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_40_n_7\,
      I1 => \RefAddress[4][11]_i_34_n_0\,
      I2 => \RefAddress_reg[4][11]_i_35_n_7\,
      I3 => \RefAddress[4][11]_i_41_n_0\,
      I4 => \RefAddress_reg[4][11]_i_42_n_7\,
      O => \RefAddress[4][11]_i_11_n_0\
    );
\RefAddress[4][11]_i_110\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(11),
      O => \RefAddress[4][11]_i_110_n_0\
    );
\RefAddress[4][11]_i_111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(6),
      O => \RefAddress[4][11]_i_111_n_0\
    );
\RefAddress[4][11]_i_112\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(5),
      O => \RefAddress[4][11]_i_112_n_0\
    );
\RefAddress[4][11]_i_113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(4),
      O => \RefAddress[4][11]_i_113_n_0\
    );
\RefAddress[4][11]_i_114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(7),
      O => \RefAddress[4][11]_i_114_n_0\
    );
\RefAddress[4][11]_i_115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(12),
      O => \RefAddress[4][11]_i_115_n_0\
    );
\RefAddress[4][11]_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(11),
      O => \RefAddress[4][11]_i_116_n_0\
    );
\RefAddress[4][11]_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(12),
      O => \RefAddress[4][11]_i_117_n_0\
    );
\RefAddress[4][11]_i_118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(11),
      O => \RefAddress[4][11]_i_118_n_0\
    );
\RefAddress[4][11]_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(6),
      O => \RefAddress[4][11]_i_119_n_0\
    );
\RefAddress[4][11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEFFFFFFFEF"
    )
        port map (
      I0 => \RefAddress[4][11]_i_43_n_0\,
      I1 => \RefAddress_reg[4][11]_i_29_n_5\,
      I2 => \RefAddress_reg[4][11]_i_29_n_0\,
      I3 => \RefAddress_reg[4][11]_i_29_n_6\,
      I4 => \RefAddress_reg[4][11]_i_29_n_7\,
      I5 => \RefAddress[4][11]_i_28_n_0\,
      O => \RefAddress[4][11]_i_12_n_0\
    );
\RefAddress[4][11]_i_120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(5),
      O => \RefAddress[4][11]_i_120_n_0\
    );
\RefAddress[4][11]_i_121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(4),
      O => \RefAddress[4][11]_i_121_n_0\
    );
\RefAddress[4][11]_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(7),
      O => \RefAddress[4][11]_i_122_n_0\
    );
\RefAddress[4][11]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(6),
      O => \RefAddress[4][11]_i_123_n_0\
    );
\RefAddress[4][11]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(5),
      O => \RefAddress[4][11]_i_124_n_0\
    );
\RefAddress[4][11]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(4),
      O => \RefAddress[4][11]_i_125_n_0\
    );
\RefAddress[4][11]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(7),
      O => \RefAddress[4][11]_i_126_n_0\
    );
\RefAddress[4][11]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(6),
      O => \RefAddress[4][11]_i_127_n_0\
    );
\RefAddress[4][11]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(5),
      O => \RefAddress[4][11]_i_128_n_0\
    );
\RefAddress[4][11]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(4),
      O => \RefAddress[4][11]_i_129_n_0\
    );
\RefAddress[4][11]_i_130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(7),
      O => \RefAddress[4][11]_i_130_n_0\
    );
\RefAddress[4][11]_i_131\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(6),
      O => \RefAddress[4][11]_i_131_n_0\
    );
\RefAddress[4][11]_i_132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(5),
      O => \RefAddress[4][11]_i_132_n_0\
    );
\RefAddress[4][11]_i_133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(4),
      O => \RefAddress[4][11]_i_133_n_0\
    );
\RefAddress[4][11]_i_134\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(7),
      O => \RefAddress[4][11]_i_134_n_0\
    );
\RefAddress[4][11]_i_135\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(6),
      O => \RefAddress[4][11]_i_135_n_0\
    );
\RefAddress[4][11]_i_136\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(5),
      O => \RefAddress[4][11]_i_136_n_0\
    );
\RefAddress[4][11]_i_137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(4),
      O => \RefAddress[4][11]_i_137_n_0\
    );
\RefAddress[4][11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_46_n_5\,
      I1 => \RefAddress_reg[4][11]_i_46_n_4\,
      I2 => \RefAddress_reg[4][11]_i_47_n_4\,
      I3 => \RefAddress_reg[4][11]_i_46_n_7\,
      I4 => \RefAddress_reg[4][11]_i_46_n_6\,
      I5 => \RefAddress[4][11]_i_48_n_0\,
      O => \RefAddress[4][11]_i_14_n_0\
    );
\RefAddress[4][11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_18_n_5\,
      I1 => \RefAddress_reg[4][11]_i_51_n_7\,
      I2 => \RefAddress[4][11]_i_52_n_0\,
      I3 => \RefAddress[4][11]_i_53_n_0\,
      I4 => \RefAddress_reg[4][11]_i_46_n_4\,
      I5 => \RefAddress_reg[4][11]_i_46_n_5\,
      O => \RefAddress[4][11]_i_16_n_0\
    );
\RefAddress[4][11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(0),
      I1 => \waveRefOutXCorr[5]_57\(0),
      O => \RefAddress[4][11]_i_17_n_0\
    );
\RefAddress[4][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_9_n_7\,
      I1 => \RefAddress[4][11]_i_10_n_0\,
      I2 => \RefAddress[4][11]_i_11_n_0\,
      I3 => \RefAddress[4][11]_i_12_n_0\,
      I4 => \RefAddress_reg[4][11]_i_13_n_7\,
      O => \RefAddress_reg[4][11]_i_13_0\(11)
    );
\RefAddress[4][11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_58_n_7\,
      I1 => \RefAddress_reg[4][11]_i_55_n_4\,
      I2 => \RefAddress_reg[4][11]_i_59_n_5\,
      I3 => \RefAddress_reg[4][11]_i_60_n_6\,
      O => \RefAddress[4][11]_i_20_n_0\
    );
\RefAddress[4][11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_61_n_6\,
      I1 => \RefAddress_reg[4][11]_i_62_n_5\,
      I2 => \RefAddress_reg[4][11]_i_19_n_0\,
      I3 => \RefAddress_reg[4][11]_i_59_n_4\,
      O => \RefAddress[4][11]_i_21_n_0\
    );
\RefAddress[4][11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(0),
      I1 => \waveRefOutXCorr[6]_58\(0),
      I2 => \RefAddress_reg[4][11]_i_63_n_4\,
      I3 => \RefAddress_reg[4][11]_i_62_n_6\,
      O => \RefAddress[4][11]_i_22_n_0\
    );
\RefAddress[4][11]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress[4][11]_i_64_n_0\,
      I1 => \RefAddress[4][11]_i_65_n_0\,
      I2 => \RefAddress_reg[4][11]_i_51_n_5\,
      I3 => \RefAddress_reg[4][11]_i_51_n_6\,
      I4 => \RefAddress_reg[4][11]_i_19_n_7\,
      O => \RefAddress[4][11]_i_23_n_0\
    );
\RefAddress[4][11]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(0),
      I1 => \RefAddress_reg[4][11]_i_62_n_7\,
      I2 => \RefAddress_reg[4][11]_i_55_n_6\,
      I3 => \RefAddress_reg[4][11]_i_58_n_0\,
      I4 => \RefAddress[4][11]_i_66_n_0\,
      O => \RefAddress[4][11]_i_24_n_0\
    );
\RefAddress[4][11]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_55_n_7\,
      I1 => \RefAddress_reg[4][11]_i_60_n_4\,
      I2 => \RefAddress_reg[4][11]_i_60_n_5\,
      I3 => \RefAddress_reg[4][11]_i_67_n_5\,
      I4 => \RefAddress[4][11]_i_68_n_0\,
      O => \RefAddress[4][11]_i_25_n_0\
    );
\RefAddress[4][11]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_69_n_4\,
      I1 => \RefAddress_reg[4][11]_i_67_n_4\,
      I2 => \RefAddress_reg[4][11]_i_59_n_6\,
      I3 => \RefAddress_reg[4][11]_i_58_n_5\,
      I4 => \RefAddress[4][11]_i_70_n_0\,
      O => \RefAddress[4][11]_i_26_n_0\
    );
\RefAddress[4][11]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_60_n_7\,
      I1 => \RefAddress_reg[4][11]_i_61_n_5\,
      I2 => \RefAddress_reg[4][11]_i_55_n_5\,
      I3 => \RefAddress_reg[4][11]_i_61_n_7\,
      I4 => \RefAddress[4][11]_i_71_n_0\,
      O => \RefAddress[4][11]_i_27_n_0\
    );
\RefAddress[4][11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_72_n_5\,
      I1 => \RefAddress_reg[4][11]_i_72_n_4\,
      I2 => \RefAddress_reg[4][11]_i_73_n_4\,
      I3 => \RefAddress_reg[4][11]_i_72_n_7\,
      I4 => \RefAddress_reg[4][11]_i_72_n_6\,
      I5 => \RefAddress[4][11]_i_74_n_0\,
      O => \RefAddress[4][11]_i_28_n_0\
    );
\RefAddress[4][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => \RefAddress[4][11]_i_14_n_0\,
      I1 => \RefAddress_reg[4][11]_i_15_n_7\,
      I2 => \RefAddress_reg[4][11]_i_15_n_5\,
      I3 => \RefAddress_reg[4][11]_i_15_n_0\,
      I4 => \RefAddress_reg[4][11]_i_15_n_6\,
      O => \RefAddress[4][11]_i_3_n_0\
    );
\RefAddress[4][11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFBFBFB"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_29_n_6\,
      I1 => \RefAddress_reg[4][11]_i_29_n_0\,
      I2 => \RefAddress_reg[4][11]_i_29_n_5\,
      I3 => \RefAddress[4][11]_i_77_n_0\,
      I4 => \RefAddress[4][11]_i_78_n_0\,
      I5 => \RefAddress[4][11]_i_79_n_0\,
      O => \RefAddress[4][11]_i_30_n_0\
    );
\RefAddress[4][11]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFBFBFB"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_33_n_5\,
      I1 => \RefAddress_reg[4][11]_i_33_n_0\,
      I2 => \RefAddress_reg[4][11]_i_33_n_6\,
      I3 => \RefAddress[4][11]_i_80_n_0\,
      I4 => \RefAddress[4][11]_i_81_n_0\,
      I5 => \RefAddress[4][11]_i_82_n_0\,
      O => \RefAddress[4][11]_i_31_n_0\
    );
\RefAddress[4][11]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_83_n_5\,
      I1 => \RefAddress_reg[4][11]_i_83_n_4\,
      I2 => \RefAddress_reg[4][11]_i_84_n_4\,
      I3 => \RefAddress_reg[4][11]_i_83_n_7\,
      I4 => \RefAddress_reg[4][11]_i_83_n_6\,
      I5 => \RefAddress[4][11]_i_85_n_0\,
      O => \RefAddress[4][11]_i_32_n_0\
    );
\RefAddress[4][11]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_88_n_5\,
      I1 => \RefAddress_reg[4][11]_i_88_n_4\,
      I2 => \RefAddress_reg[4][11]_i_89_n_4\,
      I3 => \RefAddress_reg[4][11]_i_88_n_7\,
      I4 => \RefAddress_reg[4][11]_i_88_n_6\,
      I5 => \RefAddress[4][11]_i_90_n_0\,
      O => \RefAddress[4][11]_i_34_n_0\
    );
\RefAddress[4][11]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \RefAddress[4][11]_i_93_n_0\,
      I1 => \RefAddress[4][11]_i_94_n_0\,
      I2 => \waveRefOutXCorr[2]_54\(2),
      I3 => \RefAddress_reg[4][11]_i_89_n_7\,
      I4 => \RefAddress_reg[4][11]_i_89_n_6\,
      I5 => \RefAddress_reg[4][11]_i_89_n_5\,
      O => \RefAddress[4][11]_i_36_n_0\
    );
\RefAddress[4][11]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(11),
      O => \RefAddress[4][11]_i_38_n_0\
    );
\RefAddress[4][11]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \RefAddress[4][11]_i_82_n_0\,
      I1 => \RefAddress[1][0]_i_11_n_0\,
      I2 => \waveRefOutXCorr[0]_52\(2),
      I3 => \RefAddress_reg[4][11]_i_84_n_7\,
      I4 => \RefAddress_reg[4][11]_i_84_n_6\,
      I5 => \RefAddress_reg[4][11]_i_84_n_5\,
      O => \RefAddress[4][11]_i_39_n_0\
    );
\RefAddress[4][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(1),
      I1 => \waveRefOutXCorr[6]_58\(2),
      I2 => \RefAddress[0][11]_i_6_n_0\,
      I3 => \waveRefOutXCorr[7]_59\(2),
      I4 => \waveRefOutXCorr[7]_59\(1),
      I5 => \RefAddress[4][11]_i_16_n_0\,
      O => \RefAddress[4][11]_i_4_n_0\
    );
\RefAddress[4][11]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFBFBFB"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_35_n_5\,
      I1 => \RefAddress_reg[4][11]_i_35_n_0\,
      I2 => \RefAddress_reg[4][11]_i_35_n_6\,
      I3 => \RefAddress[4][11]_i_97_n_0\,
      I4 => \RefAddress[4][11]_i_98_n_0\,
      I5 => \RefAddress[4][11]_i_93_n_0\,
      O => \RefAddress[4][11]_i_41_n_0\
    );
\RefAddress[4][11]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \RefAddress[4][11]_i_79_n_0\,
      I1 => \RefAddress[1][0]_i_13_n_0\,
      I2 => \waveRefOutXCorr[1]_53\(2),
      I3 => \RefAddress_reg[4][11]_i_73_n_7\,
      I4 => \RefAddress_reg[4][11]_i_73_n_6\,
      I5 => \RefAddress_reg[4][11]_i_73_n_5\,
      O => \RefAddress[4][11]_i_43_n_0\
    );
\RefAddress[4][11]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(11),
      O => \RefAddress[4][11]_i_45_n_0\
    );
\RefAddress[4][11]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_47_n_5\,
      I1 => \RefAddress_reg[4][11]_i_47_n_6\,
      I2 => \RefAddress_reg[4][11]_i_47_n_7\,
      I3 => \waveRefOutXCorr[3]_55\(0),
      I4 => \waveRefOutXCorr[3]_55\(1),
      I5 => \waveRefOutXCorr[3]_55\(2),
      O => \RefAddress[4][11]_i_48_n_0\
    );
\RefAddress[4][11]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(12),
      O => \RefAddress[4][11]_i_49_n_0\
    );
\RefAddress[4][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \RefAddress[4][11]_i_17_n_0\,
      I1 => \RefAddress_reg[4][11]_i_18_n_4\,
      I2 => \RefAddress_reg[4][11]_i_19_n_5\,
      I3 => \RefAddress[4][11]_i_20_n_0\,
      I4 => \RefAddress[4][11]_i_21_n_0\,
      I5 => \RefAddress[4][11]_i_22_n_0\,
      O => \RefAddress[4][11]_i_5_n_0\
    );
\RefAddress[4][11]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(11),
      O => \RefAddress[4][11]_i_50_n_0\
    );
\RefAddress[4][11]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(2),
      I1 => \waveRefOutXCorr[4]_56\(1),
      O => \RefAddress[4][11]_i_52_n_0\
    );
\RefAddress[4][11]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(2),
      I1 => \waveRefOutXCorr[5]_57\(1),
      O => \RefAddress[4][11]_i_53_n_0\
    );
\RefAddress[4][11]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(7),
      O => \RefAddress[4][11]_i_54_n_0\
    );
\RefAddress[4][11]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(12),
      O => \RefAddress[4][11]_i_56_n_0\
    );
\RefAddress[4][11]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(11),
      O => \RefAddress[4][11]_i_57_n_0\
    );
\RefAddress[4][11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress[4][11]_i_23_n_0\,
      I1 => \RefAddress[4][11]_i_24_n_0\,
      I2 => \RefAddress[4][11]_i_25_n_0\,
      I3 => \RefAddress[4][11]_i_26_n_0\,
      I4 => \RefAddress[4][11]_i_27_n_0\,
      O => \RefAddress[4][11]_i_6_n_0\
    );
\RefAddress[4][11]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_47_n_7\,
      I1 => \RefAddress_reg[4][11]_i_47_n_6\,
      I2 => \RefAddress_reg[4][11]_i_47_n_5\,
      O => \RefAddress[4][11]_i_64_n_0\
    );
\RefAddress[4][11]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_51_n_4\,
      I1 => \RefAddress_reg[4][11]_i_69_n_7\,
      I2 => \RefAddress_reg[4][11]_i_61_n_0\,
      I3 => \RefAddress_reg[4][11]_i_69_n_6\,
      O => \RefAddress[4][11]_i_65_n_0\
    );
\RefAddress[4][11]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_58_n_6\,
      I1 => \RefAddress_reg[4][11]_i_63_n_6\,
      I2 => \RefAddress_reg[4][11]_i_62_n_0\,
      I3 => \RefAddress_reg[4][11]_i_18_n_7\,
      O => \RefAddress[4][11]_i_66_n_0\
    );
\RefAddress[4][11]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_15_n_7\,
      I1 => \RefAddress_reg[4][11]_i_67_n_6\,
      I2 => \RefAddress_reg[4][11]_i_46_n_7\,
      I3 => \RefAddress_reg[4][11]_i_46_n_6\,
      O => \RefAddress[4][11]_i_68_n_0\
    );
\RefAddress[4][11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400F4F4F400F400"
    )
        port map (
      I0 => \RefAddress[4][11]_i_28_n_0\,
      I1 => \RefAddress_reg[4][11]_i_29_n_7\,
      I2 => \RefAddress[4][11]_i_30_n_0\,
      I3 => \RefAddress[4][11]_i_31_n_0\,
      I4 => \RefAddress[4][11]_i_32_n_0\,
      I5 => \RefAddress_reg[4][11]_i_33_n_7\,
      O => \RefAddress[4][11]_i_7_n_0\
    );
\RefAddress[4][11]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_69_n_5\,
      I1 => \RefAddress_reg[4][11]_i_47_n_4\,
      I2 => \RefAddress_reg[4][11]_i_18_n_6\,
      I3 => \RefAddress_reg[4][11]_i_19_n_6\,
      O => \RefAddress[4][11]_i_70_n_0\
    );
\RefAddress[4][11]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_59_n_7\,
      I1 => \RefAddress_reg[4][11]_i_63_n_7\,
      I2 => \RefAddress_reg[4][11]_i_67_n_7\,
      I3 => \RefAddress_reg[4][11]_i_63_n_5\,
      O => \RefAddress[4][11]_i_71_n_0\
    );
\RefAddress[4][11]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_73_n_5\,
      I1 => \RefAddress_reg[4][11]_i_73_n_6\,
      I2 => \RefAddress_reg[4][11]_i_73_n_7\,
      I3 => \waveRefOutXCorr[1]_53\(0),
      I4 => \waveRefOutXCorr[1]_53\(1),
      I5 => \waveRefOutXCorr[1]_53\(2),
      O => \RefAddress[4][11]_i_74_n_0\
    );
\RefAddress[4][11]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(12),
      O => \RefAddress[4][11]_i_75_n_0\
    );
\RefAddress[4][11]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(11),
      O => \RefAddress[4][11]_i_76_n_0\
    );
\RefAddress[4][11]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_73_n_7\,
      I1 => \RefAddress_reg[4][11]_i_73_n_6\,
      I2 => \RefAddress_reg[4][11]_i_73_n_5\,
      O => \RefAddress[4][11]_i_77_n_0\
    );
\RefAddress[4][11]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(1),
      I1 => \waveRefOutXCorr[1]_53\(0),
      I2 => \waveRefOutXCorr[1]_53\(2),
      O => \RefAddress[4][11]_i_78_n_0\
    );
\RefAddress[4][11]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_72_n_5\,
      I1 => \RefAddress_reg[4][11]_i_72_n_4\,
      I2 => \RefAddress_reg[4][11]_i_72_n_6\,
      I3 => \RefAddress_reg[4][11]_i_72_n_7\,
      I4 => \RefAddress_reg[4][11]_i_73_n_4\,
      I5 => \RefAddress_reg[4][11]_i_29_n_7\,
      O => \RefAddress[4][11]_i_79_n_0\
    );
\RefAddress[4][11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4FFFF"
    )
        port map (
      I0 => \RefAddress[4][11]_i_34_n_0\,
      I1 => \RefAddress_reg[4][11]_i_35_n_7\,
      I2 => \RefAddress[4][11]_i_36_n_0\,
      I3 => \RefAddress_reg[4][11]_i_35_n_6\,
      I4 => \RefAddress_reg[4][11]_i_35_n_0\,
      I5 => \RefAddress_reg[4][11]_i_35_n_5\,
      O => \RefAddress[4][11]_i_8_n_0\
    );
\RefAddress[4][11]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_84_n_7\,
      I1 => \RefAddress_reg[4][11]_i_84_n_6\,
      I2 => \RefAddress_reg[4][11]_i_84_n_5\,
      O => \RefAddress[4][11]_i_80_n_0\
    );
\RefAddress[4][11]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(1),
      I1 => \waveRefOutXCorr[0]_52\(0),
      I2 => \waveRefOutXCorr[0]_52\(2),
      O => \RefAddress[4][11]_i_81_n_0\
    );
\RefAddress[4][11]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_83_n_5\,
      I1 => \RefAddress_reg[4][11]_i_83_n_4\,
      I2 => \RefAddress_reg[4][11]_i_83_n_6\,
      I3 => \RefAddress_reg[4][11]_i_83_n_7\,
      I4 => \RefAddress_reg[4][11]_i_84_n_4\,
      I5 => \RefAddress_reg[4][11]_i_33_n_7\,
      O => \RefAddress[4][11]_i_82_n_0\
    );
\RefAddress[4][11]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_84_n_5\,
      I1 => \RefAddress_reg[4][11]_i_84_n_6\,
      I2 => \RefAddress_reg[4][11]_i_84_n_7\,
      I3 => \waveRefOutXCorr[0]_52\(0),
      I4 => \waveRefOutXCorr[0]_52\(1),
      I5 => \waveRefOutXCorr[0]_52\(2),
      O => \RefAddress[4][11]_i_85_n_0\
    );
\RefAddress[4][11]_i_86\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(12),
      O => \RefAddress[4][11]_i_86_n_0\
    );
\RefAddress[4][11]_i_87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(11),
      O => \RefAddress[4][11]_i_87_n_0\
    );
\RefAddress[4][11]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_89_n_5\,
      I1 => \RefAddress_reg[4][11]_i_89_n_6\,
      I2 => \RefAddress_reg[4][11]_i_89_n_7\,
      I3 => \waveRefOutXCorr[2]_54\(0),
      I4 => \waveRefOutXCorr[2]_54\(1),
      I5 => \waveRefOutXCorr[2]_54\(2),
      O => \RefAddress[4][11]_i_90_n_0\
    );
\RefAddress[4][11]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(12),
      O => \RefAddress[4][11]_i_91_n_0\
    );
\RefAddress[4][11]_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(11),
      O => \RefAddress[4][11]_i_92_n_0\
    );
\RefAddress[4][11]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_88_n_5\,
      I1 => \RefAddress_reg[4][11]_i_88_n_4\,
      I2 => \RefAddress_reg[4][11]_i_88_n_6\,
      I3 => \RefAddress_reg[4][11]_i_88_n_7\,
      I4 => \RefAddress_reg[4][11]_i_89_n_4\,
      I5 => \RefAddress_reg[4][11]_i_35_n_7\,
      O => \RefAddress[4][11]_i_93_n_0\
    );
\RefAddress[4][11]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(0),
      I1 => \waveRefOutXCorr[2]_54\(1),
      O => \RefAddress[4][11]_i_94_n_0\
    );
\RefAddress[4][11]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(7),
      O => \RefAddress[4][11]_i_95_n_0\
    );
\RefAddress[4][11]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(11),
      O => \RefAddress[4][11]_i_96_n_0\
    );
\RefAddress[4][11]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_89_n_7\,
      I1 => \RefAddress_reg[4][11]_i_89_n_6\,
      I2 => \RefAddress_reg[4][11]_i_89_n_5\,
      O => \RefAddress[4][11]_i_97_n_0\
    );
\RefAddress[4][11]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(1),
      I1 => \waveRefOutXCorr[2]_54\(0),
      I2 => \waveRefOutXCorr[2]_54\(2),
      O => \RefAddress[4][11]_i_98_n_0\
    );
\RefAddress[4][11]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(11),
      O => \RefAddress[4][11]_i_99_n_0\
    );
\RefAddress[4][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(1),
      I1 => \RefAddress[4][11]_i_8_n_0\,
      I2 => \waveRefOutXCorr[2]_54\(1),
      I3 => \RefAddress[4][11]_i_7_n_0\,
      I4 => \RefAddress[4][1]_i_2_n_0\,
      O => \RefAddress_reg[4][11]_i_13_0\(1)
    );
\RefAddress[4][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(1),
      I1 => \RefAddress_reg[4][11]_i_33_n_7\,
      I2 => \RefAddress[4][11]_i_32_n_0\,
      I3 => \RefAddress[4][11]_i_31_n_0\,
      I4 => \waveRefOutXCorr[1]_53\(1),
      O => \RefAddress[4][1]_i_2_n_0\
    );
\RefAddress[4][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(2),
      I1 => \RefAddress[4][11]_i_8_n_0\,
      I2 => \waveRefOutXCorr[2]_54\(2),
      I3 => \RefAddress[4][11]_i_7_n_0\,
      I4 => \RefAddress[4][2]_i_2_n_0\,
      O => \RefAddress_reg[4][11]_i_13_0\(2)
    );
\RefAddress[4][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(2),
      I1 => \RefAddress_reg[4][11]_i_33_n_7\,
      I2 => \RefAddress[4][11]_i_32_n_0\,
      I3 => \RefAddress[4][11]_i_31_n_0\,
      I4 => \waveRefOutXCorr[1]_53\(2),
      O => \RefAddress[4][2]_i_2_n_0\
    );
\RefAddress[4][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(3),
      I1 => \RefAddress[4][11]_i_8_n_0\,
      I2 => \waveRefOutXCorr[2]_54\(3),
      I3 => \RefAddress[4][11]_i_7_n_0\,
      I4 => \RefAddress[4][3]_i_2_n_0\,
      O => \RefAddress_reg[4][11]_i_13_0\(3)
    );
\RefAddress[4][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(3),
      I1 => \RefAddress_reg[4][11]_i_33_n_7\,
      I2 => \RefAddress[4][11]_i_32_n_0\,
      I3 => \RefAddress[4][11]_i_31_n_0\,
      I4 => \waveRefOutXCorr[1]_53\(3),
      O => \RefAddress[4][3]_i_2_n_0\
    );
\RefAddress[4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \RefAddress_reg[4][6]_i_2_n_6\,
      I1 => \RefAddress[4][11]_i_8_n_0\,
      I2 => \RefAddress_reg[4][6]_i_3_n_6\,
      I3 => \RefAddress[4][11]_i_7_n_0\,
      I4 => \RefAddress[4][4]_i_2_n_0\,
      O => \RefAddress_reg[4][11]_i_13_0\(4)
    );
\RefAddress[4][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \RefAddress_reg[4][6]_i_11_n_6\,
      I1 => \RefAddress_reg[4][11]_i_33_n_7\,
      I2 => \RefAddress[4][11]_i_32_n_0\,
      I3 => \RefAddress[4][11]_i_31_n_0\,
      I4 => \RefAddress_reg[4][6]_i_12_n_6\,
      O => \RefAddress[4][4]_i_2_n_0\
    );
\RefAddress[4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \RefAddress_reg[4][6]_i_2_n_5\,
      I1 => \RefAddress[4][11]_i_8_n_0\,
      I2 => \RefAddress_reg[4][6]_i_3_n_5\,
      I3 => \RefAddress[4][11]_i_7_n_0\,
      I4 => \RefAddress[4][5]_i_2_n_0\,
      O => \RefAddress_reg[4][11]_i_13_0\(5)
    );
\RefAddress[4][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \RefAddress_reg[4][6]_i_11_n_5\,
      I1 => \RefAddress_reg[4][11]_i_33_n_7\,
      I2 => \RefAddress[4][11]_i_32_n_0\,
      I3 => \RefAddress[4][11]_i_31_n_0\,
      I4 => \RefAddress_reg[4][6]_i_12_n_5\,
      O => \RefAddress[4][5]_i_2_n_0\
    );
\RefAddress[4][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \RefAddress_reg[4][6]_i_2_n_4\,
      I1 => \RefAddress[4][11]_i_8_n_0\,
      I2 => \RefAddress_reg[4][6]_i_3_n_4\,
      I3 => \RefAddress[4][11]_i_7_n_0\,
      I4 => \RefAddress[4][6]_i_4_n_0\,
      O => \RefAddress_reg[4][11]_i_13_0\(6)
    );
\RefAddress[4][6]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(4),
      O => \RefAddress[4][6]_i_10_n_0\
    );
\RefAddress[4][6]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(6),
      O => \RefAddress[4][6]_i_13_n_0\
    );
\RefAddress[4][6]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(5),
      O => \RefAddress[4][6]_i_14_n_0\
    );
\RefAddress[4][6]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(4),
      O => \RefAddress[4][6]_i_15_n_0\
    );
\RefAddress[4][6]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(6),
      O => \RefAddress[4][6]_i_16_n_0\
    );
\RefAddress[4][6]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(5),
      O => \RefAddress[4][6]_i_17_n_0\
    );
\RefAddress[4][6]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(4),
      O => \RefAddress[4][6]_i_18_n_0\
    );
\RefAddress[4][6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \RefAddress_reg[4][6]_i_11_n_4\,
      I1 => \RefAddress_reg[4][11]_i_33_n_7\,
      I2 => \RefAddress[4][11]_i_32_n_0\,
      I3 => \RefAddress[4][11]_i_31_n_0\,
      I4 => \RefAddress_reg[4][6]_i_12_n_4\,
      O => \RefAddress[4][6]_i_4_n_0\
    );
\RefAddress[4][6]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(6),
      O => \RefAddress[4][6]_i_5_n_0\
    );
\RefAddress[4][6]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(5),
      O => \RefAddress[4][6]_i_6_n_0\
    );
\RefAddress[4][6]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(4),
      O => \RefAddress[4][6]_i_7_n_0\
    );
\RefAddress[4][6]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(6),
      O => \RefAddress[4][6]_i_8_n_0\
    );
\RefAddress[4][6]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(5),
      O => \RefAddress[4][6]_i_9_n_0\
    );
\RefAddress[4][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \RefAddress_reg[4][10]_i_2_n_7\,
      I1 => \RefAddress[4][11]_i_8_n_0\,
      I2 => \RefAddress_reg[4][10]_i_3_n_7\,
      I3 => \RefAddress[4][11]_i_7_n_0\,
      I4 => \RefAddress[4][7]_i_2_n_0\,
      O => \RefAddress_reg[4][11]_i_13_0\(7)
    );
\RefAddress[4][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_37_n_7\,
      I1 => \RefAddress_reg[4][11]_i_33_n_7\,
      I2 => \RefAddress[4][11]_i_32_n_0\,
      I3 => \RefAddress[4][11]_i_31_n_0\,
      I4 => \RefAddress_reg[4][11]_i_44_n_7\,
      O => \RefAddress[4][7]_i_2_n_0\
    );
\RefAddress[4][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \RefAddress_reg[4][10]_i_2_n_6\,
      I1 => \RefAddress[4][11]_i_8_n_0\,
      I2 => \RefAddress_reg[4][10]_i_3_n_6\,
      I3 => \RefAddress[4][11]_i_7_n_0\,
      I4 => \RefAddress[4][8]_i_2_n_0\,
      O => \RefAddress_reg[4][11]_i_13_0\(8)
    );
\RefAddress[4][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_37_n_6\,
      I1 => \RefAddress_reg[4][11]_i_33_n_7\,
      I2 => \RefAddress[4][11]_i_32_n_0\,
      I3 => \RefAddress[4][11]_i_31_n_0\,
      I4 => \RefAddress_reg[4][11]_i_44_n_6\,
      O => \RefAddress[4][8]_i_2_n_0\
    );
\RefAddress[4][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \RefAddress_reg[4][10]_i_2_n_5\,
      I1 => \RefAddress[4][11]_i_8_n_0\,
      I2 => \RefAddress_reg[4][10]_i_3_n_5\,
      I3 => \RefAddress[4][11]_i_7_n_0\,
      I4 => \RefAddress[4][9]_i_2_n_0\,
      O => \RefAddress_reg[4][11]_i_13_0\(9)
    );
\RefAddress[4][9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \RefAddress_reg[4][11]_i_37_n_5\,
      I1 => \RefAddress_reg[4][11]_i_33_n_7\,
      I2 => \RefAddress[4][11]_i_32_n_0\,
      I3 => \RefAddress[4][11]_i_31_n_0\,
      I4 => \RefAddress_reg[4][11]_i_44_n_5\,
      O => \RefAddress[4][9]_i_2_n_0\
    );
\RefAddress[5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(0),
      I1 => \RefAddress[5][11]_i_8_n_0\,
      I2 => \waveRefOutXCorr[1]_53\(0),
      I3 => \RefAddress[5][11]_i_6_n_0\,
      I4 => \RefAddress[5][0]_i_2_n_0\,
      O => \waveRefAddress_reg[0][10]_1\(0)
    );
\RefAddress[5][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAB88A8"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(0),
      I1 => \RefAddress[5][11]_i_46_n_0\,
      I2 => \RefAddress_reg[5][11]_i_32_n_5\,
      I3 => \RefAddress[5][11]_i_47_n_0\,
      I4 => \waveRefOutXCorr[2]_54\(0),
      O => \RefAddress[5][0]_i_2_n_0\
    );
\RefAddress[5][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_9_n_6\,
      I1 => \RefAddress[5][11]_i_8_n_0\,
      I2 => \RefAddress_reg[5][11]_i_10_n_6\,
      I3 => \RefAddress[5][11]_i_6_n_0\,
      I4 => \RefAddress[5][10]_i_2_n_0\,
      O => \waveRefAddress_reg[0][10]_1\(10)
    );
\RefAddress[5][10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAB88A8"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_45_n_6\,
      I1 => \RefAddress[5][11]_i_46_n_0\,
      I2 => \RefAddress_reg[5][11]_i_32_n_5\,
      I3 => \RefAddress[5][11]_i_47_n_0\,
      I4 => \RefAddress_reg[5][11]_i_48_n_6\,
      O => \RefAddress[5][10]_i_2_n_0\
    );
\RefAddress[5][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AE0000"
    )
        port map (
      I0 => \RefAddress[5][11]_i_3_n_0\,
      I1 => \RefAddress[5][11]_i_4_n_0\,
      I2 => \RefAddress[5][11]_i_5_n_0\,
      I3 => \RefAddress[5][11]_i_6_n_0\,
      I4 => \RefAddress[5][11]_i_7_n_0\,
      I5 => \RefAddress[5][11]_i_8_n_0\,
      O => \RefAddress[5][11]_i_8_0\(0)
    );
\RefAddress[5][11]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_99_n_5\,
      I1 => \RefAddress_reg[5][11]_i_99_n_4\,
      I2 => \RefAddress_reg[5][11]_i_94_n_7\,
      O => \RefAddress[5][11]_i_100_n_0\
    );
\RefAddress[5][11]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(11),
      O => \RefAddress[5][11]_i_101_n_0\
    );
\RefAddress[5][11]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(10),
      O => \RefAddress[5][11]_i_102_n_0\
    );
\RefAddress[5][11]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(9),
      O => \RefAddress[5][11]_i_103_n_0\
    );
\RefAddress[5][11]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(11),
      O => \RefAddress[5][11]_i_104_n_0\
    );
\RefAddress[5][11]_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(10),
      O => \RefAddress[5][11]_i_105_n_0\
    );
\RefAddress[5][11]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(9),
      O => \RefAddress[5][11]_i_106_n_0\
    );
\RefAddress[5][11]_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(8),
      O => \RefAddress[5][11]_i_107_n_0\
    );
\RefAddress[5][11]_i_108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(5),
      O => \RefAddress[5][11]_i_108_n_0\
    );
\RefAddress[5][11]_i_109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(3),
      O => \RefAddress[5][11]_i_109_n_0\
    );
\RefAddress[5][11]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAB88A8"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_45_n_5\,
      I1 => \RefAddress[5][11]_i_46_n_0\,
      I2 => \RefAddress_reg[5][11]_i_32_n_5\,
      I3 => \RefAddress[5][11]_i_47_n_0\,
      I4 => \RefAddress_reg[5][11]_i_48_n_5\,
      O => \RefAddress[5][11]_i_11_n_0\
    );
\RefAddress[5][11]_i_110\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(2),
      O => \RefAddress[5][11]_i_110_n_0\
    );
\RefAddress[5][11]_i_111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(8),
      O => \RefAddress[5][11]_i_111_n_0\
    );
\RefAddress[5][11]_i_112\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(5),
      O => \RefAddress[5][11]_i_112_n_0\
    );
\RefAddress[5][11]_i_113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(11),
      O => \RefAddress[5][11]_i_113_n_0\
    );
\RefAddress[5][11]_i_114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(10),
      O => \RefAddress[5][11]_i_114_n_0\
    );
\RefAddress[5][11]_i_115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(9),
      O => \RefAddress[5][11]_i_115_n_0\
    );
\RefAddress[5][11]_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(3),
      O => \RefAddress[5][11]_i_116_n_0\
    );
\RefAddress[5][11]_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(2),
      O => \RefAddress[5][11]_i_117_n_0\
    );
\RefAddress[5][11]_i_118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(8),
      O => \RefAddress[5][11]_i_118_n_0\
    );
\RefAddress[5][11]_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(5),
      O => \RefAddress[5][11]_i_119_n_0\
    );
\RefAddress[5][11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_13_n_7\,
      I1 => \RefAddress_reg[5][11]_i_13_n_6\,
      I2 => \RefAddress_reg[5][11]_i_49_n_4\,
      I3 => \RefAddress_reg[5][11]_i_49_n_6\,
      I4 => \RefAddress_reg[5][11]_i_49_n_5\,
      I5 => \RefAddress[5][11]_i_50_n_0\,
      O => \RefAddress[5][11]_i_12_n_0\
    );
\RefAddress[5][11]_i_120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(8),
      O => \RefAddress[5][11]_i_120_n_0\
    );
\RefAddress[5][11]_i_121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(5),
      O => \RefAddress[5][11]_i_121_n_0\
    );
\RefAddress[5][11]_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(8),
      O => \RefAddress[5][11]_i_122_n_0\
    );
\RefAddress[5][11]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(5),
      O => \RefAddress[5][11]_i_123_n_0\
    );
\RefAddress[5][11]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(3),
      O => \RefAddress[5][11]_i_124_n_0\
    );
\RefAddress[5][11]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(2),
      O => \RefAddress[5][11]_i_125_n_0\
    );
\RefAddress[5][11]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(11),
      O => \RefAddress[5][11]_i_126_n_0\
    );
\RefAddress[5][11]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(10),
      O => \RefAddress[5][11]_i_127_n_0\
    );
\RefAddress[5][11]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(9),
      O => \RefAddress[5][11]_i_128_n_0\
    );
\RefAddress[5][11]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(11),
      O => \RefAddress[5][11]_i_129_n_0\
    );
\RefAddress[5][11]_i_130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(10),
      O => \RefAddress[5][11]_i_130_n_0\
    );
\RefAddress[5][11]_i_131\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(9),
      O => \RefAddress[5][11]_i_131_n_0\
    );
\RefAddress[5][11]_i_132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(3),
      O => \RefAddress[5][11]_i_132_n_0\
    );
\RefAddress[5][11]_i_133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(2),
      O => \RefAddress[5][11]_i_133_n_0\
    );
\RefAddress[5][11]_i_134\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(11),
      O => \RefAddress[5][11]_i_134_n_0\
    );
\RefAddress[5][11]_i_135\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(10),
      O => \RefAddress[5][11]_i_135_n_0\
    );
\RefAddress[5][11]_i_136\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(9),
      O => \RefAddress[5][11]_i_136_n_0\
    );
\RefAddress[5][11]_i_137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(3),
      O => \RefAddress[5][11]_i_137_n_0\
    );
\RefAddress[5][11]_i_138\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(2),
      O => \RefAddress[5][11]_i_138_n_0\
    );
\RefAddress[5][11]_i_139\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(8),
      O => \RefAddress[5][11]_i_139_n_0\
    );
\RefAddress[5][11]_i_140\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(5),
      O => \RefAddress[5][11]_i_140_n_0\
    );
\RefAddress[5][11]_i_141\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(3),
      O => \RefAddress[5][11]_i_141_n_0\
    );
\RefAddress[5][11]_i_142\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(2),
      O => \RefAddress[5][11]_i_142_n_0\
    );
\RefAddress[5][11]_i_143\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(4),
      O => \RefAddress[5][11]_i_143_n_0\
    );
\RefAddress[5][11]_i_144\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(3),
      O => \RefAddress[5][11]_i_144_n_0\
    );
\RefAddress[5][11]_i_145\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(2),
      O => \RefAddress[5][11]_i_145_n_0\
    );
\RefAddress[5][11]_i_146\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(3),
      O => \RefAddress[5][11]_i_146_n_0\
    );
\RefAddress[5][11]_i_147\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(2),
      O => \RefAddress[5][11]_i_147_n_0\
    );
\RefAddress[5][11]_i_148\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(8),
      O => \RefAddress[5][11]_i_148_n_0\
    );
\RefAddress[5][11]_i_149\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(5),
      O => \RefAddress[5][11]_i_149_n_0\
    );
\RefAddress[5][11]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_49_n_7\,
      I1 => \RefAddress_reg[5][11]_i_54_n_4\,
      I2 => \RefAddress_reg[5][11]_i_13_n_6\,
      I3 => \RefAddress_reg[5][11]_i_13_n_7\,
      I4 => \RefAddress[2][11]_i_22_n_0\,
      O => \RefAddress[5][11]_i_15_n_0\
    );
\RefAddress[5][11]_i_150\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(8),
      O => \RefAddress[5][11]_i_150_n_0\
    );
\RefAddress[5][11]_i_151\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(5),
      O => \RefAddress[5][11]_i_151_n_0\
    );
\RefAddress[5][11]_i_152\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(3),
      O => \RefAddress[5][11]_i_152_n_0\
    );
\RefAddress[5][11]_i_153\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(2),
      O => \RefAddress[5][11]_i_153_n_0\
    );
\RefAddress[5][11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_55_n_6\,
      I1 => \RefAddress_reg[5][11]_i_56_n_5\,
      I2 => \RefAddress_reg[5][11]_i_57_n_5\,
      I3 => \waveRefOutXCorr[7]_59\(1),
      O => \RefAddress[5][11]_i_16_n_0\
    );
\RefAddress[5][11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_58_n_7\,
      I1 => \RefAddress_reg[5][11]_i_59_n_7\,
      I2 => \RefAddress_reg[5][11]_i_58_n_2\,
      I3 => \RefAddress_reg[5][11]_i_60_n_7\,
      O => \RefAddress[5][11]_i_17_n_0\
    );
\RefAddress[5][11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_61_n_5\,
      I1 => \RefAddress_reg[5][11]_i_49_n_5\,
      I2 => \RefAddress_reg[5][11]_i_54_n_6\,
      I3 => \RefAddress_reg[5][11]_i_56_n_4\,
      O => \RefAddress[5][11]_i_18_n_0\
    );
\RefAddress[5][11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_62_n_6\,
      I1 => \RefAddress_reg[5][11]_i_61_n_4\,
      I2 => \RefAddress_reg[5][11]_i_63_n_7\,
      I3 => \RefAddress_reg[5][11]_i_64_n_5\,
      O => \RefAddress[5][11]_i_19_n_0\
    );
\RefAddress[5][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_9_n_5\,
      I1 => \RefAddress[5][11]_i_8_n_0\,
      I2 => \RefAddress_reg[5][11]_i_10_n_5\,
      I3 => \RefAddress[5][11]_i_6_n_0\,
      I4 => \RefAddress[5][11]_i_11_n_0\,
      O => \waveRefAddress_reg[0][10]_1\(11)
    );
\RefAddress[5][11]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_59_n_4\,
      I1 => \RefAddress_reg[5][11]_i_65_n_6\,
      I2 => \RefAddress_reg[5][11]_i_64_n_4\,
      I3 => \RefAddress_reg[5][11]_i_66_n_4\,
      I4 => \RefAddress[5][11]_i_67_n_0\,
      O => \RefAddress[5][11]_i_20_n_0\
    );
\RefAddress[5][11]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_57_n_4\,
      I1 => \RefAddress_reg[5][11]_i_55_n_4\,
      I2 => \RefAddress_reg[5][11]_i_68_n_7\,
      I3 => \RefAddress_reg[5][11]_i_66_n_6\,
      I4 => \RefAddress[5][11]_i_69_n_0\,
      O => \RefAddress[5][11]_i_21_n_0\
    );
\RefAddress[5][11]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_61_n_7\,
      I1 => \RefAddress_reg[5][11]_i_55_n_5\,
      I2 => \RefAddress_reg[5][11]_i_62_n_5\,
      I3 => \RefAddress_reg[5][11]_i_68_n_6\,
      I4 => \RefAddress[5][11]_i_70_n_0\,
      O => \RefAddress[5][11]_i_22_n_0\
    );
\RefAddress[5][11]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_61_n_6\,
      I1 => \RefAddress_reg[5][11]_i_71_n_4\,
      I2 => \waveRefOutXCorr[4]_56\(0),
      I3 => \waveRefOutXCorr[5]_57\(0),
      I4 => \RefAddress[5][11]_i_72_n_0\,
      O => \RefAddress[5][11]_i_23_n_0\
    );
\RefAddress[5][11]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_73_n_7\,
      I1 => \RefAddress_reg[5][11]_i_63_n_2\,
      I2 => \RefAddress_reg[5][11]_i_49_n_6\,
      I3 => \RefAddress_reg[5][11]_i_60_n_4\,
      I4 => \RefAddress[5][11]_i_74_n_0\,
      O => \RefAddress[5][11]_i_24_n_0\
    );
\RefAddress[5][11]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_62_n_4\,
      I1 => \RefAddress_reg[5][11]_i_59_n_6\,
      I2 => \RefAddress_reg[5][11]_i_75_n_7\,
      I3 => \RefAddress_reg[5][11]_i_66_n_5\,
      I4 => \RefAddress[5][11]_i_76_n_0\,
      O => \RefAddress[5][11]_i_25_n_0\
    );
\RefAddress[5][11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_77_n_4\,
      I1 => \RefAddress_reg[5][11]_i_77_n_6\,
      I2 => \RefAddress_reg[5][11]_i_77_n_5\,
      I3 => \RefAddress[5][11]_i_78_n_0\,
      I4 => \RefAddress_reg[5][11]_i_27_n_7\,
      I5 => \RefAddress_reg[5][11]_i_27_n_6\,
      O => \RefAddress[5][11]_i_26_n_0\
    );
\RefAddress[5][11]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \RefAddress[5][11]_i_82_n_0\,
      I1 => \RefAddress_reg[5][11]_i_83_n_6\,
      I2 => \RefAddress_reg[5][11]_i_84_n_7\,
      I3 => \waveRefOutXCorr[1]_53\(0),
      I4 => \RefAddress[5][11]_i_85_n_0\,
      O => \RefAddress[5][11]_i_29_n_0\
    );
\RefAddress[5][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => \RefAddress[5][11]_i_12_n_0\,
      I1 => \RefAddress_reg[5][11]_i_13_n_5\,
      I2 => \RefAddress_reg[5][11]_i_13_n_4\,
      I3 => \RefAddress_reg[5][11]_i_14_n_2\,
      I4 => \RefAddress_reg[5][11]_i_14_n_7\,
      O => \RefAddress[5][11]_i_3_n_0\
    );
\RefAddress[5][11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \RefAddress_reg[1][11]_i_77_n_7\,
      I1 => \waveRefOutXCorr[2]_54\(0),
      I2 => \RefAddress_reg[5][11]_i_32_n_5\,
      I3 => \RefAddress_reg[5][11]_i_86_n_6\,
      I4 => \RefAddress_reg[5][11]_i_87_n_5\,
      I5 => \RefAddress_reg[5][11]_i_87_n_6\,
      O => \RefAddress[5][11]_i_30_n_0\
    );
\RefAddress[5][11]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_87_n_7\,
      I1 => \RefAddress_reg[5][11]_i_86_n_4\,
      I2 => \RefAddress_reg[5][11]_i_86_n_5\,
      I3 => \RefAddress_reg[5][11]_i_32_n_6\,
      I4 => \RefAddress_reg[5][11]_i_32_n_7\,
      I5 => \RefAddress_reg[5][11]_i_87_n_4\,
      O => \RefAddress[5][11]_i_31_n_0\
    );
\RefAddress[5][11]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => \RefAddress[5][11]_i_91_n_0\,
      I1 => \RefAddress_reg[5][11]_i_87_n_4\,
      I2 => \RefAddress_reg[5][11]_i_87_n_5\,
      I3 => \RefAddress_reg[5][11]_i_87_n_6\,
      I4 => \RefAddress[5][11]_i_92_n_0\,
      I5 => \RefAddress_reg[5][11]_i_32_n_5\,
      O => \RefAddress[5][11]_i_34_n_0\
    );
\RefAddress[5][11]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_36_n_7\,
      I1 => \RefAddress_reg[5][11]_i_36_n_6\,
      I2 => \RefAddress[5][11]_i_93_n_0\,
      I3 => \RefAddress_reg[5][11]_i_94_n_4\,
      I4 => \RefAddress_reg[5][11]_i_94_n_6\,
      I5 => \RefAddress_reg[5][11]_i_94_n_5\,
      O => \RefAddress[5][11]_i_35_n_0\
    );
\RefAddress[5][11]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \RefAddress[5][11]_i_98_n_0\,
      I1 => \RefAddress_reg[5][11]_i_99_n_6\,
      I2 => \RefAddress_reg[5][11]_i_94_n_6\,
      I3 => \RefAddress_reg[5][11]_i_94_n_5\,
      I4 => \RefAddress[5][11]_i_100_n_0\,
      O => \RefAddress[5][11]_i_37_n_0\
    );
\RefAddress[5][11]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(11),
      O => \RefAddress[5][11]_i_39_n_0\
    );
\RefAddress[5][11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \RefAddress[5][11]_i_15_n_0\,
      I1 => \RefAddress[5][11]_i_16_n_0\,
      I2 => \RefAddress[5][11]_i_17_n_0\,
      I3 => \RefAddress[5][11]_i_18_n_0\,
      I4 => \RefAddress[5][11]_i_19_n_0\,
      O => \RefAddress[5][11]_i_4_n_0\
    );
\RefAddress[5][11]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(10),
      O => \RefAddress[5][11]_i_40_n_0\
    );
\RefAddress[5][11]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(9),
      O => \RefAddress[5][11]_i_41_n_0\
    );
\RefAddress[5][11]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(11),
      O => \RefAddress[5][11]_i_42_n_0\
    );
\RefAddress[5][11]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(10),
      O => \RefAddress[5][11]_i_43_n_0\
    );
\RefAddress[5][11]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(9),
      O => \RefAddress[5][11]_i_44_n_0\
    );
\RefAddress[5][11]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFBFB"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_33_n_7\,
      I1 => \RefAddress_reg[5][11]_i_33_n_2\,
      I2 => \RefAddress_reg[5][11]_i_32_n_4\,
      I3 => \RefAddress[5][11]_i_31_n_0\,
      I4 => \RefAddress[5][11]_i_30_n_0\,
      O => \RefAddress[5][11]_i_46_n_0\
    );
\RefAddress[5][11]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007FFF"
    )
        port map (
      I0 => \RefAddress[5][11]_i_92_n_0\,
      I1 => \RefAddress_reg[5][11]_i_87_n_6\,
      I2 => \RefAddress_reg[5][11]_i_87_n_5\,
      I3 => \RefAddress_reg[5][11]_i_87_n_4\,
      I4 => \RefAddress_reg[5][11]_i_32_n_7\,
      I5 => \RefAddress_reg[5][11]_i_32_n_6\,
      O => \RefAddress[5][11]_i_47_n_0\
    );
\RefAddress[5][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \RefAddress[5][11]_i_20_n_0\,
      I1 => \RefAddress[5][11]_i_21_n_0\,
      I2 => \RefAddress[5][11]_i_22_n_0\,
      I3 => \RefAddress[5][11]_i_23_n_0\,
      I4 => \RefAddress[5][11]_i_24_n_0\,
      I5 => \RefAddress[5][11]_i_25_n_0\,
      O => \RefAddress[5][11]_i_5_n_0\
    );
\RefAddress[5][11]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(0),
      I1 => \waveRefOutXCorr[3]_55\(1),
      I2 => \RefAddress_reg[5][11]_i_54_n_6\,
      I3 => \RefAddress_reg[5][11]_i_49_n_7\,
      I4 => \RefAddress_reg[5][11]_i_54_n_4\,
      I5 => \RefAddress_reg[5][11]_i_54_n_5\,
      O => \RefAddress[5][11]_i_50_n_0\
    );
\RefAddress[5][11]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(11),
      O => \RefAddress[5][11]_i_51_n_0\
    );
\RefAddress[5][11]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(10),
      O => \RefAddress[5][11]_i_52_n_0\
    );
\RefAddress[5][11]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(9),
      O => \RefAddress[5][11]_i_53_n_0\
    );
\RefAddress[5][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000700"
    )
        port map (
      I0 => \RefAddress[5][11]_i_26_n_0\,
      I1 => \RefAddress_reg[5][11]_i_27_n_5\,
      I2 => \RefAddress_reg[5][11]_i_27_n_4\,
      I3 => \RefAddress_reg[5][11]_i_28_n_2\,
      I4 => \RefAddress_reg[5][11]_i_28_n_7\,
      I5 => \RefAddress[5][11]_i_29_n_0\,
      O => \RefAddress[5][11]_i_6_n_0\
    );
\RefAddress[5][11]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_64_n_6\,
      I1 => \RefAddress_reg[5][11]_i_54_n_5\,
      I2 => \RefAddress_reg[5][11]_i_65_n_4\,
      I3 => \RefAddress_reg[5][11]_i_64_n_7\,
      O => \RefAddress[5][11]_i_67_n_0\
    );
\RefAddress[5][11]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_68_n_4\,
      I1 => \RefAddress_reg[5][11]_i_57_n_6\,
      I2 => \RefAddress_reg[5][11]_i_55_n_7\,
      I3 => \RefAddress_reg[5][11]_i_59_n_5\,
      O => \RefAddress[5][11]_i_69_n_0\
    );
\RefAddress[5][11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FFFFFFFFFF"
    )
        port map (
      I0 => \RefAddress[5][11]_i_30_n_0\,
      I1 => \RefAddress[5][11]_i_31_n_0\,
      I2 => \RefAddress_reg[5][11]_i_32_n_4\,
      I3 => \RefAddress_reg[5][11]_i_33_n_2\,
      I4 => \RefAddress_reg[5][11]_i_33_n_7\,
      I5 => \RefAddress[5][11]_i_34_n_0\,
      O => \RefAddress[5][11]_i_7_n_0\
    );
\RefAddress[5][11]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(1),
      I1 => \RefAddress_reg[5][11]_i_60_n_5\,
      I2 => \RefAddress_reg[5][11]_i_13_n_5\,
      I3 => \RefAddress_reg[5][11]_i_65_n_7\,
      O => \RefAddress[5][11]_i_70_n_0\
    );
\RefAddress[5][11]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_71_n_6\,
      I1 => \RefAddress_reg[5][11]_i_68_n_5\,
      I2 => \waveRefOutXCorr[6]_58\(1),
      I3 => \RefAddress_reg[5][11]_i_56_n_6\,
      O => \RefAddress[5][11]_i_72_n_0\
    );
\RefAddress[5][11]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_75_n_2\,
      I1 => \RefAddress_reg[5][11]_i_65_n_5\,
      I2 => \RefAddress_reg[5][11]_i_60_n_6\,
      I3 => \RefAddress_reg[5][11]_i_49_n_4\,
      O => \RefAddress[5][11]_i_74_n_0\
    );
\RefAddress[5][11]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(1),
      I1 => \RefAddress_reg[5][11]_i_56_n_7\,
      I2 => \RefAddress_reg[5][11]_i_73_n_2\,
      I3 => \RefAddress_reg[5][11]_i_71_n_5\,
      O => \RefAddress[5][11]_i_76_n_0\
    );
\RefAddress[5][11]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_77_n_7\,
      I1 => \RefAddress_reg[5][11]_i_83_n_4\,
      I2 => \RefAddress_reg[5][11]_i_83_n_5\,
      I3 => \waveRefOutXCorr[1]_53\(0),
      I4 => \RefAddress_reg[5][11]_i_84_n_7\,
      I5 => \RefAddress_reg[5][11]_i_83_n_6\,
      O => \RefAddress[5][11]_i_78_n_0\
    );
\RefAddress[5][11]_i_79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(11),
      O => \RefAddress[5][11]_i_79_n_0\
    );
\RefAddress[5][11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000070000"
    )
        port map (
      I0 => \RefAddress[5][11]_i_35_n_0\,
      I1 => \RefAddress_reg[5][11]_i_36_n_5\,
      I2 => \RefAddress[5][11]_i_37_n_0\,
      I3 => \RefAddress_reg[5][11]_i_38_n_7\,
      I4 => \RefAddress_reg[5][11]_i_38_n_2\,
      I5 => \RefAddress_reg[5][11]_i_36_n_4\,
      O => \RefAddress[5][11]_i_8_n_0\
    );
\RefAddress[5][11]_i_80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(10),
      O => \RefAddress[5][11]_i_80_n_0\
    );
\RefAddress[5][11]_i_81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(9),
      O => \RefAddress[5][11]_i_81_n_0\
    );
\RefAddress[5][11]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_27_n_7\,
      I1 => \RefAddress_reg[5][11]_i_27_n_6\,
      I2 => \RefAddress_reg[5][11]_i_77_n_7\,
      I3 => \RefAddress_reg[5][11]_i_83_n_4\,
      I4 => \RefAddress_reg[5][11]_i_83_n_5\,
      O => \RefAddress[5][11]_i_82_n_0\
    );
\RefAddress[5][11]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_27_n_5\,
      I1 => \RefAddress_reg[5][11]_i_77_n_4\,
      I2 => \RefAddress_reg[5][11]_i_77_n_6\,
      I3 => \RefAddress_reg[5][11]_i_77_n_5\,
      O => \RefAddress[5][11]_i_85_n_0\
    );
\RefAddress[5][11]_i_88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(11),
      O => \RefAddress[5][11]_i_88_n_0\
    );
\RefAddress[5][11]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(10),
      O => \RefAddress[5][11]_i_89_n_0\
    );
\RefAddress[5][11]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(9),
      O => \RefAddress[5][11]_i_90_n_0\
    );
\RefAddress[5][11]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_32_n_6\,
      I1 => \RefAddress_reg[5][11]_i_32_n_7\,
      O => \RefAddress[5][11]_i_91_n_0\
    );
\RefAddress[5][11]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_87_n_7\,
      I1 => \RefAddress_reg[5][11]_i_86_n_4\,
      I2 => \RefAddress_reg[5][11]_i_86_n_5\,
      I3 => \waveRefOutXCorr[2]_54\(0),
      I4 => \RefAddress_reg[1][11]_i_77_n_7\,
      I5 => \RefAddress_reg[5][11]_i_86_n_6\,
      O => \RefAddress[5][11]_i_92_n_0\
    );
\RefAddress[5][11]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(0),
      I1 => \RefAddress_reg[1][0]_i_10_n_7\,
      I2 => \RefAddress_reg[5][11]_i_99_n_6\,
      I3 => \RefAddress_reg[5][11]_i_94_n_7\,
      I4 => \RefAddress_reg[5][11]_i_99_n_4\,
      I5 => \RefAddress_reg[5][11]_i_99_n_5\,
      O => \RefAddress[5][11]_i_93_n_0\
    );
\RefAddress[5][11]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(11),
      O => \RefAddress[5][11]_i_95_n_0\
    );
\RefAddress[5][11]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(10),
      O => \RefAddress[5][11]_i_96_n_0\
    );
\RefAddress[5][11]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(9),
      O => \RefAddress[5][11]_i_97_n_0\
    );
\RefAddress[5][11]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \RefAddress_reg[1][0]_i_10_n_7\,
      I1 => \waveRefOutXCorr[0]_52\(0),
      I2 => \RefAddress_reg[5][11]_i_94_n_4\,
      I3 => \RefAddress_reg[5][11]_i_36_n_5\,
      I4 => \RefAddress_reg[5][11]_i_36_n_6\,
      I5 => \RefAddress_reg[5][11]_i_36_n_7\,
      O => \RefAddress[5][11]_i_98_n_0\
    );
\RefAddress[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(1),
      I1 => \RefAddress[5][11]_i_8_n_0\,
      I2 => \waveRefOutXCorr[1]_53\(1),
      I3 => \RefAddress[5][11]_i_6_n_0\,
      I4 => \RefAddress[5][1]_i_2_n_0\,
      O => \waveRefAddress_reg[0][10]_1\(1)
    );
\RefAddress[5][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAB88A8"
    )
        port map (
      I0 => \RefAddress_reg[5][1]_i_3_n_7\,
      I1 => \RefAddress[5][11]_i_46_n_0\,
      I2 => \RefAddress_reg[5][11]_i_32_n_5\,
      I3 => \RefAddress[5][11]_i_47_n_0\,
      I4 => \waveRefOutXCorr[2]_54\(1),
      O => \RefAddress[5][1]_i_2_n_0\
    );
\RefAddress[5][1]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(4),
      O => \RefAddress[5][1]_i_4_n_0\
    );
\RefAddress[5][1]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(3),
      O => \RefAddress[5][1]_i_5_n_0\
    );
\RefAddress[5][1]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(2),
      O => \RefAddress[5][1]_i_6_n_0\
    );
\RefAddress[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress_reg[5][4]_i_2_n_6\,
      I1 => \RefAddress[5][11]_i_8_n_0\,
      I2 => \RefAddress_reg[5][4]_i_3_n_6\,
      I3 => \RefAddress[5][11]_i_6_n_0\,
      I4 => \RefAddress[5][2]_i_2_n_0\,
      O => \waveRefAddress_reg[0][10]_1\(2)
    );
\RefAddress[5][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAB88A8"
    )
        port map (
      I0 => \RefAddress_reg[5][4]_i_9_n_6\,
      I1 => \RefAddress[5][11]_i_46_n_0\,
      I2 => \RefAddress_reg[5][11]_i_32_n_5\,
      I3 => \RefAddress[5][11]_i_47_n_0\,
      I4 => \RefAddress_reg[5][4]_i_10_n_6\,
      O => \RefAddress[5][2]_i_2_n_0\
    );
\RefAddress[5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress_reg[5][4]_i_2_n_5\,
      I1 => \RefAddress[5][11]_i_8_n_0\,
      I2 => \RefAddress_reg[5][4]_i_3_n_5\,
      I3 => \RefAddress[5][11]_i_6_n_0\,
      I4 => \RefAddress[5][3]_i_2_n_0\,
      O => \waveRefAddress_reg[0][10]_1\(3)
    );
\RefAddress[5][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAB88A8"
    )
        port map (
      I0 => \RefAddress_reg[5][4]_i_9_n_5\,
      I1 => \RefAddress[5][11]_i_46_n_0\,
      I2 => \RefAddress_reg[5][11]_i_32_n_5\,
      I3 => \RefAddress[5][11]_i_47_n_0\,
      I4 => \RefAddress_reg[5][4]_i_10_n_5\,
      O => \RefAddress[5][3]_i_2_n_0\
    );
\RefAddress[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress_reg[5][4]_i_2_n_4\,
      I1 => \RefAddress[5][11]_i_8_n_0\,
      I2 => \RefAddress_reg[5][4]_i_3_n_4\,
      I3 => \RefAddress[5][11]_i_6_n_0\,
      I4 => \RefAddress[5][4]_i_4_n_0\,
      O => \waveRefAddress_reg[0][10]_1\(4)
    );
\RefAddress[5][4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(3),
      O => \RefAddress[5][4]_i_11_n_0\
    );
\RefAddress[5][4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(2),
      O => \RefAddress[5][4]_i_12_n_0\
    );
\RefAddress[5][4]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(3),
      O => \RefAddress[5][4]_i_13_n_0\
    );
\RefAddress[5][4]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(2),
      O => \RefAddress[5][4]_i_14_n_0\
    );
\RefAddress[5][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAB88A8"
    )
        port map (
      I0 => \RefAddress_reg[5][4]_i_9_n_4\,
      I1 => \RefAddress[5][11]_i_46_n_0\,
      I2 => \RefAddress_reg[5][11]_i_32_n_5\,
      I3 => \RefAddress[5][11]_i_47_n_0\,
      I4 => \RefAddress_reg[5][4]_i_10_n_4\,
      O => \RefAddress[5][4]_i_4_n_0\
    );
\RefAddress[5][4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(3),
      O => \RefAddress[5][4]_i_5_n_0\
    );
\RefAddress[5][4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(2),
      O => \RefAddress[5][4]_i_6_n_0\
    );
\RefAddress[5][4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(3),
      O => \RefAddress[5][4]_i_7_n_0\
    );
\RefAddress[5][4]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(2),
      O => \RefAddress[5][4]_i_8_n_0\
    );
\RefAddress[5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress_reg[5][8]_i_2_n_7\,
      I1 => \RefAddress[5][11]_i_8_n_0\,
      I2 => \RefAddress_reg[5][8]_i_3_n_7\,
      I3 => \RefAddress[5][11]_i_6_n_0\,
      I4 => \RefAddress[5][5]_i_2_n_0\,
      O => \waveRefAddress_reg[0][10]_1\(5)
    );
\RefAddress[5][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAB88A8"
    )
        port map (
      I0 => \RefAddress_reg[5][8]_i_9_n_7\,
      I1 => \RefAddress[5][11]_i_46_n_0\,
      I2 => \RefAddress_reg[5][11]_i_32_n_5\,
      I3 => \RefAddress[5][11]_i_47_n_0\,
      I4 => \RefAddress_reg[5][8]_i_10_n_7\,
      O => \RefAddress[5][5]_i_2_n_0\
    );
\RefAddress[5][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress_reg[5][8]_i_2_n_6\,
      I1 => \RefAddress[5][11]_i_8_n_0\,
      I2 => \RefAddress_reg[5][8]_i_3_n_6\,
      I3 => \RefAddress[5][11]_i_6_n_0\,
      I4 => \RefAddress[5][6]_i_2_n_0\,
      O => \waveRefAddress_reg[0][10]_1\(6)
    );
\RefAddress[5][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAB88A8"
    )
        port map (
      I0 => \RefAddress_reg[5][8]_i_9_n_6\,
      I1 => \RefAddress[5][11]_i_46_n_0\,
      I2 => \RefAddress_reg[5][11]_i_32_n_5\,
      I3 => \RefAddress[5][11]_i_47_n_0\,
      I4 => \RefAddress_reg[5][8]_i_10_n_6\,
      O => \RefAddress[5][6]_i_2_n_0\
    );
\RefAddress[5][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress_reg[5][8]_i_2_n_5\,
      I1 => \RefAddress[5][11]_i_8_n_0\,
      I2 => \RefAddress_reg[5][8]_i_3_n_5\,
      I3 => \RefAddress[5][11]_i_6_n_0\,
      I4 => \RefAddress[5][7]_i_2_n_0\,
      O => \waveRefAddress_reg[0][10]_1\(7)
    );
\RefAddress[5][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAB88A8"
    )
        port map (
      I0 => \RefAddress_reg[5][8]_i_9_n_5\,
      I1 => \RefAddress[5][11]_i_46_n_0\,
      I2 => \RefAddress_reg[5][11]_i_32_n_5\,
      I3 => \RefAddress[5][11]_i_47_n_0\,
      I4 => \RefAddress_reg[5][8]_i_10_n_5\,
      O => \RefAddress[5][7]_i_2_n_0\
    );
\RefAddress[5][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress_reg[5][8]_i_2_n_4\,
      I1 => \RefAddress[5][11]_i_8_n_0\,
      I2 => \RefAddress_reg[5][8]_i_3_n_4\,
      I3 => \RefAddress[5][11]_i_6_n_0\,
      I4 => \RefAddress[5][8]_i_4_n_0\,
      O => \waveRefAddress_reg[0][10]_1\(8)
    );
\RefAddress[5][8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(8),
      O => \RefAddress[5][8]_i_11_n_0\
    );
\RefAddress[5][8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(5),
      O => \RefAddress[5][8]_i_12_n_0\
    );
\RefAddress[5][8]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(8),
      O => \RefAddress[5][8]_i_13_n_0\
    );
\RefAddress[5][8]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(5),
      O => \RefAddress[5][8]_i_14_n_0\
    );
\RefAddress[5][8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAB88A8"
    )
        port map (
      I0 => \RefAddress_reg[5][8]_i_9_n_4\,
      I1 => \RefAddress[5][11]_i_46_n_0\,
      I2 => \RefAddress_reg[5][11]_i_32_n_5\,
      I3 => \RefAddress[5][11]_i_47_n_0\,
      I4 => \RefAddress_reg[5][8]_i_10_n_4\,
      O => \RefAddress[5][8]_i_4_n_0\
    );
\RefAddress[5][8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(8),
      O => \RefAddress[5][8]_i_5_n_0\
    );
\RefAddress[5][8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(5),
      O => \RefAddress[5][8]_i_6_n_0\
    );
\RefAddress[5][8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(8),
      O => \RefAddress[5][8]_i_7_n_0\
    );
\RefAddress[5][8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(5),
      O => \RefAddress[5][8]_i_8_n_0\
    );
\RefAddress[5][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_9_n_7\,
      I1 => \RefAddress[5][11]_i_8_n_0\,
      I2 => \RefAddress_reg[5][11]_i_10_n_7\,
      I3 => \RefAddress[5][11]_i_6_n_0\,
      I4 => \RefAddress[5][9]_i_2_n_0\,
      O => \waveRefAddress_reg[0][10]_1\(9)
    );
\RefAddress[5][9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAB88A8"
    )
        port map (
      I0 => \RefAddress_reg[5][11]_i_45_n_7\,
      I1 => \RefAddress[5][11]_i_46_n_0\,
      I2 => \RefAddress_reg[5][11]_i_32_n_5\,
      I3 => \RefAddress[5][11]_i_47_n_0\,
      I4 => \RefAddress_reg[5][11]_i_48_n_7\,
      O => \RefAddress[5][9]_i_2_n_0\
    );
\RefAddress[6][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(0),
      I1 => \RefAddress[6][11]_i_12_n_0\,
      I2 => \RefAddress[6][0]_i_2_n_0\,
      I3 => \RefAddress[6][11]_i_10_n_0\,
      I4 => \waveRefOutXCorr[1]_53\(0),
      O => \waveRefAddress_reg[1][10]_0\(0)
    );
\RefAddress[6][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(0),
      I1 => \RefAddress[6][11]_i_36_n_0\,
      I2 => \RefAddress_reg[6][11]_i_37_n_6\,
      I3 => \RefAddress[6][11]_i_41_n_0\,
      I4 => \waveRefOutXCorr[2]_54\(0),
      O => \RefAddress[6][0]_i_2_n_0\
    );
\RefAddress[6][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[6][10]_i_2_n_0\,
      I1 => \RefAddress[6][11]_i_10_n_0\,
      I2 => \RefAddress_reg[6][11]_i_11_n_7\,
      I3 => \RefAddress[6][11]_i_12_n_0\,
      I4 => \RefAddress_reg[6][11]_i_13_n_7\,
      O => \waveRefAddress_reg[1][10]_0\(10)
    );
\RefAddress[6][10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_40_n_7\,
      I1 => \RefAddress[6][11]_i_36_n_0\,
      I2 => \RefAddress_reg[6][11]_i_37_n_6\,
      I3 => \RefAddress[6][11]_i_41_n_0\,
      I4 => \RefAddress_reg[6][11]_i_42_n_7\,
      O => \RefAddress[6][10]_i_2_n_0\
    );
\RefAddress[6][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABA000000000000"
    )
        port map (
      I0 => \RefAddress[6][11]_i_3_n_0\,
      I1 => \RefAddress[6][11]_i_4_n_0\,
      I2 => \RefAddress[6][11]_i_5_n_0\,
      I3 => \RefAddress[6][11]_i_6_n_0\,
      I4 => \RefAddress[6][11]_i_7_n_0\,
      I5 => \RefAddress[6][11]_i_8_n_0\,
      O => \waveRefAddress_reg[4][0]_1\(0)
    );
\RefAddress[6][11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEFFFFFFFEF"
    )
        port map (
      I0 => \RefAddress[6][11]_i_43_n_0\,
      I1 => \RefAddress_reg[6][11]_i_31_n_5\,
      I2 => \RefAddress_reg[6][11]_i_44_n_3\,
      I3 => \RefAddress_reg[6][11]_i_31_n_4\,
      I4 => \RefAddress_reg[6][11]_i_31_n_6\,
      I5 => \RefAddress[6][11]_i_30_n_0\,
      O => \RefAddress[6][11]_i_10_n_0\
    );
\RefAddress[6][11]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(10),
      O => \RefAddress[6][11]_i_100_n_0\
    );
\RefAddress[6][11]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(8),
      O => \RefAddress[6][11]_i_101_n_0\
    );
\RefAddress[6][11]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(6),
      O => \RefAddress[6][11]_i_102_n_0\
    );
\RefAddress[6][11]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(10),
      O => \RefAddress[6][11]_i_103_n_0\
    );
\RefAddress[6][11]_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(10),
      O => \RefAddress[6][11]_i_105_n_0\
    );
\RefAddress[6][11]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(5),
      O => \RefAddress[6][11]_i_106_n_0\
    );
\RefAddress[6][11]_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(3),
      O => \RefAddress[6][11]_i_107_n_0\
    );
\RefAddress[6][11]_i_110\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(8),
      O => \RefAddress[6][11]_i_110_n_0\
    );
\RefAddress[6][11]_i_111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(6),
      O => \RefAddress[6][11]_i_111_n_0\
    );
\RefAddress[6][11]_i_113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(8),
      O => \RefAddress[6][11]_i_113_n_0\
    );
\RefAddress[6][11]_i_114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(6),
      O => \RefAddress[6][11]_i_114_n_0\
    );
\RefAddress[6][11]_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(8),
      O => \RefAddress[6][11]_i_116_n_0\
    );
\RefAddress[6][11]_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(6),
      O => \RefAddress[6][11]_i_117_n_0\
    );
\RefAddress[6][11]_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(8),
      O => \RefAddress[6][11]_i_119_n_0\
    );
\RefAddress[6][11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000D0000"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_35_n_6\,
      I1 => \RefAddress[6][11]_i_34_n_0\,
      I2 => \RefAddress[6][11]_i_46_n_0\,
      I3 => \RefAddress_reg[6][11]_i_35_n_5\,
      I4 => \RefAddress_reg[6][11]_i_47_n_3\,
      I5 => \RefAddress_reg[6][11]_i_35_n_4\,
      O => \RefAddress[6][11]_i_12_n_0\
    );
\RefAddress[6][11]_i_120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(6),
      O => \RefAddress[6][11]_i_120_n_0\
    );
\RefAddress[6][11]_i_121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(5),
      O => \RefAddress[6][11]_i_121_n_0\
    );
\RefAddress[6][11]_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(3),
      O => \RefAddress[6][11]_i_122_n_0\
    );
\RefAddress[6][11]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(5),
      O => \RefAddress[6][11]_i_123_n_0\
    );
\RefAddress[6][11]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(3),
      O => \RefAddress[6][11]_i_124_n_0\
    );
\RefAddress[6][11]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(5),
      O => \RefAddress[6][11]_i_125_n_0\
    );
\RefAddress[6][11]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(3),
      O => \RefAddress[6][11]_i_126_n_0\
    );
\RefAddress[6][11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_22_n_4\,
      I1 => \RefAddress_reg[6][11]_i_15_n_7\,
      I2 => \RefAddress_reg[6][11]_i_22_n_5\,
      I3 => \RefAddress_reg[6][11]_i_22_n_7\,
      I4 => \RefAddress_reg[6][11]_i_22_n_6\,
      I5 => \RefAddress[6][11]_i_49_n_0\,
      O => \RefAddress[6][11]_i_14_n_0\
    );
\RefAddress[6][11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_51_n_6\,
      I1 => \RefAddress_reg[6][11]_i_52_n_6\,
      I2 => \RefAddress_reg[6][11]_i_51_n_5\,
      I3 => \waveRefOutXCorr[5]_57\(2),
      O => \RefAddress[6][11]_i_17_n_0\
    );
\RefAddress[6][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[6][11]_i_9_n_0\,
      I1 => \RefAddress[6][11]_i_10_n_0\,
      I2 => \RefAddress_reg[6][11]_i_11_n_6\,
      I3 => \RefAddress[6][11]_i_12_n_0\,
      I4 => \RefAddress_reg[6][11]_i_13_n_6\,
      O => \waveRefAddress_reg[1][10]_0\(11)
    );
\RefAddress[6][11]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_60_n_4\,
      I1 => \RefAddress_reg[6][11]_i_61_n_7\,
      I2 => \RefAddress_reg[6][11]_i_62_n_4\,
      I3 => \RefAddress_reg[6][11]_i_62_n_5\,
      I4 => \RefAddress[6][11]_i_63_n_0\,
      O => \RefAddress[6][11]_i_21_n_0\
    );
\RefAddress[6][11]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_52_n_7\,
      I1 => \RefAddress_reg[6][11]_i_51_n_4\,
      I2 => \RefAddress_reg[6][11]_i_68_n_4\,
      I3 => \RefAddress_reg[6][11]_i_69_n_6\,
      I4 => \RefAddress[6][11]_i_70_n_0\,
      O => \RefAddress[6][11]_i_24_n_0\
    );
\RefAddress[6][11]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(2),
      I1 => \RefAddress_reg[6][11]_i_18_n_6\,
      I2 => \RefAddress_reg[6][11]_i_62_n_7\,
      I3 => \RefAddress_reg[6][11]_i_51_n_7\,
      I4 => \RefAddress[6][11]_i_71_n_0\,
      O => \RefAddress[6][11]_i_25_n_0\
    );
\RefAddress[6][11]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(1),
      I1 => \RefAddress_reg[6][11]_i_19_n_5\,
      I2 => \RefAddress_reg[6][11]_i_68_n_5\,
      I3 => \RefAddress_reg[6][11]_i_72_n_3\,
      I4 => \RefAddress[6][11]_i_73_n_0\,
      O => \RefAddress[6][11]_i_26_n_0\
    );
\RefAddress[6][11]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_53_n_5\,
      I1 => \RefAddress_reg[6][11]_i_61_n_6\,
      I2 => \RefAddress_reg[6][11]_i_61_n_4\,
      I3 => \RefAddress_reg[6][11]_i_69_n_4\,
      I4 => \RefAddress[6][11]_i_74_n_0\,
      O => \RefAddress[6][11]_i_27_n_0\
    );
\RefAddress[6][11]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(2),
      I1 => \RefAddress_reg[6][11]_i_15_n_6\,
      I2 => \RefAddress_reg[6][11]_i_60_n_7\,
      I3 => \RefAddress_reg[6][11]_i_69_n_5\,
      I4 => \RefAddress[6][11]_i_75_n_0\,
      O => \RefAddress[6][11]_i_28_n_0\
    );
\RefAddress[6][11]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_22_n_7\,
      I1 => \RefAddress_reg[6][11]_i_19_n_6\,
      I2 => \RefAddress_reg[6][11]_i_60_n_6\,
      I3 => \RefAddress_reg[6][11]_i_76_n_5\,
      I4 => \RefAddress[6][11]_i_77_n_0\,
      O => \RefAddress[6][11]_i_29_n_0\
    );
\RefAddress[6][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => \RefAddress[6][11]_i_14_n_0\,
      I1 => \RefAddress_reg[6][11]_i_15_n_6\,
      I2 => \RefAddress_reg[6][11]_i_15_n_4\,
      I3 => \RefAddress_reg[6][11]_i_16_n_3\,
      I4 => \RefAddress_reg[6][11]_i_15_n_5\,
      O => \RefAddress[6][11]_i_3_n_0\
    );
\RefAddress[6][11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007FFF"
    )
        port map (
      I0 => \RefAddress[6][11]_i_78_n_0\,
      I1 => \RefAddress_reg[6][11]_i_79_n_7\,
      I2 => \RefAddress_reg[6][11]_i_79_n_6\,
      I3 => \RefAddress_reg[6][11]_i_79_n_5\,
      I4 => \RefAddress_reg[6][11]_i_79_n_4\,
      I5 => \RefAddress_reg[6][11]_i_31_n_7\,
      O => \RefAddress[6][11]_i_30_n_0\
    );
\RefAddress[6][11]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFBFB"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_31_n_4\,
      I1 => \RefAddress_reg[6][11]_i_44_n_3\,
      I2 => \RefAddress_reg[6][11]_i_31_n_5\,
      I3 => \RefAddress[6][11]_i_81_n_0\,
      I4 => \RefAddress[6][11]_i_82_n_0\,
      O => \RefAddress[6][11]_i_32_n_0\
    );
\RefAddress[6][11]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFBFB"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_35_n_4\,
      I1 => \RefAddress_reg[6][11]_i_47_n_3\,
      I2 => \RefAddress_reg[6][11]_i_35_n_5\,
      I3 => \RefAddress[6][11]_i_83_n_0\,
      I4 => \RefAddress[6][11]_i_84_n_0\,
      O => \RefAddress[6][11]_i_33_n_0\
    );
\RefAddress[6][11]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_85_n_4\,
      I1 => \RefAddress_reg[6][11]_i_35_n_7\,
      I2 => \RefAddress_reg[6][11]_i_85_n_5\,
      I3 => \RefAddress_reg[6][11]_i_85_n_7\,
      I4 => \RefAddress_reg[6][11]_i_85_n_6\,
      I5 => \RefAddress[6][11]_i_86_n_0\,
      O => \RefAddress[6][11]_i_34_n_0\
    );
\RefAddress[6][11]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007FFF"
    )
        port map (
      I0 => \RefAddress[6][11]_i_88_n_0\,
      I1 => \RefAddress_reg[6][11]_i_89_n_5\,
      I2 => \RefAddress_reg[6][11]_i_89_n_7\,
      I3 => \RefAddress_reg[6][11]_i_89_n_6\,
      I4 => \RefAddress_reg[6][11]_i_89_n_4\,
      I5 => \RefAddress_reg[6][11]_i_37_n_7\,
      O => \RefAddress[6][11]_i_36_n_0\
    );
\RefAddress[6][11]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_89_n_4\,
      I1 => \RefAddress_reg[6][11]_i_37_n_7\,
      I2 => \RefAddress_reg[6][11]_i_37_n_6\,
      I3 => \RefAddress_reg[6][11]_i_89_n_5\,
      I4 => \RefAddress[4][11]_i_94_n_0\,
      I5 => \RefAddress[6][11]_i_91_n_0\,
      O => \RefAddress[6][11]_i_38_n_0\
    );
\RefAddress[6][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \RefAddress[6][11]_i_17_n_0\,
      I1 => \RefAddress_reg[6][11]_i_18_n_7\,
      I2 => \RefAddress_reg[6][11]_i_19_n_4\,
      I3 => \RefAddress_reg[6][11]_i_20_n_5\,
      I4 => \waveRefOutXCorr[4]_56\(0),
      I5 => \RefAddress[6][11]_i_21_n_0\,
      O => \RefAddress[6][11]_i_4_n_0\
    );
\RefAddress[6][11]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFBFB"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_37_n_4\,
      I1 => \RefAddress_reg[6][11]_i_39_n_3\,
      I2 => \RefAddress_reg[6][11]_i_37_n_5\,
      I3 => \RefAddress[6][11]_i_91_n_0\,
      I4 => \RefAddress[6][11]_i_93_n_0\,
      O => \RefAddress[6][11]_i_41_n_0\
    );
\RefAddress[6][11]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_79_n_7\,
      I1 => \RefAddress_reg[6][11]_i_79_n_6\,
      I2 => \RefAddress_reg[2][0]_i_6_n_7\,
      I3 => \RefAddress_reg[6][11]_i_31_n_6\,
      I4 => \RefAddress[1][0]_i_13_n_0\,
      I5 => \RefAddress[6][11]_i_81_n_0\,
      O => \RefAddress[6][11]_i_43_n_0\
    );
\RefAddress[6][11]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(10),
      O => \RefAddress[6][11]_i_45_n_0\
    );
\RefAddress[6][11]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_85_n_4\,
      I1 => \RefAddress_reg[6][11]_i_35_n_7\,
      I2 => \RefAddress_reg[6][11]_i_35_n_6\,
      I3 => \RefAddress_reg[6][11]_i_85_n_5\,
      I4 => \RefAddress[1][0]_i_11_n_0\,
      I5 => \RefAddress[6][11]_i_83_n_0\,
      O => \RefAddress[6][11]_i_46_n_0\
    );
\RefAddress[6][11]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(10),
      O => \RefAddress[6][11]_i_48_n_0\
    );
\RefAddress[6][11]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(0),
      I1 => \waveRefOutXCorr[3]_55\(1),
      I2 => \RefAddress_reg[2][11]_i_23_n_7\,
      I3 => \RefAddress_reg[6][11]_i_23_n_4\,
      I4 => \RefAddress_reg[6][11]_i_23_n_5\,
      I5 => \RefAddress_reg[6][11]_i_23_n_6\,
      O => \RefAddress[6][11]_i_49_n_0\
    );
\RefAddress[6][11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RefAddress[2][11]_i_22_n_0\,
      I1 => \RefAddress_reg[6][11]_i_15_n_7\,
      I2 => \RefAddress_reg[6][11]_i_22_n_4\,
      I3 => \RefAddress_reg[6][11]_i_23_n_4\,
      I4 => \RefAddress_reg[6][11]_i_23_n_5\,
      O => \RefAddress[6][11]_i_5_n_0\
    );
\RefAddress[6][11]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(10),
      O => \RefAddress[6][11]_i_50_n_0\
    );
\RefAddress[6][11]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(8),
      O => \RefAddress[6][11]_i_54_n_0\
    );
\RefAddress[6][11]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(6),
      O => \RefAddress[6][11]_i_55_n_0\
    );
\RefAddress[6][11]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(5),
      O => \RefAddress[6][11]_i_56_n_0\
    );
\RefAddress[6][11]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[7]_59\(3),
      O => \RefAddress[6][11]_i_57_n_0\
    );
\RefAddress[6][11]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(5),
      O => \RefAddress[6][11]_i_58_n_0\
    );
\RefAddress[6][11]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(3),
      O => \RefAddress[6][11]_i_59_n_0\
    );
\RefAddress[6][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \RefAddress[6][11]_i_24_n_0\,
      I1 => \RefAddress[6][11]_i_25_n_0\,
      I2 => \RefAddress[6][11]_i_26_n_0\,
      I3 => \RefAddress[6][11]_i_27_n_0\,
      I4 => \RefAddress[6][11]_i_28_n_0\,
      I5 => \RefAddress[6][11]_i_29_n_0\,
      O => \RefAddress[6][11]_i_6_n_0\
    );
\RefAddress[6][11]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_22_n_6\,
      I1 => \RefAddress_reg[6][11]_i_22_n_5\,
      I2 => \RefAddress_reg[6][11]_i_104_n_3\,
      I3 => \waveRefOutXCorr[5]_57\(0),
      O => \RefAddress[6][11]_i_63_n_0\
    );
\RefAddress[6][11]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(8),
      O => \RefAddress[6][11]_i_64_n_0\
    );
\RefAddress[6][11]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(6),
      O => \RefAddress[6][11]_i_65_n_0\
    );
\RefAddress[6][11]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(5),
      O => \RefAddress[6][11]_i_66_n_0\
    );
\RefAddress[6][11]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(3),
      O => \RefAddress[6][11]_i_67_n_0\
    );
\RefAddress[6][11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400F4F4F400F400"
    )
        port map (
      I0 => \RefAddress[6][11]_i_30_n_0\,
      I1 => \RefAddress_reg[6][11]_i_31_n_6\,
      I2 => \RefAddress[6][11]_i_32_n_0\,
      I3 => \RefAddress[6][11]_i_33_n_0\,
      I4 => \RefAddress[6][11]_i_34_n_0\,
      I5 => \RefAddress_reg[6][11]_i_35_n_6\,
      O => \RefAddress[6][11]_i_7_n_0\
    );
\RefAddress[6][11]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_53_n_4\,
      I1 => \RefAddress_reg[6][11]_i_62_n_6\,
      I2 => \RefAddress_reg[6][11]_i_108_n_3\,
      I3 => \RefAddress_reg[6][11]_i_20_n_4\,
      O => \RefAddress[6][11]_i_70_n_0\
    );
\RefAddress[6][11]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_52_n_4\,
      I1 => \RefAddress_reg[6][11]_i_53_n_6\,
      I2 => \RefAddress_reg[2][11]_i_23_n_7\,
      I3 => \waveRefOutXCorr[4]_56\(1),
      O => \RefAddress[6][11]_i_71_n_0\
    );
\RefAddress[6][11]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_109_n_3\,
      I1 => \RefAddress_reg[6][11]_i_18_n_4\,
      I2 => \RefAddress_reg[6][11]_i_20_n_6\,
      I3 => \waveRefOutXCorr[5]_57\(1),
      O => \RefAddress[6][11]_i_73_n_0\
    );
\RefAddress[6][11]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_68_n_6\,
      I1 => \waveRefOutXCorr[6]_58\(2),
      I2 => \RefAddress_reg[6][11]_i_52_n_5\,
      I3 => \RefAddress_reg[6][11]_i_18_n_5\,
      O => \RefAddress[6][11]_i_74_n_0\
    );
\RefAddress[6][11]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_76_n_4\,
      I1 => \waveRefOutXCorr[7]_59\(1),
      I2 => \RefAddress_reg[6][11]_i_76_n_6\,
      I3 => \RefAddress_reg[6][11]_i_23_n_6\,
      O => \RefAddress[6][11]_i_75_n_0\
    );
\RefAddress[6][11]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_61_n_5\,
      I1 => \RefAddress_reg[6][11]_i_76_n_7\,
      I2 => \RefAddress_reg[6][11]_i_68_n_7\,
      I3 => \RefAddress_reg[6][11]_i_60_n_5\,
      O => \RefAddress[6][11]_i_77_n_0\
    );
\RefAddress[6][11]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_112_n_4\,
      I1 => \RefAddress_reg[6][11]_i_112_n_5\,
      I2 => \RefAddress_reg[6][11]_i_112_n_6\,
      I3 => \waveRefOutXCorr[1]_53\(0),
      I4 => \waveRefOutXCorr[1]_53\(1),
      I5 => \RefAddress_reg[2][0]_i_6_n_7\,
      O => \RefAddress[6][11]_i_78_n_0\
    );
\RefAddress[6][11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4FFFF"
    )
        port map (
      I0 => \RefAddress[6][11]_i_36_n_0\,
      I1 => \RefAddress_reg[6][11]_i_37_n_6\,
      I2 => \RefAddress[6][11]_i_38_n_0\,
      I3 => \RefAddress_reg[6][11]_i_37_n_5\,
      I4 => \RefAddress_reg[6][11]_i_39_n_3\,
      I5 => \RefAddress_reg[6][11]_i_37_n_4\,
      O => \RefAddress[6][11]_i_8_n_0\
    );
\RefAddress[6][11]_i_80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(10),
      O => \RefAddress[6][11]_i_80_n_0\
    );
\RefAddress[6][11]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_112_n_4\,
      I1 => \RefAddress_reg[6][11]_i_112_n_5\,
      I2 => \RefAddress_reg[6][11]_i_112_n_6\,
      I3 => \RefAddress_reg[6][11]_i_31_n_7\,
      I4 => \RefAddress_reg[6][11]_i_79_n_4\,
      I5 => \RefAddress_reg[6][11]_i_79_n_5\,
      O => \RefAddress[6][11]_i_81_n_0\
    );
\RefAddress[6][11]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(1),
      I1 => \waveRefOutXCorr[1]_53\(0),
      I2 => \RefAddress_reg[6][11]_i_31_n_6\,
      I3 => \RefAddress_reg[2][0]_i_6_n_7\,
      I4 => \RefAddress_reg[6][11]_i_79_n_6\,
      I5 => \RefAddress_reg[6][11]_i_79_n_7\,
      O => \RefAddress[6][11]_i_82_n_0\
    );
\RefAddress[6][11]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_115_n_4\,
      I1 => \RefAddress_reg[6][11]_i_115_n_5\,
      I2 => \RefAddress_reg[6][11]_i_115_n_6\,
      I3 => \RefAddress_reg[6][11]_i_85_n_7\,
      I4 => \RefAddress_reg[2][11]_i_102_n_7\,
      I5 => \RefAddress_reg[6][11]_i_85_n_6\,
      O => \RefAddress[6][11]_i_83_n_0\
    );
\RefAddress[6][11]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(1),
      I1 => \waveRefOutXCorr[0]_52\(0),
      I2 => \RefAddress_reg[6][11]_i_85_n_5\,
      I3 => \RefAddress_reg[6][11]_i_35_n_6\,
      I4 => \RefAddress_reg[6][11]_i_35_n_7\,
      I5 => \RefAddress_reg[6][11]_i_85_n_4\,
      O => \RefAddress[6][11]_i_84_n_0\
    );
\RefAddress[6][11]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_115_n_4\,
      I1 => \RefAddress_reg[6][11]_i_115_n_5\,
      I2 => \RefAddress_reg[6][11]_i_115_n_6\,
      I3 => \waveRefOutXCorr[0]_52\(0),
      I4 => \waveRefOutXCorr[0]_52\(1),
      I5 => \RefAddress_reg[2][11]_i_102_n_7\,
      O => \RefAddress[6][11]_i_86_n_0\
    );
\RefAddress[6][11]_i_87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(10),
      O => \RefAddress[6][11]_i_87_n_0\
    );
\RefAddress[6][11]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_118_n_4\,
      I1 => \RefAddress_reg[6][11]_i_118_n_5\,
      I2 => \RefAddress_reg[6][11]_i_118_n_6\,
      I3 => \waveRefOutXCorr[2]_54\(0),
      I4 => \waveRefOutXCorr[2]_54\(1),
      I5 => \RefAddress_reg[2][11]_i_86_n_7\,
      O => \RefAddress[6][11]_i_88_n_0\
    );
\RefAddress[6][11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_40_n_6\,
      I1 => \RefAddress[6][11]_i_36_n_0\,
      I2 => \RefAddress_reg[6][11]_i_37_n_6\,
      I3 => \RefAddress[6][11]_i_41_n_0\,
      I4 => \RefAddress_reg[6][11]_i_42_n_6\,
      O => \RefAddress[6][11]_i_9_n_0\
    );
\RefAddress[6][11]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(10),
      O => \RefAddress[6][11]_i_90_n_0\
    );
\RefAddress[6][11]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \RefAddress_reg[6][11]_i_118_n_4\,
      I1 => \RefAddress_reg[6][11]_i_118_n_5\,
      I2 => \RefAddress_reg[6][11]_i_118_n_6\,
      I3 => \RefAddress_reg[6][11]_i_89_n_7\,
      I4 => \RefAddress_reg[2][11]_i_86_n_7\,
      I5 => \RefAddress_reg[6][11]_i_89_n_6\,
      O => \RefAddress[6][11]_i_91_n_0\
    );
\RefAddress[6][11]_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(10),
      O => \RefAddress[6][11]_i_92_n_0\
    );
\RefAddress[6][11]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(1),
      I1 => \waveRefOutXCorr[2]_54\(0),
      I2 => \RefAddress_reg[6][11]_i_89_n_5\,
      I3 => \RefAddress_reg[6][11]_i_37_n_6\,
      I4 => \RefAddress_reg[6][11]_i_37_n_7\,
      I5 => \RefAddress_reg[6][11]_i_89_n_4\,
      O => \RefAddress[6][11]_i_93_n_0\
    );
\RefAddress[6][11]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(10),
      O => \RefAddress[6][11]_i_94_n_0\
    );
\RefAddress[6][11]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(8),
      O => \RefAddress[6][11]_i_95_n_0\
    );
\RefAddress[6][11]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[4]_56\(6),
      O => \RefAddress[6][11]_i_96_n_0\
    );
\RefAddress[6][11]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[5]_57\(10),
      O => \RefAddress[6][11]_i_97_n_0\
    );
\RefAddress[6][11]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(5),
      O => \RefAddress[6][11]_i_98_n_0\
    );
\RefAddress[6][11]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[6]_58\(3),
      O => \RefAddress[6][11]_i_99_n_0\
    );
\RefAddress[6][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[6][1]_i_2_n_0\,
      I1 => \RefAddress[6][11]_i_10_n_0\,
      I2 => \waveRefOutXCorr[1]_53\(1),
      I3 => \RefAddress[6][11]_i_12_n_0\,
      I4 => \waveRefOutXCorr[0]_52\(1),
      O => \waveRefAddress_reg[1][10]_0\(1)
    );
\RefAddress[6][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(1),
      I1 => \RefAddress[6][11]_i_36_n_0\,
      I2 => \RefAddress_reg[6][11]_i_37_n_6\,
      I3 => \RefAddress[6][11]_i_41_n_0\,
      I4 => \waveRefOutXCorr[2]_54\(1),
      O => \RefAddress[6][1]_i_2_n_0\
    );
\RefAddress[6][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[6][2]_i_2_n_0\,
      I1 => \RefAddress[6][11]_i_10_n_0\,
      I2 => \waveRefOutXCorr[1]_53\(2),
      I3 => \RefAddress[6][11]_i_12_n_0\,
      I4 => \waveRefOutXCorr[0]_52\(2),
      O => \waveRefAddress_reg[1][10]_0\(2)
    );
\RefAddress[6][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(2),
      I1 => \RefAddress[6][11]_i_36_n_0\,
      I2 => \RefAddress_reg[6][11]_i_37_n_6\,
      I3 => \RefAddress[6][11]_i_41_n_0\,
      I4 => \waveRefOutXCorr[2]_54\(2),
      O => \RefAddress[6][2]_i_2_n_0\
    );
\RefAddress[6][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[6][3]_i_2_n_0\,
      I1 => \RefAddress[6][11]_i_10_n_0\,
      I2 => \RefAddress_reg[6][5]_i_3_n_6\,
      I3 => \RefAddress[6][11]_i_12_n_0\,
      I4 => \RefAddress_reg[6][5]_i_4_n_6\,
      O => \waveRefAddress_reg[1][10]_0\(3)
    );
\RefAddress[6][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[6][5]_i_5_n_6\,
      I1 => \RefAddress[6][11]_i_36_n_0\,
      I2 => \RefAddress_reg[6][11]_i_37_n_6\,
      I3 => \RefAddress[6][11]_i_41_n_0\,
      I4 => \RefAddress_reg[6][5]_i_6_n_6\,
      O => \RefAddress[6][3]_i_2_n_0\
    );
\RefAddress[6][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[6][4]_i_2_n_0\,
      I1 => \RefAddress[6][11]_i_10_n_0\,
      I2 => \RefAddress_reg[6][5]_i_3_n_5\,
      I3 => \RefAddress[6][11]_i_12_n_0\,
      I4 => \RefAddress_reg[6][5]_i_4_n_5\,
      O => \waveRefAddress_reg[1][10]_0\(4)
    );
\RefAddress[6][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[6][5]_i_5_n_5\,
      I1 => \RefAddress[6][11]_i_36_n_0\,
      I2 => \RefAddress_reg[6][11]_i_37_n_6\,
      I3 => \RefAddress[6][11]_i_41_n_0\,
      I4 => \RefAddress_reg[6][5]_i_6_n_5\,
      O => \RefAddress[6][4]_i_2_n_0\
    );
\RefAddress[6][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[6][5]_i_2_n_0\,
      I1 => \RefAddress[6][11]_i_10_n_0\,
      I2 => \RefAddress_reg[6][5]_i_3_n_4\,
      I3 => \RefAddress[6][11]_i_12_n_0\,
      I4 => \RefAddress_reg[6][5]_i_4_n_4\,
      O => \waveRefAddress_reg[1][10]_0\(5)
    );
\RefAddress[6][5]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(3),
      O => \RefAddress[6][5]_i_10_n_0\
    );
\RefAddress[6][5]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(5),
      O => \RefAddress[6][5]_i_11_n_0\
    );
\RefAddress[6][5]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(3),
      O => \RefAddress[6][5]_i_12_n_0\
    );
\RefAddress[6][5]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(5),
      O => \RefAddress[6][5]_i_13_n_0\
    );
\RefAddress[6][5]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(3),
      O => \RefAddress[6][5]_i_14_n_0\
    );
\RefAddress[6][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[6][5]_i_5_n_4\,
      I1 => \RefAddress[6][11]_i_36_n_0\,
      I2 => \RefAddress_reg[6][11]_i_37_n_6\,
      I3 => \RefAddress[6][11]_i_41_n_0\,
      I4 => \RefAddress_reg[6][5]_i_6_n_4\,
      O => \RefAddress[6][5]_i_2_n_0\
    );
\RefAddress[6][5]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(5),
      O => \RefAddress[6][5]_i_7_n_0\
    );
\RefAddress[6][5]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(3),
      O => \RefAddress[6][5]_i_8_n_0\
    );
\RefAddress[6][5]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(5),
      O => \RefAddress[6][5]_i_9_n_0\
    );
\RefAddress[6][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[6][6]_i_2_n_0\,
      I1 => \RefAddress[6][11]_i_10_n_0\,
      I2 => \RefAddress_reg[6][9]_i_3_n_7\,
      I3 => \RefAddress[6][11]_i_12_n_0\,
      I4 => \RefAddress_reg[6][9]_i_4_n_7\,
      O => \waveRefAddress_reg[1][10]_0\(6)
    );
\RefAddress[6][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[6][9]_i_5_n_7\,
      I1 => \RefAddress[6][11]_i_36_n_0\,
      I2 => \RefAddress_reg[6][11]_i_37_n_6\,
      I3 => \RefAddress[6][11]_i_41_n_0\,
      I4 => \RefAddress_reg[6][9]_i_6_n_7\,
      O => \RefAddress[6][6]_i_2_n_0\
    );
\RefAddress[6][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[6][7]_i_2_n_0\,
      I1 => \RefAddress[6][11]_i_10_n_0\,
      I2 => \RefAddress_reg[6][9]_i_3_n_6\,
      I3 => \RefAddress[6][11]_i_12_n_0\,
      I4 => \RefAddress_reg[6][9]_i_4_n_6\,
      O => \waveRefAddress_reg[1][10]_0\(7)
    );
\RefAddress[6][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[6][9]_i_5_n_6\,
      I1 => \RefAddress[6][11]_i_36_n_0\,
      I2 => \RefAddress_reg[6][11]_i_37_n_6\,
      I3 => \RefAddress[6][11]_i_41_n_0\,
      I4 => \RefAddress_reg[6][9]_i_6_n_6\,
      O => \RefAddress[6][7]_i_2_n_0\
    );
\RefAddress[6][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[6][8]_i_2_n_0\,
      I1 => \RefAddress[6][11]_i_10_n_0\,
      I2 => \RefAddress_reg[6][9]_i_3_n_5\,
      I3 => \RefAddress[6][11]_i_12_n_0\,
      I4 => \RefAddress_reg[6][9]_i_4_n_5\,
      O => \waveRefAddress_reg[1][10]_0\(8)
    );
\RefAddress[6][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[6][9]_i_5_n_5\,
      I1 => \RefAddress[6][11]_i_36_n_0\,
      I2 => \RefAddress_reg[6][11]_i_37_n_6\,
      I3 => \RefAddress[6][11]_i_41_n_0\,
      I4 => \RefAddress_reg[6][9]_i_6_n_5\,
      O => \RefAddress[6][8]_i_2_n_0\
    );
\RefAddress[6][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF740074"
    )
        port map (
      I0 => \RefAddress[6][9]_i_2_n_0\,
      I1 => \RefAddress[6][11]_i_10_n_0\,
      I2 => \RefAddress_reg[6][9]_i_3_n_4\,
      I3 => \RefAddress[6][11]_i_12_n_0\,
      I4 => \RefAddress_reg[6][9]_i_4_n_4\,
      O => \waveRefAddress_reg[1][10]_0\(9)
    );
\RefAddress[6][9]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(6),
      O => \RefAddress[6][9]_i_10_n_0\
    );
\RefAddress[6][9]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(8),
      O => \RefAddress[6][9]_i_11_n_0\
    );
\RefAddress[6][9]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[3]_55\(6),
      O => \RefAddress[6][9]_i_12_n_0\
    );
\RefAddress[6][9]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(8),
      O => \RefAddress[6][9]_i_13_n_0\
    );
\RefAddress[6][9]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[2]_54\(6),
      O => \RefAddress[6][9]_i_14_n_0\
    );
\RefAddress[6][9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551055DF"
    )
        port map (
      I0 => \RefAddress_reg[6][9]_i_5_n_4\,
      I1 => \RefAddress[6][11]_i_36_n_0\,
      I2 => \RefAddress_reg[6][11]_i_37_n_6\,
      I3 => \RefAddress[6][11]_i_41_n_0\,
      I4 => \RefAddress_reg[6][9]_i_6_n_4\,
      O => \RefAddress[6][9]_i_2_n_0\
    );
\RefAddress[6][9]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(8),
      O => \RefAddress[6][9]_i_7_n_0\
    );
\RefAddress[6][9]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[1]_53\(6),
      O => \RefAddress[6][9]_i_8_n_0\
    );
\RefAddress[6][9]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waveRefOutXCorr[0]_52\(8),
      O => \RefAddress[6][9]_i_9_n_0\
    );
\RefAddress_reg[1][0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[1][0]_i_10_n_0\,
      CO(2) => \RefAddress_reg[1][0]_i_10_n_1\,
      CO(1) => \RefAddress_reg[1][0]_i_10_n_2\,
      CO(0) => \RefAddress_reg[1][0]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[0]_52\(4 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[1][0]_i_10_n_4\,
      O(2) => \RefAddress_reg[1][0]_i_10_n_5\,
      O(1) => \RefAddress_reg[1][0]_i_10_n_6\,
      O(0) => \RefAddress_reg[1][0]_i_10_n_7\,
      S(3) => \RefAddress[1][0]_i_16_n_0\,
      S(2) => \RefAddress[1][0]_i_17_n_0\,
      S(1) => \RefAddress[1][0]_i_18_n_0\,
      S(0) => \waveRefOutXCorr[0]_52\(1)
    );
\RefAddress_reg[1][0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_31_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[1][0]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[1][0]_i_6_n_2\,
      CO(0) => \NLW_RefAddress_reg[1][0]_i_6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[0]_52\(13),
      O(3 downto 1) => \NLW_RefAddress_reg[1][0]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[1][0]_i_6_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \RefAddress[1][0]_i_12_n_0\
    );
\RefAddress_reg[1][0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_33_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[1][0]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[1][0]_i_8_n_2\,
      CO(0) => \NLW_RefAddress_reg[1][0]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[1]_53\(13),
      O(3 downto 1) => \NLW_RefAddress_reg[1][0]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[1][0]_i_8_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \RefAddress[1][0]_i_14_n_0\
    );
\RefAddress_reg[1][11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][8]_i_4_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[1][11]_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[1][11]_i_10_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \waveRefOutXCorr[2]_54\(10 downto 9),
      O(3) => \NLW_RefAddress_reg[1][11]_i_10_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[1][11]_i_10_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_10_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_10_n_7\,
      S(3) => '0',
      S(2) => \waveRefOutXCorr[2]_54\(11),
      S(1) => \RefAddress[1][11]_i_39_n_0\,
      S(0) => \RefAddress[1][11]_i_40_n_0\
    );
\RefAddress_reg[1][11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_41_n_0\,
      CO(3) => \RefAddress_reg[1][11]_i_12_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_12_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_12_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[3]_55\(12),
      DI(2) => '0',
      DI(1 downto 0) => \waveRefOutXCorr[3]_55\(10 downto 9),
      O(3) => \RefAddress_reg[1][11]_i_12_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_12_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_12_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_12_n_7\,
      S(3) => \RefAddress[1][11]_i_43_n_0\,
      S(2) => \waveRefOutXCorr[3]_55\(11),
      S(1) => \RefAddress[1][11]_i_44_n_0\,
      S(0) => \RefAddress[1][11]_i_45_n_0\
    );
\RefAddress_reg[1][11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_12_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[1][11]_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[1][11]_i_13_n_2\,
      CO(0) => \NLW_RefAddress_reg[1][11]_i_13_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[3]_55\(13),
      O(3 downto 1) => \NLW_RefAddress_reg[1][11]_i_13_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[1][11]_i_13_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \RefAddress[1][11]_i_46_n_0\
    );
\RefAddress_reg[1][11]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_71_n_0\,
      CO(3) => \RefAddress_reg[1][11]_i_26_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_26_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_26_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[2]_54\(12),
      DI(2) => '0',
      DI(1 downto 0) => \waveRefOutXCorr[2]_54\(10 downto 9),
      O(3 downto 0) => \mux/p_0_in\(12 downto 9),
      S(3) => \RefAddress[1][11]_i_73_n_0\,
      S(2) => \waveRefOutXCorr[2]_54\(11),
      S(1) => \RefAddress[1][11]_i_74_n_0\,
      S(0) => \RefAddress[1][11]_i_75_n_0\
    );
\RefAddress_reg[1][11]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_26_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[1][11]_i_27_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[1][11]_i_27_n_2\,
      CO(0) => \NLW_RefAddress_reg[1][11]_i_27_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[2]_54\(13),
      O(3 downto 1) => \NLW_RefAddress_reg[1][11]_i_27_O_UNCONNECTED\(3 downto 1),
      O(0) => \mux/p_0_in\(13),
      S(3 downto 1) => B"001",
      S(0) => \RefAddress[1][11]_i_76_n_0\
    );
\RefAddress_reg[1][11]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_81_n_0\,
      CO(3) => \RefAddress_reg[1][11]_i_31_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_31_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_31_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[0]_52\(12),
      DI(2) => '0',
      DI(1 downto 0) => \waveRefOutXCorr[0]_52\(10 downto 9),
      O(3) => \RefAddress_reg[1][11]_i_31_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_31_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_31_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_31_n_7\,
      S(3) => \RefAddress[1][11]_i_83_n_0\,
      S(2) => \waveRefOutXCorr[0]_52\(11),
      S(1) => \RefAddress[1][11]_i_84_n_0\,
      S(0) => \RefAddress[1][11]_i_85_n_0\
    );
\RefAddress_reg[1][11]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_88_n_0\,
      CO(3) => \RefAddress_reg[1][11]_i_33_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_33_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_33_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[1]_53\(12),
      DI(2) => '0',
      DI(1 downto 0) => \waveRefOutXCorr[1]_53\(10 downto 9),
      O(3) => \RefAddress_reg[1][11]_i_33_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_33_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_33_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_33_n_7\,
      S(3) => \RefAddress[1][11]_i_89_n_0\,
      S(2) => \waveRefOutXCorr[1]_53\(11),
      S(1) => \RefAddress[1][11]_i_90_n_0\,
      S(0) => \RefAddress[1][11]_i_91_n_0\
    );
\RefAddress_reg[1][11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][8]_i_5_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[1][11]_i_35_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[1][11]_i_35_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \waveRefOutXCorr[0]_52\(10 downto 9),
      O(3) => \NLW_RefAddress_reg[1][11]_i_35_O_UNCONNECTED\(3),
      O(2 downto 0) => \mux/p_3_in\(11 downto 9),
      S(3) => '0',
      S(2) => \waveRefOutXCorr[0]_52\(11),
      S(1) => \RefAddress[1][11]_i_93_n_0\,
      S(0) => \RefAddress[1][11]_i_94_n_0\
    );
\RefAddress_reg[1][11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][8]_i_6_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[1][11]_i_36_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[1][11]_i_36_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \waveRefOutXCorr[1]_53\(10 downto 9),
      O(3) => \NLW_RefAddress_reg[1][11]_i_36_O_UNCONNECTED\(3),
      O(2 downto 0) => \mux/p_2_in\(11 downto 9),
      S(3) => '0',
      S(2) => \waveRefOutXCorr[1]_53\(11),
      S(1) => \RefAddress[1][11]_i_95_n_0\,
      S(0) => \RefAddress[1][11]_i_96_n_0\
    );
\RefAddress_reg[1][11]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][1]_i_3_n_0\,
      CO(3) => \RefAddress_reg[1][11]_i_41_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_41_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_41_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_41_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[3]_55\(5),
      O(3) => \RefAddress_reg[1][11]_i_41_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_41_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_41_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_41_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[3]_55\(8 downto 6),
      S(0) => \RefAddress[1][11]_i_97_n_0\
    );
\RefAddress_reg[1][11]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_59_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[1][11]_i_49_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[1][11]_i_49_n_2\,
      CO(0) => \NLW_RefAddress_reg[1][11]_i_49_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[4]_56\(13),
      O(3 downto 1) => \NLW_RefAddress_reg[1][11]_i_49_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[1][11]_i_49_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \RefAddress[1][11]_i_98_n_0\
    );
\RefAddress_reg[1][11]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_60_n_0\,
      CO(3) => \RefAddress_reg[1][11]_i_50_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_50_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_50_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_50_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[4]_56\(5),
      O(3) => \RefAddress_reg[1][11]_i_50_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_50_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_50_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_50_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[4]_56\(8 downto 6),
      S(0) => \RefAddress[1][11]_i_99_n_0\
    );
\RefAddress_reg[1][11]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_53_n_0\,
      CO(3) => \RefAddress_reg[1][11]_i_51_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_51_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_51_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[6]_58\(12),
      DI(2) => '0',
      DI(1 downto 0) => \waveRefOutXCorr[6]_58\(10 downto 9),
      O(3) => \RefAddress_reg[1][11]_i_51_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_51_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_51_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_51_n_7\,
      S(3) => \RefAddress[1][11]_i_100_n_0\,
      S(2) => \waveRefOutXCorr[6]_58\(11),
      S(1) => \RefAddress[1][11]_i_101_n_0\,
      S(0) => \RefAddress[1][11]_i_102_n_0\
    );
\RefAddress_reg[1][11]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[1][11]_i_52_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_52_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_52_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_52_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[6]_58\(4 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[1][11]_i_52_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_52_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_52_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_52_n_7\,
      S(3) => \RefAddress[1][11]_i_103_n_0\,
      S(2) => \RefAddress[1][11]_i_104_n_0\,
      S(1) => \RefAddress[1][11]_i_105_n_0\,
      S(0) => \waveRefOutXCorr[6]_58\(1)
    );
\RefAddress_reg[1][11]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_52_n_0\,
      CO(3) => \RefAddress_reg[1][11]_i_53_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_53_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_53_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_53_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[6]_58\(5),
      O(3) => \RefAddress_reg[1][11]_i_53_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_53_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_53_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_53_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[6]_58\(8 downto 6),
      S(0) => \RefAddress[1][11]_i_106_n_0\
    );
\RefAddress_reg[1][11]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_55_n_0\,
      CO(3) => \RefAddress_reg[1][11]_i_54_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_54_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_54_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_54_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[7]_59\(5),
      O(3) => \RefAddress_reg[1][11]_i_54_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_54_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_54_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_54_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[7]_59\(8 downto 6),
      S(0) => \RefAddress[1][11]_i_107_n_0\
    );
\RefAddress_reg[1][11]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[1][11]_i_55_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_55_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_55_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_55_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[7]_59\(4 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[1][11]_i_55_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_55_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_55_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_55_n_7\,
      S(3) => \RefAddress[1][11]_i_108_n_0\,
      S(2) => \RefAddress[1][11]_i_109_n_0\,
      S(1) => \RefAddress[1][11]_i_110_n_0\,
      S(0) => \waveRefOutXCorr[7]_59\(1)
    );
\RefAddress_reg[1][11]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_62_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[1][11]_i_56_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[1][11]_i_56_n_2\,
      CO(0) => \NLW_RefAddress_reg[1][11]_i_56_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[5]_57\(13),
      O(3 downto 1) => \NLW_RefAddress_reg[1][11]_i_56_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[1][11]_i_56_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \RefAddress[1][11]_i_111_n_0\
    );
\RefAddress_reg[1][11]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_54_n_0\,
      CO(3) => \RefAddress_reg[1][11]_i_57_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_57_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_57_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[7]_59\(12),
      DI(2) => '0',
      DI(1 downto 0) => \waveRefOutXCorr[7]_59\(10 downto 9),
      O(3) => \RefAddress_reg[1][11]_i_57_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_57_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_57_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_57_n_7\,
      S(3) => \RefAddress[1][11]_i_112_n_0\,
      S(2) => \waveRefOutXCorr[7]_59\(11),
      S(1) => \RefAddress[1][11]_i_113_n_0\,
      S(0) => \RefAddress[1][11]_i_114_n_0\
    );
\RefAddress_reg[1][11]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_65_n_0\,
      CO(3) => \RefAddress_reg[1][11]_i_58_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_58_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_58_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_58_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[5]_57\(5),
      O(3) => \RefAddress_reg[1][11]_i_58_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_58_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_58_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_58_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[5]_57\(8 downto 6),
      S(0) => \RefAddress[1][11]_i_115_n_0\
    );
\RefAddress_reg[1][11]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_50_n_0\,
      CO(3) => \RefAddress_reg[1][11]_i_59_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_59_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_59_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[4]_56\(12),
      DI(2) => '0',
      DI(1 downto 0) => \waveRefOutXCorr[4]_56\(10 downto 9),
      O(3) => \RefAddress_reg[1][11]_i_59_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_59_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_59_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_59_n_7\,
      S(3) => \RefAddress[1][11]_i_116_n_0\,
      S(2) => \waveRefOutXCorr[4]_56\(11),
      S(1) => \RefAddress[1][11]_i_117_n_0\,
      S(0) => \RefAddress[1][11]_i_118_n_0\
    );
\RefAddress_reg[1][11]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[1][11]_i_60_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_60_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_60_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_60_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[4]_56\(4 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[1][11]_i_60_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_60_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_60_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_60_n_7\,
      S(3) => \RefAddress[1][11]_i_119_n_0\,
      S(2) => \RefAddress[1][11]_i_120_n_0\,
      S(1) => \RefAddress[1][11]_i_121_n_0\,
      S(0) => \waveRefOutXCorr[4]_56\(1)
    );
\RefAddress_reg[1][11]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_58_n_0\,
      CO(3) => \RefAddress_reg[1][11]_i_62_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_62_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_62_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[5]_57\(12),
      DI(2) => '0',
      DI(1 downto 0) => \waveRefOutXCorr[5]_57\(10 downto 9),
      O(3) => \RefAddress_reg[1][11]_i_62_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_62_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_62_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_62_n_7\,
      S(3) => \RefAddress[1][11]_i_122_n_0\,
      S(2) => \waveRefOutXCorr[5]_57\(11),
      S(1) => \RefAddress[1][11]_i_123_n_0\,
      S(0) => \RefAddress[1][11]_i_124_n_0\
    );
\RefAddress_reg[1][11]_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[1][11]_i_65_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_65_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_65_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_65_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[5]_57\(4 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[1][11]_i_65_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_65_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_65_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_65_n_7\,
      S(3) => \RefAddress[1][11]_i_125_n_0\,
      S(2) => \RefAddress[1][11]_i_126_n_0\,
      S(1) => \RefAddress[1][11]_i_127_n_0\,
      S(0) => \waveRefOutXCorr[5]_57\(1)
    );
\RefAddress_reg[1][11]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_57_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[1][11]_i_67_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[1][11]_i_67_n_2\,
      CO(0) => \NLW_RefAddress_reg[1][11]_i_67_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[7]_59\(13),
      O(3 downto 1) => \NLW_RefAddress_reg[1][11]_i_67_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[1][11]_i_67_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \RefAddress[1][11]_i_128_n_0\
    );
\RefAddress_reg[1][11]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_51_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[1][11]_i_69_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[1][11]_i_69_n_2\,
      CO(0) => \NLW_RefAddress_reg[1][11]_i_69_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[6]_58\(13),
      O(3 downto 1) => \NLW_RefAddress_reg[1][11]_i_69_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[1][11]_i_69_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \RefAddress[1][11]_i_129_n_0\
    );
\RefAddress_reg[1][11]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][11]_i_77_n_0\,
      CO(3) => \RefAddress_reg[1][11]_i_71_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_71_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_71_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_71_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[2]_54\(5),
      O(3 downto 0) => \mux/p_0_in\(8 downto 5),
      S(3 downto 1) => \waveRefOutXCorr[2]_54\(8 downto 6),
      S(0) => \RefAddress[1][11]_i_130_n_0\
    );
\RefAddress_reg[1][11]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[1][11]_i_77_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_77_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_77_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_77_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[2]_54\(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => \mux/p_0_in\(4 downto 2),
      O(0) => \RefAddress_reg[1][11]_i_77_n_7\,
      S(3) => \RefAddress[1][11]_i_131_n_0\,
      S(2) => \RefAddress[1][11]_i_132_n_0\,
      S(1) => \RefAddress[1][11]_i_133_n_0\,
      S(0) => \waveRefOutXCorr[2]_54\(1)
    );
\RefAddress_reg[1][11]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][0]_i_10_n_0\,
      CO(3) => \RefAddress_reg[1][11]_i_81_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_81_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_81_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_81_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[0]_52\(5),
      O(3) => \RefAddress_reg[1][11]_i_81_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_81_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_81_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_81_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[0]_52\(8 downto 6),
      S(0) => \RefAddress[1][11]_i_134_n_0\
    );
\RefAddress_reg[1][11]_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_84_n_0\,
      CO(3) => \RefAddress_reg[1][11]_i_88_n_0\,
      CO(2) => \RefAddress_reg[1][11]_i_88_n_1\,
      CO(1) => \RefAddress_reg[1][11]_i_88_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[1]_53\(5),
      O(3) => \RefAddress_reg[1][11]_i_88_n_4\,
      O(2) => \RefAddress_reg[1][11]_i_88_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_88_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_88_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[1]_53\(8 downto 6),
      S(0) => \RefAddress[1][11]_i_135_n_0\
    );
\RefAddress_reg[1][11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][8]_i_3_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[1][11]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[1][11]_i_9_n_2\,
      CO(0) => \RefAddress_reg[1][11]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \waveRefOutXCorr[3]_55\(10 downto 9),
      O(3) => \NLW_RefAddress_reg[1][11]_i_9_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[1][11]_i_9_n_5\,
      O(1) => \RefAddress_reg[1][11]_i_9_n_6\,
      O(0) => \RefAddress_reg[1][11]_i_9_n_7\,
      S(3) => '0',
      S(2) => \waveRefOutXCorr[3]_55\(11),
      S(1) => \RefAddress[1][11]_i_37_n_0\,
      S(0) => \RefAddress[1][11]_i_38_n_0\
    );
\RefAddress_reg[1][4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[1][4]_i_3_n_0\,
      CO(2) => \RefAddress_reg[1][4]_i_3_n_1\,
      CO(1) => \RefAddress_reg[1][4]_i_3_n_2\,
      CO(0) => \RefAddress_reg[1][4]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[3]_55\(4 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[1][4]_i_3_n_4\,
      O(2) => \RefAddress_reg[1][4]_i_3_n_5\,
      O(1) => \RefAddress_reg[1][4]_i_3_n_6\,
      O(0) => \NLW_RefAddress_reg[1][4]_i_3_O_UNCONNECTED\(0),
      S(3) => \RefAddress[1][4]_i_7_n_0\,
      S(2) => \RefAddress[1][4]_i_8_n_0\,
      S(1) => \RefAddress[1][4]_i_9_n_0\,
      S(0) => \waveRefOutXCorr[3]_55\(1)
    );
\RefAddress_reg[1][4]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[1][4]_i_4_n_0\,
      CO(2) => \RefAddress_reg[1][4]_i_4_n_1\,
      CO(1) => \RefAddress_reg[1][4]_i_4_n_2\,
      CO(0) => \RefAddress_reg[1][4]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[2]_54\(4 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[1][4]_i_4_n_4\,
      O(2) => \RefAddress_reg[1][4]_i_4_n_5\,
      O(1) => \RefAddress_reg[1][4]_i_4_n_6\,
      O(0) => \NLW_RefAddress_reg[1][4]_i_4_O_UNCONNECTED\(0),
      S(3) => \RefAddress[1][4]_i_10_n_0\,
      S(2) => \RefAddress[1][4]_i_11_n_0\,
      S(1) => \RefAddress[1][4]_i_12_n_0\,
      S(0) => \waveRefOutXCorr[2]_54\(1)
    );
\RefAddress_reg[1][4]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[1][4]_i_5_n_0\,
      CO(2) => \RefAddress_reg[1][4]_i_5_n_1\,
      CO(1) => \RefAddress_reg[1][4]_i_5_n_2\,
      CO(0) => \RefAddress_reg[1][4]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[0]_52\(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => \mux/p_3_in\(4 downto 2),
      O(0) => \NLW_RefAddress_reg[1][4]_i_5_O_UNCONNECTED\(0),
      S(3) => \RefAddress[1][4]_i_13_n_0\,
      S(2) => \RefAddress[1][4]_i_14_n_0\,
      S(1) => \RefAddress[1][4]_i_15_n_0\,
      S(0) => \waveRefOutXCorr[0]_52\(1)
    );
\RefAddress_reg[1][4]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[1][4]_i_6_n_0\,
      CO(2) => \RefAddress_reg[1][4]_i_6_n_1\,
      CO(1) => \RefAddress_reg[1][4]_i_6_n_2\,
      CO(0) => \RefAddress_reg[1][4]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[1]_53\(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => \mux/p_2_in\(4 downto 2),
      O(0) => \NLW_RefAddress_reg[1][4]_i_6_O_UNCONNECTED\(0),
      S(3) => \RefAddress[1][4]_i_16_n_0\,
      S(2) => \RefAddress[1][4]_i_17_n_0\,
      S(1) => \RefAddress[1][4]_i_18_n_0\,
      S(0) => \waveRefOutXCorr[1]_53\(1)
    );
\RefAddress_reg[1][8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][4]_i_3_n_0\,
      CO(3) => \RefAddress_reg[1][8]_i_3_n_0\,
      CO(2) => \RefAddress_reg[1][8]_i_3_n_1\,
      CO(1) => \RefAddress_reg[1][8]_i_3_n_2\,
      CO(0) => \RefAddress_reg[1][8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[3]_55\(5),
      O(3) => \RefAddress_reg[1][8]_i_3_n_4\,
      O(2) => \RefAddress_reg[1][8]_i_3_n_5\,
      O(1) => \RefAddress_reg[1][8]_i_3_n_6\,
      O(0) => \RefAddress_reg[1][8]_i_3_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[3]_55\(8 downto 6),
      S(0) => \RefAddress[1][8]_i_7_n_0\
    );
\RefAddress_reg[1][8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][4]_i_4_n_0\,
      CO(3) => \RefAddress_reg[1][8]_i_4_n_0\,
      CO(2) => \RefAddress_reg[1][8]_i_4_n_1\,
      CO(1) => \RefAddress_reg[1][8]_i_4_n_2\,
      CO(0) => \RefAddress_reg[1][8]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[2]_54\(5),
      O(3) => \RefAddress_reg[1][8]_i_4_n_4\,
      O(2) => \RefAddress_reg[1][8]_i_4_n_5\,
      O(1) => \RefAddress_reg[1][8]_i_4_n_6\,
      O(0) => \RefAddress_reg[1][8]_i_4_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[2]_54\(8 downto 6),
      S(0) => \RefAddress[1][8]_i_8_n_0\
    );
\RefAddress_reg[1][8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][4]_i_5_n_0\,
      CO(3) => \RefAddress_reg[1][8]_i_5_n_0\,
      CO(2) => \RefAddress_reg[1][8]_i_5_n_1\,
      CO(1) => \RefAddress_reg[1][8]_i_5_n_2\,
      CO(0) => \RefAddress_reg[1][8]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[0]_52\(5),
      O(3 downto 0) => \mux/p_3_in\(8 downto 5),
      S(3 downto 1) => \waveRefOutXCorr[0]_52\(8 downto 6),
      S(0) => \RefAddress[1][8]_i_9_n_0\
    );
\RefAddress_reg[1][8]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[1][4]_i_6_n_0\,
      CO(3) => \RefAddress_reg[1][8]_i_6_n_0\,
      CO(2) => \RefAddress_reg[1][8]_i_6_n_1\,
      CO(1) => \RefAddress_reg[1][8]_i_6_n_2\,
      CO(0) => \RefAddress_reg[1][8]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[1]_53\(5),
      O(3 downto 0) => \mux/p_2_in\(8 downto 5),
      S(3 downto 1) => \waveRefOutXCorr[1]_53\(8 downto 6),
      S(0) => \RefAddress[1][8]_i_10_n_0\
    );
\RefAddress_reg[2][0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_38_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[2][0]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[2][0]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RefAddress_reg[2][0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\RefAddress_reg[2][0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[2][0]_i_6_n_0\,
      CO(2) => \RefAddress_reg[2][0]_i_6_n_1\,
      CO(1) => \RefAddress_reg[2][0]_i_6_n_2\,
      CO(0) => \RefAddress_reg[2][0]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[1]_53\(5 downto 3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[2][0]_i_6_n_4\,
      O(2) => \RefAddress_reg[2][0]_i_6_n_5\,
      O(1) => \RefAddress_reg[2][0]_i_6_n_6\,
      O(0) => \RefAddress_reg[2][0]_i_6_n_7\,
      S(3) => \RefAddress[2][0]_i_7_n_0\,
      S(2) => \RefAddress[2][0]_i_8_n_0\,
      S(1) => \RefAddress[2][0]_i_9_n_0\,
      S(0) => \waveRefOutXCorr[1]_53\(2)
    );
\RefAddress_reg[2][11]_i_102\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[2][11]_i_102_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_102_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_102_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_102_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[0]_52\(5 downto 3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[2][11]_i_102_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_102_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_102_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_102_n_7\,
      S(3) => \RefAddress[2][11]_i_138_n_0\,
      S(2) => \RefAddress[2][11]_i_139_n_0\,
      S(1) => \RefAddress[2][11]_i_140_n_0\,
      S(0) => \waveRefOutXCorr[0]_52\(2)
    );
\RefAddress_reg[2][11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][9]_i_3_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[2][11]_i_11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[2][11]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[1]_53\(10),
      O(3 downto 2) => \NLW_RefAddress_reg[2][11]_i_11_O_UNCONNECTED\(3 downto 2),
      O(1) => \RefAddress_reg[2][11]_i_11_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_11_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \RefAddress[2][11]_i_44_n_0\,
      S(0) => \RefAddress[2][11]_i_45_n_0\
    );
\RefAddress_reg[2][11]_i_118\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_55_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[2][11]_i_118_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[2][11]_i_118_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RefAddress_reg[2][11]_i_118_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\RefAddress_reg[2][11]_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_53_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[2][11]_i_122_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[2][11]_i_122_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RefAddress_reg[2][11]_i_122_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\RefAddress_reg[2][11]_i_131\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_58_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[2][11]_i_131_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[2][11]_i_131_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RefAddress_reg[2][11]_i_131_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\RefAddress_reg[2][11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_24_n_0\,
      CO(3) => \RefAddress_reg[2][11]_i_14_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_14_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_14_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[3]_55\(13),
      DI(2) => '0',
      DI(1 downto 0) => \waveRefOutXCorr[3]_55\(11 downto 10),
      O(3) => \RefAddress_reg[2][11]_i_14_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_14_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_14_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_14_n_7\,
      S(3) => \RefAddress[2][11]_i_50_n_0\,
      S(2) => \waveRefOutXCorr[3]_55\(12),
      S(1) => \RefAddress[2][11]_i_51_n_0\,
      S(0) => \RefAddress[2][11]_i_52_n_0\
    );
\RefAddress_reg[2][11]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_14_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[2][11]_i_15_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[2][11]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RefAddress_reg[2][11]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\RefAddress_reg[2][11]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[2][11]_i_23_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_23_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_23_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[3]_55\(5 downto 3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[2][11]_i_23_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_23_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_23_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_23_n_7\,
      S(3) => \RefAddress[2][11]_i_69_n_0\,
      S(2) => \RefAddress[2][11]_i_70_n_0\,
      S(1) => \RefAddress[2][11]_i_71_n_0\,
      S(0) => \waveRefOutXCorr[3]_55\(2)
    );
\RefAddress_reg[2][11]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_23_n_0\,
      CO(3) => \RefAddress_reg[2][11]_i_24_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_24_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_24_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[3]_55\(6),
      O(3) => \RefAddress_reg[2][11]_i_24_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_24_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_24_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_24_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[3]_55\(9 downto 7),
      S(0) => \RefAddress[2][11]_i_72_n_0\
    );
\RefAddress_reg[2][11]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_62_n_0\,
      CO(3) => \RefAddress_reg[2][11]_i_26_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_26_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_26_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[6]_58\(6),
      O(3) => \RefAddress_reg[2][11]_i_26_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_26_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_26_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_26_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[6]_58\(9 downto 7),
      S(0) => \RefAddress[2][11]_i_73_n_0\
    );
\RefAddress_reg[2][11]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[2][11]_i_27_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_27_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_27_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[7]_59\(5 downto 3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[2][11]_i_27_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_27_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_27_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_27_n_7\,
      S(3) => \RefAddress[2][11]_i_74_n_0\,
      S(2) => \RefAddress[2][11]_i_75_n_0\,
      S(1) => \RefAddress[2][11]_i_76_n_0\,
      S(0) => \waveRefOutXCorr[7]_59\(2)
    );
\RefAddress_reg[2][11]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[2][11]_i_28_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_28_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_28_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[5]_57\(5 downto 3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[2][11]_i_28_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_28_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_28_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_28_n_7\,
      S(3) => \RefAddress[2][11]_i_77_n_0\,
      S(2) => \RefAddress[2][11]_i_78_n_0\,
      S(1) => \RefAddress[2][11]_i_79_n_0\,
      S(0) => \waveRefOutXCorr[5]_57\(2)
    );
\RefAddress_reg[2][11]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_81_n_0\,
      CO(3) => \RefAddress_reg[2][11]_i_31_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_31_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_31_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[2]_54\(13),
      DI(2) => '0',
      DI(1 downto 0) => \waveRefOutXCorr[2]_54\(11 downto 10),
      O(3) => \RefAddress_reg[2][11]_i_31_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_31_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_31_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_31_n_7\,
      S(3) => \RefAddress[2][11]_i_83_n_0\,
      S(2) => \waveRefOutXCorr[2]_54\(12),
      S(1) => \RefAddress[2][11]_i_84_n_0\,
      S(0) => \RefAddress[2][11]_i_85_n_0\
    );
\RefAddress_reg[2][11]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_31_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[2][11]_i_32_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[2][11]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RefAddress_reg[2][11]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\RefAddress_reg[2][11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_90_n_0\,
      CO(3) => \RefAddress_reg[2][11]_i_36_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_36_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_36_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[0]_52\(13),
      DI(2) => '0',
      DI(1 downto 0) => \waveRefOutXCorr[0]_52\(11 downto 10),
      O(3) => \RefAddress_reg[2][11]_i_36_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_36_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_36_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_36_n_7\,
      S(3) => \RefAddress[2][11]_i_92_n_0\,
      S(2) => \waveRefOutXCorr[0]_52\(12),
      S(1) => \RefAddress[2][11]_i_93_n_0\,
      S(0) => \RefAddress[2][11]_i_94_n_0\
    );
\RefAddress_reg[2][11]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_97_n_0\,
      CO(3) => \RefAddress_reg[2][11]_i_38_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_38_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_38_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[1]_53\(13),
      DI(2) => '0',
      DI(1 downto 0) => \waveRefOutXCorr[1]_53\(11 downto 10),
      O(3) => \RefAddress_reg[2][11]_i_38_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_38_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_38_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_38_n_7\,
      S(3) => \RefAddress[2][11]_i_98_n_0\,
      S(2) => \waveRefOutXCorr[1]_53\(12),
      S(1) => \RefAddress[2][11]_i_99_n_0\,
      S(0) => \RefAddress[2][11]_i_100_n_0\
    );
\RefAddress_reg[2][11]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_36_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[2][11]_i_43_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[2][11]_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RefAddress_reg[2][11]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\RefAddress_reg[2][11]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][9]_i_7_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[2][11]_i_46_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[2][11]_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[3]_55\(10),
      O(3 downto 2) => \NLW_RefAddress_reg[2][11]_i_46_O_UNCONNECTED\(3 downto 2),
      O(1) => \RefAddress_reg[2][11]_i_46_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_46_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \RefAddress[2][11]_i_103_n_0\,
      S(0) => \RefAddress[2][11]_i_104_n_0\
    );
\RefAddress_reg[2][11]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][9]_i_8_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[2][11]_i_48_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[2][11]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[2]_54\(10),
      O(3 downto 2) => \NLW_RefAddress_reg[2][11]_i_48_O_UNCONNECTED\(3 downto 2),
      O(1) => \RefAddress_reg[2][11]_i_48_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_48_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \RefAddress[2][11]_i_106_n_0\,
      S(0) => \RefAddress[2][11]_i_107_n_0\
    );
\RefAddress_reg[2][11]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_63_n_0\,
      CO(3) => \RefAddress_reg[2][11]_i_53_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_53_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_53_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[5]_57\(13),
      DI(2) => '0',
      DI(1 downto 0) => \waveRefOutXCorr[5]_57\(11 downto 10),
      O(3) => \RefAddress_reg[2][11]_i_53_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_53_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_53_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_53_n_7\,
      S(3) => \RefAddress[2][11]_i_108_n_0\,
      S(2) => \waveRefOutXCorr[5]_57\(12),
      S(1) => \RefAddress[2][11]_i_109_n_0\,
      S(0) => \RefAddress[2][11]_i_110_n_0\
    );
\RefAddress_reg[2][11]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_56_n_0\,
      CO(3) => \RefAddress_reg[2][11]_i_54_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_54_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_54_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_54_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[4]_56\(6),
      O(3) => \RefAddress_reg[2][11]_i_54_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_54_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_54_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_54_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[4]_56\(9 downto 7),
      S(0) => \RefAddress[2][11]_i_111_n_0\
    );
\RefAddress_reg[2][11]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_54_n_0\,
      CO(3) => \RefAddress_reg[2][11]_i_55_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_55_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_55_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[4]_56\(13),
      DI(2) => '0',
      DI(1 downto 0) => \waveRefOutXCorr[4]_56\(11 downto 10),
      O(3) => \RefAddress_reg[2][11]_i_55_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_55_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_55_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_55_n_7\,
      S(3) => \RefAddress[2][11]_i_112_n_0\,
      S(2) => \waveRefOutXCorr[4]_56\(12),
      S(1) => \RefAddress[2][11]_i_113_n_0\,
      S(0) => \RefAddress[2][11]_i_114_n_0\
    );
\RefAddress_reg[2][11]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[2][11]_i_56_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_56_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_56_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_56_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[4]_56\(5 downto 3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[2][11]_i_56_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_56_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_56_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_56_n_7\,
      S(3) => \RefAddress[2][11]_i_115_n_0\,
      S(2) => \RefAddress[2][11]_i_116_n_0\,
      S(1) => \RefAddress[2][11]_i_117_n_0\,
      S(0) => \waveRefOutXCorr[4]_56\(2)
    );
\RefAddress_reg[2][11]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_26_n_0\,
      CO(3) => \RefAddress_reg[2][11]_i_58_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_58_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_58_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[6]_58\(13),
      DI(2) => '0',
      DI(1 downto 0) => \waveRefOutXCorr[6]_58\(11 downto 10),
      O(3) => \RefAddress_reg[2][11]_i_58_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_58_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_58_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_58_n_7\,
      S(3) => \RefAddress[2][11]_i_119_n_0\,
      S(2) => \waveRefOutXCorr[6]_58\(12),
      S(1) => \RefAddress[2][11]_i_120_n_0\,
      S(0) => \RefAddress[2][11]_i_121_n_0\
    );
\RefAddress_reg[2][11]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_65_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[2][11]_i_60_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[2][11]_i_60_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RefAddress_reg[2][11]_i_60_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\RefAddress_reg[2][11]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[2][11]_i_62_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_62_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_62_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_62_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[6]_58\(5 downto 3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[2][11]_i_62_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_62_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_62_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_62_n_7\,
      S(3) => \RefAddress[2][11]_i_123_n_0\,
      S(2) => \RefAddress[2][11]_i_124_n_0\,
      S(1) => \RefAddress[2][11]_i_125_n_0\,
      S(0) => \waveRefOutXCorr[6]_58\(2)
    );
\RefAddress_reg[2][11]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_28_n_0\,
      CO(3) => \RefAddress_reg[2][11]_i_63_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_63_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_63_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_63_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[5]_57\(6),
      O(3) => \RefAddress_reg[2][11]_i_63_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_63_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_63_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_63_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[5]_57\(9 downto 7),
      S(0) => \RefAddress[2][11]_i_126_n_0\
    );
\RefAddress_reg[2][11]_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_67_n_0\,
      CO(3) => \RefAddress_reg[2][11]_i_65_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_65_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_65_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_65_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[7]_59\(13),
      DI(2) => '0',
      DI(1 downto 0) => \waveRefOutXCorr[7]_59\(11 downto 10),
      O(3) => \RefAddress_reg[2][11]_i_65_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_65_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_65_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_65_n_7\,
      S(3) => \RefAddress[2][11]_i_127_n_0\,
      S(2) => \waveRefOutXCorr[7]_59\(12),
      S(1) => \RefAddress[2][11]_i_128_n_0\,
      S(0) => \RefAddress[2][11]_i_129_n_0\
    );
\RefAddress_reg[2][11]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_27_n_0\,
      CO(3) => \RefAddress_reg[2][11]_i_67_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_67_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_67_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_67_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[7]_59\(6),
      O(3) => \RefAddress_reg[2][11]_i_67_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_67_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_67_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_67_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[7]_59\(9 downto 7),
      S(0) => \RefAddress[2][11]_i_130_n_0\
    );
\RefAddress_reg[2][11]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_86_n_0\,
      CO(3) => \RefAddress_reg[2][11]_i_81_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_81_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_81_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_81_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[2]_54\(6),
      O(3) => \RefAddress_reg[2][11]_i_81_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_81_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_81_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_81_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[2]_54\(9 downto 7),
      S(0) => \RefAddress[2][11]_i_132_n_0\
    );
\RefAddress_reg[2][11]_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[2][11]_i_86_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_86_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_86_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_86_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[2]_54\(5 downto 3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[2][11]_i_86_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_86_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_86_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_86_n_7\,
      S(3) => \RefAddress[2][11]_i_133_n_0\,
      S(2) => \RefAddress[2][11]_i_134_n_0\,
      S(1) => \RefAddress[2][11]_i_135_n_0\,
      S(0) => \waveRefOutXCorr[2]_54\(2)
    );
\RefAddress_reg[2][11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][9]_i_2_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[2][11]_i_9_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[2][11]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[0]_52\(10),
      O(3 downto 2) => \NLW_RefAddress_reg[2][11]_i_9_O_UNCONNECTED\(3 downto 2),
      O(1) => \RefAddress_reg[2][11]_i_9_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_9_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \RefAddress[2][11]_i_40_n_0\,
      S(0) => \RefAddress[2][11]_i_41_n_0\
    );
\RefAddress_reg[2][11]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][11]_i_102_n_0\,
      CO(3) => \RefAddress_reg[2][11]_i_90_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_90_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_90_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_90_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[0]_52\(6),
      O(3) => \RefAddress_reg[2][11]_i_90_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_90_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_90_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_90_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[0]_52\(9 downto 7),
      S(0) => \RefAddress[2][11]_i_136_n_0\
    );
\RefAddress_reg[2][11]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][0]_i_6_n_0\,
      CO(3) => \RefAddress_reg[2][11]_i_97_n_0\,
      CO(2) => \RefAddress_reg[2][11]_i_97_n_1\,
      CO(1) => \RefAddress_reg[2][11]_i_97_n_2\,
      CO(0) => \RefAddress_reg[2][11]_i_97_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[1]_53\(6),
      O(3) => \RefAddress_reg[2][11]_i_97_n_4\,
      O(2) => \RefAddress_reg[2][11]_i_97_n_5\,
      O(1) => \RefAddress_reg[2][11]_i_97_n_6\,
      O(0) => \RefAddress_reg[2][11]_i_97_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[1]_53\(9 downto 7),
      S(0) => \RefAddress[2][11]_i_137_n_0\
    );
\RefAddress_reg[2][5]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[2][5]_i_11_n_0\,
      CO(2) => \RefAddress_reg[2][5]_i_11_n_1\,
      CO(1) => \RefAddress_reg[2][5]_i_11_n_2\,
      CO(0) => \RefAddress_reg[2][5]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[3]_55\(5 downto 3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[2][5]_i_11_n_4\,
      O(2) => \RefAddress_reg[2][5]_i_11_n_5\,
      O(1) => \RefAddress_reg[2][5]_i_11_n_6\,
      O(0) => \NLW_RefAddress_reg[2][5]_i_11_O_UNCONNECTED\(0),
      S(3) => \RefAddress[2][5]_i_13_n_0\,
      S(2) => \RefAddress[2][5]_i_14_n_0\,
      S(1) => \RefAddress[2][5]_i_15_n_0\,
      S(0) => \waveRefOutXCorr[3]_55\(2)
    );
\RefAddress_reg[2][5]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[2][5]_i_12_n_0\,
      CO(2) => \RefAddress_reg[2][5]_i_12_n_1\,
      CO(1) => \RefAddress_reg[2][5]_i_12_n_2\,
      CO(0) => \RefAddress_reg[2][5]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[2]_54\(5 downto 3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[2][5]_i_12_n_4\,
      O(2) => \RefAddress_reg[2][5]_i_12_n_5\,
      O(1) => \RefAddress_reg[2][5]_i_12_n_6\,
      O(0) => \NLW_RefAddress_reg[2][5]_i_12_O_UNCONNECTED\(0),
      S(3) => \RefAddress[2][5]_i_16_n_0\,
      S(2) => \RefAddress[2][5]_i_17_n_0\,
      S(1) => \RefAddress[2][5]_i_18_n_0\,
      S(0) => \waveRefOutXCorr[2]_54\(2)
    );
\RefAddress_reg[2][5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[2][5]_i_2_n_0\,
      CO(2) => \RefAddress_reg[2][5]_i_2_n_1\,
      CO(1) => \RefAddress_reg[2][5]_i_2_n_2\,
      CO(0) => \RefAddress_reg[2][5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[0]_52\(5 downto 3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[2][5]_i_2_n_4\,
      O(2) => \RefAddress_reg[2][5]_i_2_n_5\,
      O(1) => \RefAddress_reg[2][5]_i_2_n_6\,
      O(0) => \NLW_RefAddress_reg[2][5]_i_2_O_UNCONNECTED\(0),
      S(3) => \RefAddress[2][5]_i_5_n_0\,
      S(2) => \RefAddress[2][5]_i_6_n_0\,
      S(1) => \RefAddress[2][5]_i_7_n_0\,
      S(0) => \waveRefOutXCorr[0]_52\(2)
    );
\RefAddress_reg[2][5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[2][5]_i_3_n_0\,
      CO(2) => \RefAddress_reg[2][5]_i_3_n_1\,
      CO(1) => \RefAddress_reg[2][5]_i_3_n_2\,
      CO(0) => \RefAddress_reg[2][5]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[1]_53\(5 downto 3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[2][5]_i_3_n_4\,
      O(2) => \RefAddress_reg[2][5]_i_3_n_5\,
      O(1) => \RefAddress_reg[2][5]_i_3_n_6\,
      O(0) => \NLW_RefAddress_reg[2][5]_i_3_O_UNCONNECTED\(0),
      S(3) => \RefAddress[2][5]_i_8_n_0\,
      S(2) => \RefAddress[2][5]_i_9_n_0\,
      S(1) => \RefAddress[2][5]_i_10_n_0\,
      S(0) => \waveRefOutXCorr[1]_53\(2)
    );
\RefAddress_reg[2][9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][5]_i_2_n_0\,
      CO(3) => \RefAddress_reg[2][9]_i_2_n_0\,
      CO(2) => \RefAddress_reg[2][9]_i_2_n_1\,
      CO(1) => \RefAddress_reg[2][9]_i_2_n_2\,
      CO(0) => \RefAddress_reg[2][9]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[0]_52\(6),
      O(3) => \RefAddress_reg[2][9]_i_2_n_4\,
      O(2) => \RefAddress_reg[2][9]_i_2_n_5\,
      O(1) => \RefAddress_reg[2][9]_i_2_n_6\,
      O(0) => \RefAddress_reg[2][9]_i_2_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[0]_52\(9 downto 7),
      S(0) => \RefAddress[2][9]_i_5_n_0\
    );
\RefAddress_reg[2][9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][5]_i_3_n_0\,
      CO(3) => \RefAddress_reg[2][9]_i_3_n_0\,
      CO(2) => \RefAddress_reg[2][9]_i_3_n_1\,
      CO(1) => \RefAddress_reg[2][9]_i_3_n_2\,
      CO(0) => \RefAddress_reg[2][9]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[1]_53\(6),
      O(3) => \RefAddress_reg[2][9]_i_3_n_4\,
      O(2) => \RefAddress_reg[2][9]_i_3_n_5\,
      O(1) => \RefAddress_reg[2][9]_i_3_n_6\,
      O(0) => \RefAddress_reg[2][9]_i_3_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[1]_53\(9 downto 7),
      S(0) => \RefAddress[2][9]_i_6_n_0\
    );
\RefAddress_reg[2][9]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][5]_i_11_n_0\,
      CO(3) => \RefAddress_reg[2][9]_i_7_n_0\,
      CO(2) => \RefAddress_reg[2][9]_i_7_n_1\,
      CO(1) => \RefAddress_reg[2][9]_i_7_n_2\,
      CO(0) => \RefAddress_reg[2][9]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[3]_55\(6),
      O(3) => \RefAddress_reg[2][9]_i_7_n_4\,
      O(2) => \RefAddress_reg[2][9]_i_7_n_5\,
      O(1) => \RefAddress_reg[2][9]_i_7_n_6\,
      O(0) => \RefAddress_reg[2][9]_i_7_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[3]_55\(9 downto 7),
      S(0) => \RefAddress[2][9]_i_9_n_0\
    );
\RefAddress_reg[2][9]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[2][5]_i_12_n_0\,
      CO(3) => \RefAddress_reg[2][9]_i_8_n_0\,
      CO(2) => \RefAddress_reg[2][9]_i_8_n_1\,
      CO(1) => \RefAddress_reg[2][9]_i_8_n_2\,
      CO(0) => \RefAddress_reg[2][9]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[2]_54\(6),
      O(3) => \RefAddress_reg[2][9]_i_8_n_4\,
      O(2) => \RefAddress_reg[2][9]_i_8_n_5\,
      O(1) => \RefAddress_reg[2][9]_i_8_n_6\,
      O(0) => \RefAddress_reg[2][9]_i_8_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[2]_54\(9 downto 7),
      S(0) => \RefAddress[2][9]_i_10_n_0\
    );
\RefAddress_reg[3][11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][8]_i_3_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[3][11]_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[3][11]_i_10_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[1]_53\(9),
      O(3) => \NLW_RefAddress_reg[3][11]_i_10_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[3][11]_i_10_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_10_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_10_n_7\,
      S(3) => '0',
      S(2 downto 1) => \waveRefOutXCorr[1]_53\(11 downto 10),
      S(0) => \RefAddress[3][11]_i_41_n_0\
    );
\RefAddress_reg[3][11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][8]_i_4_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[3][11]_i_11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[3][11]_i_11_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[0]_52\(9),
      O(3) => \NLW_RefAddress_reg[3][11]_i_11_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[3][11]_i_11_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_11_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_11_n_7\,
      S(3) => '0',
      S(2 downto 1) => \waveRefOutXCorr[0]_52\(11 downto 10),
      S(0) => \RefAddress[3][11]_i_42_n_0\
    );
\RefAddress_reg[3][11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_43_n_0\,
      CO(3) => \RefAddress_reg[3][11]_i_12_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_12_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_12_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[0]_52\(9),
      O(3) => \RefAddress_reg[3][11]_i_12_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_12_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_12_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_12_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[0]_52\(12 downto 10),
      S(0) => \RefAddress[3][11]_i_44_n_0\
    );
\RefAddress_reg[3][11]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_12_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[3][11]_i_15_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[3][11]_i_15_n_2\,
      CO(0) => \NLW_RefAddress_reg[3][11]_i_15_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[0]_52\(13),
      O(3 downto 1) => \NLW_RefAddress_reg[3][11]_i_15_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[3][11]_i_15_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \RefAddress[3][11]_i_48_n_0\
    );
\RefAddress_reg[3][11]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_50_n_0\,
      CO(3) => \RefAddress_reg[3][11]_i_17_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_17_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_17_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[1]_53\(9),
      O(3) => \RefAddress_reg[3][11]_i_17_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_17_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_17_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_17_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[1]_53\(12 downto 10),
      S(0) => \RefAddress[3][11]_i_52_n_0\
    );
\RefAddress_reg[3][11]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_17_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[3][11]_i_18_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[3][11]_i_18_n_2\,
      CO(0) => \NLW_RefAddress_reg[3][11]_i_18_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[1]_53\(13),
      O(3 downto 1) => \NLW_RefAddress_reg[3][11]_i_18_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[3][11]_i_18_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \RefAddress[3][11]_i_53_n_0\
    );
\RefAddress_reg[3][11]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_55_n_0\,
      CO(3) => \RefAddress_reg[3][11]_i_21_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_21_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_21_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[3]_55\(9),
      O(3) => \RefAddress_reg[3][11]_i_21_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_21_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_21_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_21_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[3]_55\(12 downto 10),
      S(0) => \RefAddress[3][11]_i_57_n_0\
    );
\RefAddress_reg[3][11]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_21_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[3][11]_i_22_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[3][11]_i_22_n_2\,
      CO(0) => \NLW_RefAddress_reg[3][11]_i_22_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[3]_55\(13),
      O(3 downto 1) => \NLW_RefAddress_reg[3][11]_i_22_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[3][11]_i_22_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \RefAddress[3][11]_i_58_n_0\
    );
\RefAddress_reg[3][11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_82_n_0\,
      CO(3) => \RefAddress_reg[3][11]_i_35_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_35_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_35_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[2]_54\(9),
      O(3) => \RefAddress_reg[3][11]_i_35_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_35_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_35_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_35_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[2]_54\(12 downto 10),
      S(0) => \RefAddress[3][11]_i_84_n_0\
    );
\RefAddress_reg[3][11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_35_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[3][11]_i_36_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[3][11]_i_36_n_2\,
      CO(0) => \NLW_RefAddress_reg[3][11]_i_36_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[2]_54\(13),
      O(3 downto 1) => \NLW_RefAddress_reg[3][11]_i_36_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[3][11]_i_36_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \RefAddress[3][11]_i_85_n_0\
    );
\RefAddress_reg[3][11]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][8]_i_5_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[3][11]_i_38_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[3][11]_i_38_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[3]_55\(9),
      O(3) => \NLW_RefAddress_reg[3][11]_i_38_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[3][11]_i_38_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_38_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_38_n_7\,
      S(3) => '0',
      S(2 downto 1) => \waveRefOutXCorr[3]_55\(11 downto 10),
      S(0) => \RefAddress[3][11]_i_88_n_0\
    );
\RefAddress_reg[3][11]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][8]_i_6_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[3][11]_i_40_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[3][11]_i_40_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[2]_54\(9),
      O(3) => \NLW_RefAddress_reg[3][11]_i_40_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[3][11]_i_40_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_40_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_40_n_7\,
      S(3) => '0',
      S(2 downto 1) => \waveRefOutXCorr[2]_54\(11 downto 10),
      S(0) => \RefAddress[3][11]_i_90_n_0\
    );
\RefAddress_reg[3][11]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_46_n_0\,
      CO(3) => \RefAddress_reg[3][11]_i_43_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_43_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_43_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[0]_52\(7),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[0]_52\(5),
      O(3) => \RefAddress_reg[3][11]_i_43_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_43_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_43_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_43_n_7\,
      S(3) => \waveRefOutXCorr[0]_52\(8),
      S(2) => \RefAddress[3][11]_i_91_n_0\,
      S(1) => \waveRefOutXCorr[0]_52\(6),
      S(0) => \RefAddress[3][11]_i_92_n_0\
    );
\RefAddress_reg[3][11]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[3][11]_i_46_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_46_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_46_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_46_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[0]_52\(4),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[0]_52\(2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[3][11]_i_46_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_46_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_46_n_6\,
      O(0) => \NLW_RefAddress_reg[3][11]_i_46_O_UNCONNECTED\(0),
      S(3) => \RefAddress[3][11]_i_93_n_0\,
      S(2) => \waveRefOutXCorr[0]_52\(3),
      S(1) => \RefAddress[3][11]_i_94_n_0\,
      S(0) => \waveRefOutXCorr[0]_52\(1)
    );
\RefAddress_reg[3][11]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[3][11]_i_49_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_49_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_49_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[1]_53\(4),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[1]_53\(2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[3][11]_i_49_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_49_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_49_n_6\,
      O(0) => \NLW_RefAddress_reg[3][11]_i_49_O_UNCONNECTED\(0),
      S(3) => \RefAddress[3][11]_i_95_n_0\,
      S(2) => \waveRefOutXCorr[1]_53\(3),
      S(1) => \RefAddress[3][11]_i_96_n_0\,
      S(0) => \waveRefOutXCorr[1]_53\(1)
    );
\RefAddress_reg[3][11]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_49_n_0\,
      CO(3) => \RefAddress_reg[3][11]_i_50_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_50_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_50_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_50_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[1]_53\(7),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[1]_53\(5),
      O(3) => \RefAddress_reg[3][11]_i_50_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_50_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_50_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_50_n_7\,
      S(3) => \waveRefOutXCorr[1]_53\(8),
      S(2) => \RefAddress[3][11]_i_97_n_0\,
      S(1) => \waveRefOutXCorr[1]_53\(6),
      S(0) => \RefAddress[3][11]_i_98_n_0\
    );
\RefAddress_reg[3][11]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_79_n_0\,
      CO(3) => \RefAddress_reg[3][11]_i_55_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_55_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_55_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_55_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[3]_55\(7),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[3]_55\(5),
      O(3) => \RefAddress_reg[3][11]_i_55_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_55_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_55_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_55_n_7\,
      S(3) => \waveRefOutXCorr[3]_55\(8),
      S(2) => \RefAddress[3][11]_i_99_n_0\,
      S(1) => \waveRefOutXCorr[3]_55\(6),
      S(0) => \RefAddress[3][11]_i_100_n_0\
    );
\RefAddress_reg[3][11]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_71_n_0\,
      CO(3) => \RefAddress_reg[3][11]_i_59_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_59_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_59_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_59_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[5]_57\(7),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[5]_57\(5),
      O(3) => \RefAddress_reg[3][11]_i_59_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_59_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_59_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_59_n_7\,
      S(3) => \waveRefOutXCorr[5]_57\(8),
      S(2) => \RefAddress[3][11]_i_101_n_0\,
      S(1) => \waveRefOutXCorr[5]_57\(6),
      S(0) => \RefAddress[3][11]_i_102_n_0\
    );
\RefAddress_reg[3][11]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_67_n_0\,
      CO(3) => \RefAddress_reg[3][11]_i_60_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_60_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_60_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_60_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[4]_56\(9),
      O(3) => \RefAddress_reg[3][11]_i_60_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_60_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_60_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_60_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[4]_56\(12 downto 10),
      S(0) => \RefAddress[3][11]_i_103_n_0\
    );
\RefAddress_reg[3][11]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_66_n_0\,
      CO(3) => \RefAddress_reg[3][11]_i_61_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_61_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_61_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_61_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[7]_59\(9),
      O(3) => \RefAddress_reg[3][11]_i_61_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_61_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_61_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_61_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[7]_59\(12 downto 10),
      S(0) => \RefAddress[3][11]_i_104_n_0\
    );
\RefAddress_reg[3][11]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[3][11]_i_62_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_62_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_62_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[4]_56\(4),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[4]_56\(2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[3][11]_i_62_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_62_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_62_n_6\,
      O(0) => \NLW_RefAddress_reg[3][11]_i_62_O_UNCONNECTED\(0),
      S(3) => \RefAddress[3][11]_i_105_n_0\,
      S(2) => \waveRefOutXCorr[4]_56\(3),
      S(1) => \RefAddress[3][11]_i_106_n_0\,
      S(0) => \waveRefOutXCorr[4]_56\(1)
    );
\RefAddress_reg[3][11]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[3][11]_i_64_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_64_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_64_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_64_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[6]_58\(4),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[6]_58\(2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[3][11]_i_64_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_64_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_64_n_6\,
      O(0) => \NLW_RefAddress_reg[3][11]_i_64_O_UNCONNECTED\(0),
      S(3) => \RefAddress[3][11]_i_107_n_0\,
      S(2) => \waveRefOutXCorr[6]_58\(3),
      S(1) => \RefAddress[3][11]_i_108_n_0\,
      S(0) => \waveRefOutXCorr[6]_58\(1)
    );
\RefAddress_reg[3][11]_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_68_n_0\,
      CO(3) => \RefAddress_reg[3][11]_i_66_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_66_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_66_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_66_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[7]_59\(7),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[7]_59\(5),
      O(3) => \RefAddress_reg[3][11]_i_66_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_66_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_66_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_66_n_7\,
      S(3) => \waveRefOutXCorr[7]_59\(8),
      S(2) => \RefAddress[3][11]_i_109_n_0\,
      S(1) => \waveRefOutXCorr[7]_59\(6),
      S(0) => \RefAddress[3][11]_i_110_n_0\
    );
\RefAddress_reg[3][11]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_62_n_0\,
      CO(3) => \RefAddress_reg[3][11]_i_67_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_67_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_67_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_67_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[4]_56\(7),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[4]_56\(5),
      O(3) => \RefAddress_reg[3][11]_i_67_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_67_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_67_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_67_n_7\,
      S(3) => \waveRefOutXCorr[4]_56\(8),
      S(2) => \RefAddress[3][11]_i_111_n_0\,
      S(1) => \waveRefOutXCorr[4]_56\(6),
      S(0) => \RefAddress[3][11]_i_112_n_0\
    );
\RefAddress_reg[3][11]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[3][11]_i_68_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_68_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_68_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_68_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[7]_59\(4),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[7]_59\(2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[3][11]_i_68_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_68_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_68_n_6\,
      O(0) => \NLW_RefAddress_reg[3][11]_i_68_O_UNCONNECTED\(0),
      S(3) => \RefAddress[3][11]_i_113_n_0\,
      S(2) => \waveRefOutXCorr[7]_59\(3),
      S(1) => \RefAddress[3][11]_i_114_n_0\,
      S(0) => \waveRefOutXCorr[7]_59\(1)
    );
\RefAddress_reg[3][11]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_59_n_0\,
      CO(3) => \RefAddress_reg[3][11]_i_69_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_69_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_69_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_69_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[5]_57\(9),
      O(3) => \RefAddress_reg[3][11]_i_69_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_69_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_69_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_69_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[5]_57\(12 downto 10),
      S(0) => \RefAddress[3][11]_i_115_n_0\
    );
\RefAddress_reg[3][11]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[3][11]_i_71_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_71_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_71_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_71_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[5]_57\(4),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[5]_57\(2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[3][11]_i_71_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_71_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_71_n_6\,
      O(0) => \NLW_RefAddress_reg[3][11]_i_71_O_UNCONNECTED\(0),
      S(3) => \RefAddress[3][11]_i_116_n_0\,
      S(2) => \waveRefOutXCorr[5]_57\(3),
      S(1) => \RefAddress[3][11]_i_117_n_0\,
      S(0) => \waveRefOutXCorr[5]_57\(1)
    );
\RefAddress_reg[3][11]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_61_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[3][11]_i_73_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[3][11]_i_73_n_2\,
      CO(0) => \NLW_RefAddress_reg[3][11]_i_73_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[7]_59\(13),
      O(3 downto 1) => \NLW_RefAddress_reg[3][11]_i_73_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[3][11]_i_73_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \RefAddress[3][11]_i_118_n_0\
    );
\RefAddress_reg[3][11]_i_74\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_69_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[3][11]_i_74_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[3][11]_i_74_n_2\,
      CO(0) => \NLW_RefAddress_reg[3][11]_i_74_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[5]_57\(13),
      O(3 downto 1) => \NLW_RefAddress_reg[3][11]_i_74_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[3][11]_i_74_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \RefAddress[3][11]_i_119_n_0\
    );
\RefAddress_reg[3][11]_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_64_n_0\,
      CO(3) => \RefAddress_reg[3][11]_i_75_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_75_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_75_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_75_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[6]_58\(7),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[6]_58\(5),
      O(3) => \RefAddress_reg[3][11]_i_75_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_75_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_75_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_75_n_7\,
      S(3) => \waveRefOutXCorr[6]_58\(8),
      S(2) => \RefAddress[3][11]_i_120_n_0\,
      S(1) => \waveRefOutXCorr[6]_58\(6),
      S(0) => \RefAddress[3][11]_i_121_n_0\
    );
\RefAddress_reg[3][11]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_81_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[3][11]_i_77_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[3][11]_i_77_n_2\,
      CO(0) => \NLW_RefAddress_reg[3][11]_i_77_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[6]_58\(13),
      O(3 downto 1) => \NLW_RefAddress_reg[3][11]_i_77_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[3][11]_i_77_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \RefAddress[3][11]_i_122_n_0\
    );
\RefAddress_reg[3][11]_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[3][11]_i_79_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_79_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_79_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_79_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[3]_55\(4),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[3]_55\(2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[3][11]_i_79_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_79_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_79_n_6\,
      O(0) => \NLW_RefAddress_reg[3][11]_i_79_O_UNCONNECTED\(0),
      S(3) => \RefAddress[3][11]_i_123_n_0\,
      S(2) => \waveRefOutXCorr[3]_55\(3),
      S(1) => \RefAddress[3][11]_i_124_n_0\,
      S(0) => \waveRefOutXCorr[3]_55\(1)
    );
\RefAddress_reg[3][11]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_60_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[3][11]_i_80_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[3][11]_i_80_n_2\,
      CO(0) => \NLW_RefAddress_reg[3][11]_i_80_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[4]_56\(13),
      O(3 downto 1) => \NLW_RefAddress_reg[3][11]_i_80_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[3][11]_i_80_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \RefAddress[3][11]_i_125_n_0\
    );
\RefAddress_reg[3][11]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_75_n_0\,
      CO(3) => \RefAddress_reg[3][11]_i_81_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_81_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_81_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_81_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[6]_58\(9),
      O(3) => \RefAddress_reg[3][11]_i_81_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_81_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_81_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_81_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[6]_58\(12 downto 10),
      S(0) => \RefAddress[3][11]_i_126_n_0\
    );
\RefAddress_reg[3][11]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][11]_i_86_n_0\,
      CO(3) => \RefAddress_reg[3][11]_i_82_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_82_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_82_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_82_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[2]_54\(7),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[2]_54\(5),
      O(3) => \RefAddress_reg[3][11]_i_82_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_82_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_82_n_6\,
      O(0) => \RefAddress_reg[3][11]_i_82_n_7\,
      S(3) => \waveRefOutXCorr[2]_54\(8),
      S(2) => \RefAddress[3][11]_i_127_n_0\,
      S(1) => \waveRefOutXCorr[2]_54\(6),
      S(0) => \RefAddress[3][11]_i_128_n_0\
    );
\RefAddress_reg[3][11]_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[3][11]_i_86_n_0\,
      CO(2) => \RefAddress_reg[3][11]_i_86_n_1\,
      CO(1) => \RefAddress_reg[3][11]_i_86_n_2\,
      CO(0) => \RefAddress_reg[3][11]_i_86_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[2]_54\(4),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[2]_54\(2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[3][11]_i_86_n_4\,
      O(2) => \RefAddress_reg[3][11]_i_86_n_5\,
      O(1) => \RefAddress_reg[3][11]_i_86_n_6\,
      O(0) => \NLW_RefAddress_reg[3][11]_i_86_O_UNCONNECTED\(0),
      S(3) => \RefAddress[3][11]_i_129_n_0\,
      S(2) => \waveRefOutXCorr[2]_54\(3),
      S(1) => \RefAddress[3][11]_i_130_n_0\,
      S(0) => \waveRefOutXCorr[2]_54\(1)
    );
\RefAddress_reg[3][4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[3][4]_i_3_n_0\,
      CO(2) => \RefAddress_reg[3][4]_i_3_n_1\,
      CO(1) => \RefAddress_reg[3][4]_i_3_n_2\,
      CO(0) => \RefAddress_reg[3][4]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[1]_53\(4),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[1]_53\(2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[3][4]_i_3_n_4\,
      O(2) => \RefAddress_reg[3][4]_i_3_n_5\,
      O(1) => \RefAddress_reg[3][4]_i_3_n_6\,
      O(0) => \NLW_RefAddress_reg[3][4]_i_3_O_UNCONNECTED\(0),
      S(3) => \RefAddress[3][4]_i_7_n_0\,
      S(2) => \waveRefOutXCorr[1]_53\(3),
      S(1) => \RefAddress[3][4]_i_8_n_0\,
      S(0) => \waveRefOutXCorr[1]_53\(1)
    );
\RefAddress_reg[3][4]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[3][4]_i_4_n_0\,
      CO(2) => \RefAddress_reg[3][4]_i_4_n_1\,
      CO(1) => \RefAddress_reg[3][4]_i_4_n_2\,
      CO(0) => \RefAddress_reg[3][4]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[0]_52\(4),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[0]_52\(2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[3][4]_i_4_n_4\,
      O(2) => \RefAddress_reg[3][4]_i_4_n_5\,
      O(1) => \RefAddress_reg[3][4]_i_4_n_6\,
      O(0) => \NLW_RefAddress_reg[3][4]_i_4_O_UNCONNECTED\(0),
      S(3) => \RefAddress[3][4]_i_9_n_0\,
      S(2) => \waveRefOutXCorr[0]_52\(3),
      S(1) => \RefAddress[3][4]_i_10_n_0\,
      S(0) => \waveRefOutXCorr[0]_52\(1)
    );
\RefAddress_reg[3][4]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[3][4]_i_5_n_0\,
      CO(2) => \RefAddress_reg[3][4]_i_5_n_1\,
      CO(1) => \RefAddress_reg[3][4]_i_5_n_2\,
      CO(0) => \RefAddress_reg[3][4]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[3]_55\(4),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[3]_55\(2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[3][4]_i_5_n_4\,
      O(2) => \RefAddress_reg[3][4]_i_5_n_5\,
      O(1) => \RefAddress_reg[3][4]_i_5_n_6\,
      O(0) => \NLW_RefAddress_reg[3][4]_i_5_O_UNCONNECTED\(0),
      S(3) => \RefAddress[3][4]_i_11_n_0\,
      S(2) => \waveRefOutXCorr[3]_55\(3),
      S(1) => \RefAddress[3][4]_i_12_n_0\,
      S(0) => \waveRefOutXCorr[3]_55\(1)
    );
\RefAddress_reg[3][4]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[3][4]_i_6_n_0\,
      CO(2) => \RefAddress_reg[3][4]_i_6_n_1\,
      CO(1) => \RefAddress_reg[3][4]_i_6_n_2\,
      CO(0) => \RefAddress_reg[3][4]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[2]_54\(4),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[2]_54\(2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[3][4]_i_6_n_4\,
      O(2) => \RefAddress_reg[3][4]_i_6_n_5\,
      O(1) => \RefAddress_reg[3][4]_i_6_n_6\,
      O(0) => \NLW_RefAddress_reg[3][4]_i_6_O_UNCONNECTED\(0),
      S(3) => \RefAddress[3][4]_i_13_n_0\,
      S(2) => \waveRefOutXCorr[2]_54\(3),
      S(1) => \RefAddress[3][4]_i_14_n_0\,
      S(0) => \waveRefOutXCorr[2]_54\(1)
    );
\RefAddress_reg[3][8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][4]_i_3_n_0\,
      CO(3) => \RefAddress_reg[3][8]_i_3_n_0\,
      CO(2) => \RefAddress_reg[3][8]_i_3_n_1\,
      CO(1) => \RefAddress_reg[3][8]_i_3_n_2\,
      CO(0) => \RefAddress_reg[3][8]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[1]_53\(7),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[1]_53\(5),
      O(3) => \RefAddress_reg[3][8]_i_3_n_4\,
      O(2) => \RefAddress_reg[3][8]_i_3_n_5\,
      O(1) => \RefAddress_reg[3][8]_i_3_n_6\,
      O(0) => \RefAddress_reg[3][8]_i_3_n_7\,
      S(3) => \waveRefOutXCorr[1]_53\(8),
      S(2) => \RefAddress[3][8]_i_7_n_0\,
      S(1) => \waveRefOutXCorr[1]_53\(6),
      S(0) => \RefAddress[3][8]_i_8_n_0\
    );
\RefAddress_reg[3][8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][4]_i_4_n_0\,
      CO(3) => \RefAddress_reg[3][8]_i_4_n_0\,
      CO(2) => \RefAddress_reg[3][8]_i_4_n_1\,
      CO(1) => \RefAddress_reg[3][8]_i_4_n_2\,
      CO(0) => \RefAddress_reg[3][8]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[0]_52\(7),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[0]_52\(5),
      O(3) => \RefAddress_reg[3][8]_i_4_n_4\,
      O(2) => \RefAddress_reg[3][8]_i_4_n_5\,
      O(1) => \RefAddress_reg[3][8]_i_4_n_6\,
      O(0) => \RefAddress_reg[3][8]_i_4_n_7\,
      S(3) => \waveRefOutXCorr[0]_52\(8),
      S(2) => \RefAddress[3][8]_i_9_n_0\,
      S(1) => \waveRefOutXCorr[0]_52\(6),
      S(0) => \RefAddress[3][8]_i_10_n_0\
    );
\RefAddress_reg[3][8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][4]_i_5_n_0\,
      CO(3) => \RefAddress_reg[3][8]_i_5_n_0\,
      CO(2) => \RefAddress_reg[3][8]_i_5_n_1\,
      CO(1) => \RefAddress_reg[3][8]_i_5_n_2\,
      CO(0) => \RefAddress_reg[3][8]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[3]_55\(7),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[3]_55\(5),
      O(3) => \RefAddress_reg[3][8]_i_5_n_4\,
      O(2) => \RefAddress_reg[3][8]_i_5_n_5\,
      O(1) => \RefAddress_reg[3][8]_i_5_n_6\,
      O(0) => \RefAddress_reg[3][8]_i_5_n_7\,
      S(3) => \waveRefOutXCorr[3]_55\(8),
      S(2) => \RefAddress[3][8]_i_11_n_0\,
      S(1) => \waveRefOutXCorr[3]_55\(6),
      S(0) => \RefAddress[3][8]_i_12_n_0\
    );
\RefAddress_reg[3][8]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[3][4]_i_6_n_0\,
      CO(3) => \RefAddress_reg[3][8]_i_6_n_0\,
      CO(2) => \RefAddress_reg[3][8]_i_6_n_1\,
      CO(1) => \RefAddress_reg[3][8]_i_6_n_2\,
      CO(0) => \RefAddress_reg[3][8]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[2]_54\(7),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[2]_54\(5),
      O(3) => \RefAddress_reg[3][8]_i_6_n_4\,
      O(2) => \RefAddress_reg[3][8]_i_6_n_5\,
      O(1) => \RefAddress_reg[3][8]_i_6_n_6\,
      O(0) => \RefAddress_reg[3][8]_i_6_n_7\,
      S(3) => \waveRefOutXCorr[2]_54\(8),
      S(2) => \RefAddress[3][8]_i_13_n_0\,
      S(1) => \waveRefOutXCorr[2]_54\(6),
      S(0) => \RefAddress[3][8]_i_14_n_0\
    );
\RefAddress_reg[4][10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][6]_i_2_n_0\,
      CO(3) => \RefAddress_reg[4][10]_i_2_n_0\,
      CO(2) => \RefAddress_reg[4][10]_i_2_n_1\,
      CO(1) => \RefAddress_reg[4][10]_i_2_n_2\,
      CO(0) => \RefAddress_reg[4][10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[3]_55\(7),
      O(3) => \RefAddress_reg[4][10]_i_2_n_4\,
      O(2) => \RefAddress_reg[4][10]_i_2_n_5\,
      O(1) => \RefAddress_reg[4][10]_i_2_n_6\,
      O(0) => \RefAddress_reg[4][10]_i_2_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[3]_55\(10 downto 8),
      S(0) => \RefAddress[4][10]_i_5_n_0\
    );
\RefAddress_reg[4][10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][6]_i_3_n_0\,
      CO(3) => \RefAddress_reg[4][10]_i_3_n_0\,
      CO(2) => \RefAddress_reg[4][10]_i_3_n_1\,
      CO(1) => \RefAddress_reg[4][10]_i_3_n_2\,
      CO(0) => \RefAddress_reg[4][10]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[2]_54\(7),
      O(3) => \RefAddress_reg[4][10]_i_3_n_4\,
      O(2) => \RefAddress_reg[4][10]_i_3_n_5\,
      O(1) => \RefAddress_reg[4][10]_i_3_n_6\,
      O(0) => \RefAddress_reg[4][10]_i_3_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[2]_54\(10 downto 8),
      S(0) => \RefAddress[4][10]_i_6_n_0\
    );
\RefAddress_reg[4][11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_44_n_0\,
      CO(3 downto 0) => \NLW_RefAddress_reg[4][11]_i_13_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_RefAddress_reg[4][11]_i_13_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[4][11]_i_13_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \RefAddress[4][11]_i_45_n_0\
    );
\RefAddress_reg[4][11]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_46_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_15_n_0\,
      CO(2) => \NLW_RefAddress_reg[4][11]_i_15_CO_UNCONNECTED\(2),
      CO(1) => \RefAddress_reg[4][11]_i_15_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \waveRefOutXCorr[3]_55\(12 downto 11),
      O(3) => \NLW_RefAddress_reg[4][11]_i_15_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[4][11]_i_15_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_15_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_15_n_7\,
      S(3) => '1',
      S(2) => \waveRefOutXCorr[3]_55\(13),
      S(1) => \RefAddress[4][11]_i_49_n_0\,
      S(0) => \RefAddress[4][11]_i_50_n_0\
    );
\RefAddress_reg[4][11]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_51_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_18_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_18_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_18_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[4]_56\(7),
      O(3) => \RefAddress_reg[4][11]_i_18_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_18_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_18_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_18_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[4]_56\(10 downto 8),
      S(0) => \RefAddress[4][11]_i_54_n_0\
    );
\RefAddress_reg[4][11]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_55_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_19_n_0\,
      CO(2) => \NLW_RefAddress_reg[4][11]_i_19_CO_UNCONNECTED\(2),
      CO(1) => \RefAddress_reg[4][11]_i_19_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \waveRefOutXCorr[7]_59\(12 downto 11),
      O(3) => \NLW_RefAddress_reg[4][11]_i_19_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[4][11]_i_19_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_19_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_19_n_7\,
      S(3) => '1',
      S(2) => \waveRefOutXCorr[7]_59\(13),
      S(1) => \RefAddress[4][11]_i_56_n_0\,
      S(0) => \RefAddress[4][11]_i_57_n_0\
    );
\RefAddress_reg[4][11]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_72_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_29_n_0\,
      CO(2) => \NLW_RefAddress_reg[4][11]_i_29_CO_UNCONNECTED\(2),
      CO(1) => \RefAddress_reg[4][11]_i_29_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \waveRefOutXCorr[1]_53\(12 downto 11),
      O(3) => \NLW_RefAddress_reg[4][11]_i_29_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[4][11]_i_29_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_29_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_29_n_7\,
      S(3) => '1',
      S(2) => \waveRefOutXCorr[1]_53\(13),
      S(1) => \RefAddress[4][11]_i_75_n_0\,
      S(0) => \RefAddress[4][11]_i_76_n_0\
    );
\RefAddress_reg[4][11]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_83_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_33_n_0\,
      CO(2) => \NLW_RefAddress_reg[4][11]_i_33_CO_UNCONNECTED\(2),
      CO(1) => \RefAddress_reg[4][11]_i_33_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \waveRefOutXCorr[0]_52\(12 downto 11),
      O(3) => \NLW_RefAddress_reg[4][11]_i_33_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[4][11]_i_33_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_33_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_33_n_7\,
      S(3) => '1',
      S(2) => \waveRefOutXCorr[0]_52\(13),
      S(1) => \RefAddress[4][11]_i_86_n_0\,
      S(0) => \RefAddress[4][11]_i_87_n_0\
    );
\RefAddress_reg[4][11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_88_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_35_n_0\,
      CO(2) => \NLW_RefAddress_reg[4][11]_i_35_CO_UNCONNECTED\(2),
      CO(1) => \RefAddress_reg[4][11]_i_35_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \waveRefOutXCorr[2]_54\(12 downto 11),
      O(3) => \NLW_RefAddress_reg[4][11]_i_35_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[4][11]_i_35_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_35_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_35_n_7\,
      S(3) => '1',
      S(2) => \waveRefOutXCorr[2]_54\(13),
      S(1) => \RefAddress[4][11]_i_91_n_0\,
      S(0) => \RefAddress[4][11]_i_92_n_0\
    );
\RefAddress_reg[4][11]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][6]_i_11_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_37_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_37_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_37_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[0]_52\(7),
      O(3) => \RefAddress_reg[4][11]_i_37_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_37_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_37_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_37_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[0]_52\(10 downto 8),
      S(0) => \RefAddress[4][11]_i_95_n_0\
    );
\RefAddress_reg[4][11]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][10]_i_2_n_0\,
      CO(3 downto 0) => \NLW_RefAddress_reg[4][11]_i_40_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_RefAddress_reg[4][11]_i_40_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[4][11]_i_40_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \RefAddress[4][11]_i_96_n_0\
    );
\RefAddress_reg[4][11]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][10]_i_3_n_0\,
      CO(3 downto 0) => \NLW_RefAddress_reg[4][11]_i_42_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_RefAddress_reg[4][11]_i_42_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[4][11]_i_42_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \RefAddress[4][11]_i_99_n_0\
    );
\RefAddress_reg[4][11]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][6]_i_12_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_44_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_44_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_44_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[1]_53\(7),
      O(3) => \RefAddress_reg[4][11]_i_44_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_44_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_44_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_44_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[1]_53\(10 downto 8),
      S(0) => \RefAddress[4][11]_i_100_n_0\
    );
\RefAddress_reg[4][11]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_47_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_46_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_46_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_46_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[3]_55\(7),
      O(3) => \RefAddress_reg[4][11]_i_46_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_46_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_46_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_46_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[3]_55\(10 downto 8),
      S(0) => \RefAddress[4][11]_i_101_n_0\
    );
\RefAddress_reg[4][11]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[4][11]_i_47_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_47_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_47_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[3]_55\(6 downto 4),
      DI(0) => '0',
      O(3) => \RefAddress_reg[4][11]_i_47_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_47_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_47_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_47_n_7\,
      S(3) => \RefAddress[4][11]_i_102_n_0\,
      S(2) => \RefAddress[4][11]_i_103_n_0\,
      S(1) => \RefAddress[4][11]_i_104_n_0\,
      S(0) => \waveRefOutXCorr[3]_55\(3)
    );
\RefAddress_reg[4][11]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[4][11]_i_51_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_51_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_51_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_51_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[4]_56\(6 downto 4),
      DI(0) => '0',
      O(3) => \RefAddress_reg[4][11]_i_51_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_51_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_51_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_51_n_7\,
      S(3) => \RefAddress[4][11]_i_105_n_0\,
      S(2) => \RefAddress[4][11]_i_106_n_0\,
      S(1) => \RefAddress[4][11]_i_107_n_0\,
      S(0) => \waveRefOutXCorr[4]_56\(3)
    );
\RefAddress_reg[4][11]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_69_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_55_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_55_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_55_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_55_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[7]_59\(7),
      O(3) => \RefAddress_reg[4][11]_i_55_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_55_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_55_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_55_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[7]_59\(10 downto 8),
      S(0) => \RefAddress[4][11]_i_108_n_0\
    );
\RefAddress_reg[4][11]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_18_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_58_n_0\,
      CO(2) => \NLW_RefAddress_reg[4][11]_i_58_CO_UNCONNECTED\(2),
      CO(1) => \RefAddress_reg[4][11]_i_58_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_58_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \waveRefOutXCorr[4]_56\(12 downto 11),
      O(3) => \NLW_RefAddress_reg[4][11]_i_58_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[4][11]_i_58_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_58_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_58_n_7\,
      S(3) => '1',
      S(2) => \waveRefOutXCorr[4]_56\(13),
      S(1) => \RefAddress[4][11]_i_109_n_0\,
      S(0) => \RefAddress[4][11]_i_110_n_0\
    );
\RefAddress_reg[4][11]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[4][11]_i_59_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_59_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_59_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_59_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[5]_57\(6 downto 4),
      DI(0) => '0',
      O(3) => \RefAddress_reg[4][11]_i_59_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_59_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_59_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_59_n_7\,
      S(3) => \RefAddress[4][11]_i_111_n_0\,
      S(2) => \RefAddress[4][11]_i_112_n_0\,
      S(1) => \RefAddress[4][11]_i_113_n_0\,
      S(0) => \waveRefOutXCorr[5]_57\(3)
    );
\RefAddress_reg[4][11]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_63_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_60_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_60_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_60_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_60_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[6]_58\(7),
      O(3) => \RefAddress_reg[4][11]_i_60_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_60_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_60_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_60_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[6]_58\(10 downto 8),
      S(0) => \RefAddress[4][11]_i_114_n_0\
    );
\RefAddress_reg[4][11]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_67_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_61_n_0\,
      CO(2) => \NLW_RefAddress_reg[4][11]_i_61_CO_UNCONNECTED\(2),
      CO(1) => \RefAddress_reg[4][11]_i_61_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_61_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \waveRefOutXCorr[5]_57\(12 downto 11),
      O(3) => \NLW_RefAddress_reg[4][11]_i_61_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[4][11]_i_61_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_61_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_61_n_7\,
      S(3) => '1',
      S(2) => \waveRefOutXCorr[5]_57\(13),
      S(1) => \RefAddress[4][11]_i_115_n_0\,
      S(0) => \RefAddress[4][11]_i_116_n_0\
    );
\RefAddress_reg[4][11]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_60_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_62_n_0\,
      CO(2) => \NLW_RefAddress_reg[4][11]_i_62_CO_UNCONNECTED\(2),
      CO(1) => \RefAddress_reg[4][11]_i_62_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_62_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \waveRefOutXCorr[6]_58\(12 downto 11),
      O(3) => \NLW_RefAddress_reg[4][11]_i_62_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[4][11]_i_62_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_62_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_62_n_7\,
      S(3) => '1',
      S(2) => \waveRefOutXCorr[6]_58\(13),
      S(1) => \RefAddress[4][11]_i_117_n_0\,
      S(0) => \RefAddress[4][11]_i_118_n_0\
    );
\RefAddress_reg[4][11]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[4][11]_i_63_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_63_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_63_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_63_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[6]_58\(6 downto 4),
      DI(0) => '0',
      O(3) => \RefAddress_reg[4][11]_i_63_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_63_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_63_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_63_n_7\,
      S(3) => \RefAddress[4][11]_i_119_n_0\,
      S(2) => \RefAddress[4][11]_i_120_n_0\,
      S(1) => \RefAddress[4][11]_i_121_n_0\,
      S(0) => \waveRefOutXCorr[6]_58\(3)
    );
\RefAddress_reg[4][11]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_59_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_67_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_67_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_67_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_67_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[5]_57\(7),
      O(3) => \RefAddress_reg[4][11]_i_67_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_67_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_67_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_67_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[5]_57\(10 downto 8),
      S(0) => \RefAddress[4][11]_i_122_n_0\
    );
\RefAddress_reg[4][11]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[4][11]_i_69_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_69_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_69_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_69_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[7]_59\(6 downto 4),
      DI(0) => '0',
      O(3) => \RefAddress_reg[4][11]_i_69_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_69_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_69_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_69_n_7\,
      S(3) => \RefAddress[4][11]_i_123_n_0\,
      S(2) => \RefAddress[4][11]_i_124_n_0\,
      S(1) => \RefAddress[4][11]_i_125_n_0\,
      S(0) => \waveRefOutXCorr[7]_59\(3)
    );
\RefAddress_reg[4][11]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_73_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_72_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_72_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_72_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_72_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[1]_53\(7),
      O(3) => \RefAddress_reg[4][11]_i_72_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_72_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_72_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_72_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[1]_53\(10 downto 8),
      S(0) => \RefAddress[4][11]_i_126_n_0\
    );
\RefAddress_reg[4][11]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[4][11]_i_73_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_73_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_73_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_73_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[1]_53\(6 downto 4),
      DI(0) => '0',
      O(3) => \RefAddress_reg[4][11]_i_73_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_73_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_73_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_73_n_7\,
      S(3) => \RefAddress[4][11]_i_127_n_0\,
      S(2) => \RefAddress[4][11]_i_128_n_0\,
      S(1) => \RefAddress[4][11]_i_129_n_0\,
      S(0) => \waveRefOutXCorr[1]_53\(3)
    );
\RefAddress_reg[4][11]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_84_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_83_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_83_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_83_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[0]_52\(7),
      O(3) => \RefAddress_reg[4][11]_i_83_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_83_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_83_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_83_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[0]_52\(10 downto 8),
      S(0) => \RefAddress[4][11]_i_130_n_0\
    );
\RefAddress_reg[4][11]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[4][11]_i_84_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_84_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_84_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[0]_52\(6 downto 4),
      DI(0) => '0',
      O(3) => \RefAddress_reg[4][11]_i_84_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_84_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_84_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_84_n_7\,
      S(3) => \RefAddress[4][11]_i_131_n_0\,
      S(2) => \RefAddress[4][11]_i_132_n_0\,
      S(1) => \RefAddress[4][11]_i_133_n_0\,
      S(0) => \waveRefOutXCorr[0]_52\(3)
    );
\RefAddress_reg[4][11]_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_89_n_0\,
      CO(3) => \RefAddress_reg[4][11]_i_88_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_88_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_88_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[2]_54\(7),
      O(3) => \RefAddress_reg[4][11]_i_88_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_88_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_88_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_88_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[2]_54\(10 downto 8),
      S(0) => \RefAddress[4][11]_i_134_n_0\
    );
\RefAddress_reg[4][11]_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[4][11]_i_89_n_0\,
      CO(2) => \RefAddress_reg[4][11]_i_89_n_1\,
      CO(1) => \RefAddress_reg[4][11]_i_89_n_2\,
      CO(0) => \RefAddress_reg[4][11]_i_89_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[2]_54\(6 downto 4),
      DI(0) => '0',
      O(3) => \RefAddress_reg[4][11]_i_89_n_4\,
      O(2) => \RefAddress_reg[4][11]_i_89_n_5\,
      O(1) => \RefAddress_reg[4][11]_i_89_n_6\,
      O(0) => \RefAddress_reg[4][11]_i_89_n_7\,
      S(3) => \RefAddress[4][11]_i_135_n_0\,
      S(2) => \RefAddress[4][11]_i_136_n_0\,
      S(1) => \RefAddress[4][11]_i_137_n_0\,
      S(0) => \waveRefOutXCorr[2]_54\(3)
    );
\RefAddress_reg[4][11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[4][11]_i_37_n_0\,
      CO(3 downto 0) => \NLW_RefAddress_reg[4][11]_i_9_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_RefAddress_reg[4][11]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[4][11]_i_9_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \RefAddress[4][11]_i_38_n_0\
    );
\RefAddress_reg[4][6]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[4][6]_i_11_n_0\,
      CO(2) => \RefAddress_reg[4][6]_i_11_n_1\,
      CO(1) => \RefAddress_reg[4][6]_i_11_n_2\,
      CO(0) => \RefAddress_reg[4][6]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[0]_52\(6 downto 4),
      DI(0) => '0',
      O(3) => \RefAddress_reg[4][6]_i_11_n_4\,
      O(2) => \RefAddress_reg[4][6]_i_11_n_5\,
      O(1) => \RefAddress_reg[4][6]_i_11_n_6\,
      O(0) => \NLW_RefAddress_reg[4][6]_i_11_O_UNCONNECTED\(0),
      S(3) => \RefAddress[4][6]_i_13_n_0\,
      S(2) => \RefAddress[4][6]_i_14_n_0\,
      S(1) => \RefAddress[4][6]_i_15_n_0\,
      S(0) => \waveRefOutXCorr[0]_52\(3)
    );
\RefAddress_reg[4][6]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[4][6]_i_12_n_0\,
      CO(2) => \RefAddress_reg[4][6]_i_12_n_1\,
      CO(1) => \RefAddress_reg[4][6]_i_12_n_2\,
      CO(0) => \RefAddress_reg[4][6]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[1]_53\(6 downto 4),
      DI(0) => '0',
      O(3) => \RefAddress_reg[4][6]_i_12_n_4\,
      O(2) => \RefAddress_reg[4][6]_i_12_n_5\,
      O(1) => \RefAddress_reg[4][6]_i_12_n_6\,
      O(0) => \NLW_RefAddress_reg[4][6]_i_12_O_UNCONNECTED\(0),
      S(3) => \RefAddress[4][6]_i_16_n_0\,
      S(2) => \RefAddress[4][6]_i_17_n_0\,
      S(1) => \RefAddress[4][6]_i_18_n_0\,
      S(0) => \waveRefOutXCorr[1]_53\(3)
    );
\RefAddress_reg[4][6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[4][6]_i_2_n_0\,
      CO(2) => \RefAddress_reg[4][6]_i_2_n_1\,
      CO(1) => \RefAddress_reg[4][6]_i_2_n_2\,
      CO(0) => \RefAddress_reg[4][6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[3]_55\(6 downto 4),
      DI(0) => '0',
      O(3) => \RefAddress_reg[4][6]_i_2_n_4\,
      O(2) => \RefAddress_reg[4][6]_i_2_n_5\,
      O(1) => \RefAddress_reg[4][6]_i_2_n_6\,
      O(0) => \NLW_RefAddress_reg[4][6]_i_2_O_UNCONNECTED\(0),
      S(3) => \RefAddress[4][6]_i_5_n_0\,
      S(2) => \RefAddress[4][6]_i_6_n_0\,
      S(1) => \RefAddress[4][6]_i_7_n_0\,
      S(0) => \waveRefOutXCorr[3]_55\(3)
    );
\RefAddress_reg[4][6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[4][6]_i_3_n_0\,
      CO(2) => \RefAddress_reg[4][6]_i_3_n_1\,
      CO(1) => \RefAddress_reg[4][6]_i_3_n_2\,
      CO(0) => \RefAddress_reg[4][6]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[2]_54\(6 downto 4),
      DI(0) => '0',
      O(3) => \RefAddress_reg[4][6]_i_3_n_4\,
      O(2) => \RefAddress_reg[4][6]_i_3_n_5\,
      O(1) => \RefAddress_reg[4][6]_i_3_n_6\,
      O(0) => \NLW_RefAddress_reg[4][6]_i_3_O_UNCONNECTED\(0),
      S(3) => \RefAddress[4][6]_i_8_n_0\,
      S(2) => \RefAddress[4][6]_i_9_n_0\,
      S(1) => \RefAddress[4][6]_i_10_n_0\,
      S(0) => \waveRefOutXCorr[2]_54\(3)
    );
\RefAddress_reg[5][11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][8]_i_3_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[5][11]_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[5][11]_i_10_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \waveRefOutXCorr[1]_53\(10 downto 9),
      O(3) => \NLW_RefAddress_reg[5][11]_i_10_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[5][11]_i_10_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_10_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_10_n_7\,
      S(3) => '0',
      S(2) => \RefAddress[5][11]_i_42_n_0\,
      S(1) => \RefAddress[5][11]_i_43_n_0\,
      S(0) => \RefAddress[5][11]_i_44_n_0\
    );
\RefAddress_reg[5][11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_49_n_0\,
      CO(3) => \RefAddress_reg[5][11]_i_13_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_13_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_13_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \waveRefOutXCorr[3]_55\(11 downto 9),
      O(3) => \RefAddress_reg[5][11]_i_13_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_13_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_13_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_13_n_7\,
      S(3) => \waveRefOutXCorr[3]_55\(12),
      S(2) => \RefAddress[5][11]_i_51_n_0\,
      S(1) => \RefAddress[5][11]_i_52_n_0\,
      S(0) => \RefAddress[5][11]_i_53_n_0\
    );
\RefAddress_reg[5][11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_13_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[5][11]_i_14_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[5][11]_i_14_n_2\,
      CO(0) => \NLW_RefAddress_reg[5][11]_i_14_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_RefAddress_reg[5][11]_i_14_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[5][11]_i_14_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \waveRefOutXCorr[3]_55\(13)
    );
\RefAddress_reg[5][11]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_77_n_0\,
      CO(3) => \RefAddress_reg[5][11]_i_27_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_27_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_27_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \waveRefOutXCorr[1]_53\(11 downto 9),
      O(3) => \RefAddress_reg[5][11]_i_27_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_27_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_27_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_27_n_7\,
      S(3) => \waveRefOutXCorr[1]_53\(12),
      S(2) => \RefAddress[5][11]_i_79_n_0\,
      S(1) => \RefAddress[5][11]_i_80_n_0\,
      S(0) => \RefAddress[5][11]_i_81_n_0\
    );
\RefAddress_reg[5][11]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_27_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[5][11]_i_28_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[5][11]_i_28_n_2\,
      CO(0) => \NLW_RefAddress_reg[5][11]_i_28_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_RefAddress_reg[5][11]_i_28_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[5][11]_i_28_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \waveRefOutXCorr[1]_53\(13)
    );
\RefAddress_reg[5][11]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_87_n_0\,
      CO(3) => \RefAddress_reg[5][11]_i_32_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_32_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_32_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \waveRefOutXCorr[2]_54\(11 downto 9),
      O(3) => \RefAddress_reg[5][11]_i_32_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_32_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_32_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_32_n_7\,
      S(3) => \waveRefOutXCorr[2]_54\(12),
      S(2) => \RefAddress[5][11]_i_88_n_0\,
      S(1) => \RefAddress[5][11]_i_89_n_0\,
      S(0) => \RefAddress[5][11]_i_90_n_0\
    );
\RefAddress_reg[5][11]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_32_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[5][11]_i_33_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[5][11]_i_33_n_2\,
      CO(0) => \NLW_RefAddress_reg[5][11]_i_33_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_RefAddress_reg[5][11]_i_33_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[5][11]_i_33_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \waveRefOutXCorr[2]_54\(13)
    );
\RefAddress_reg[5][11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_94_n_0\,
      CO(3) => \RefAddress_reg[5][11]_i_36_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_36_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_36_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \waveRefOutXCorr[0]_52\(11 downto 9),
      O(3) => \RefAddress_reg[5][11]_i_36_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_36_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_36_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_36_n_7\,
      S(3) => \waveRefOutXCorr[0]_52\(12),
      S(2) => \RefAddress[5][11]_i_95_n_0\,
      S(1) => \RefAddress[5][11]_i_96_n_0\,
      S(0) => \RefAddress[5][11]_i_97_n_0\
    );
\RefAddress_reg[5][11]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_36_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[5][11]_i_38_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[5][11]_i_38_n_2\,
      CO(0) => \NLW_RefAddress_reg[5][11]_i_38_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_RefAddress_reg[5][11]_i_38_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[5][11]_i_38_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \waveRefOutXCorr[0]_52\(13)
    );
\RefAddress_reg[5][11]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][8]_i_9_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[5][11]_i_45_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[5][11]_i_45_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_45_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \waveRefOutXCorr[3]_55\(10 downto 9),
      O(3) => \NLW_RefAddress_reg[5][11]_i_45_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[5][11]_i_45_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_45_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_45_n_7\,
      S(3) => '0',
      S(2) => \RefAddress[5][11]_i_101_n_0\,
      S(1) => \RefAddress[5][11]_i_102_n_0\,
      S(0) => \RefAddress[5][11]_i_103_n_0\
    );
\RefAddress_reg[5][11]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][8]_i_10_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[5][11]_i_48_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[5][11]_i_48_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \waveRefOutXCorr[2]_54\(10 downto 9),
      O(3) => \NLW_RefAddress_reg[5][11]_i_48_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[5][11]_i_48_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_48_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_48_n_7\,
      S(3) => '0',
      S(2) => \RefAddress[5][11]_i_104_n_0\,
      S(1) => \RefAddress[5][11]_i_105_n_0\,
      S(0) => \RefAddress[5][11]_i_106_n_0\
    );
\RefAddress_reg[5][11]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_54_n_0\,
      CO(3) => \RefAddress_reg[5][11]_i_49_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_49_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_49_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[3]_55\(8),
      DI(2 downto 1) => B"00",
      DI(0) => \waveRefOutXCorr[3]_55\(5),
      O(3) => \RefAddress_reg[5][11]_i_49_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_49_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_49_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_49_n_7\,
      S(3) => \RefAddress[5][11]_i_107_n_0\,
      S(2 downto 1) => \waveRefOutXCorr[3]_55\(7 downto 6),
      S(0) => \RefAddress[5][11]_i_108_n_0\
    );
\RefAddress_reg[5][11]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[5][11]_i_54_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_54_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_54_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_54_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \waveRefOutXCorr[3]_55\(3 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[5][11]_i_54_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_54_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_54_n_6\,
      O(0) => \NLW_RefAddress_reg[5][11]_i_54_O_UNCONNECTED\(0),
      S(3) => \waveRefOutXCorr[3]_55\(4),
      S(2) => \RefAddress[5][11]_i_109_n_0\,
      S(1) => \RefAddress[5][11]_i_110_n_0\,
      S(0) => \waveRefOutXCorr[3]_55\(1)
    );
\RefAddress_reg[5][11]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_66_n_0\,
      CO(3) => \RefAddress_reg[5][11]_i_55_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_55_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_55_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[4]_56\(8),
      DI(2 downto 1) => B"00",
      DI(0) => \waveRefOutXCorr[4]_56\(5),
      O(3) => \RefAddress_reg[5][11]_i_55_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_55_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_55_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_55_n_7\,
      S(3) => \RefAddress[5][11]_i_111_n_0\,
      S(2 downto 1) => \waveRefOutXCorr[4]_56\(7 downto 6),
      S(0) => \RefAddress[5][11]_i_112_n_0\
    );
\RefAddress_reg[5][11]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_60_n_0\,
      CO(3) => \RefAddress_reg[5][11]_i_56_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_56_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_56_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_56_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \waveRefOutXCorr[6]_58\(11 downto 9),
      O(3) => \RefAddress_reg[5][11]_i_56_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_56_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_56_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_56_n_7\,
      S(3) => \waveRefOutXCorr[6]_58\(12),
      S(2) => \RefAddress[5][11]_i_113_n_0\,
      S(1) => \RefAddress[5][11]_i_114_n_0\,
      S(0) => \RefAddress[5][11]_i_115_n_0\
    );
\RefAddress_reg[5][11]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[5][11]_i_57_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_57_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_57_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \waveRefOutXCorr[6]_58\(3 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[5][11]_i_57_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_57_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_57_n_6\,
      O(0) => \NLW_RefAddress_reg[5][11]_i_57_O_UNCONNECTED\(0),
      S(3) => \waveRefOutXCorr[6]_58\(4),
      S(2) => \RefAddress[5][11]_i_116_n_0\,
      S(1) => \RefAddress[5][11]_i_117_n_0\,
      S(0) => \waveRefOutXCorr[6]_58\(1)
    );
\RefAddress_reg[5][11]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_65_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[5][11]_i_58_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[5][11]_i_58_n_2\,
      CO(0) => \NLW_RefAddress_reg[5][11]_i_58_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_RefAddress_reg[5][11]_i_58_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[5][11]_i_58_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \waveRefOutXCorr[4]_56\(13)
    );
\RefAddress_reg[5][11]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_71_n_0\,
      CO(3) => \RefAddress_reg[5][11]_i_59_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_59_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_59_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[5]_57\(8),
      DI(2 downto 1) => B"00",
      DI(0) => \waveRefOutXCorr[5]_57\(5),
      O(3) => \RefAddress_reg[5][11]_i_59_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_59_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_59_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_59_n_7\,
      S(3) => \RefAddress[5][11]_i_118_n_0\,
      S(2 downto 1) => \waveRefOutXCorr[5]_57\(7 downto 6),
      S(0) => \RefAddress[5][11]_i_119_n_0\
    );
\RefAddress_reg[5][11]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_57_n_0\,
      CO(3) => \RefAddress_reg[5][11]_i_60_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_60_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_60_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[6]_58\(8),
      DI(2 downto 1) => B"00",
      DI(0) => \waveRefOutXCorr[6]_58\(5),
      O(3) => \RefAddress_reg[5][11]_i_60_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_60_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_60_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_60_n_7\,
      S(3) => \RefAddress[5][11]_i_120_n_0\,
      S(2 downto 1) => \waveRefOutXCorr[6]_58\(7 downto 6),
      S(0) => \RefAddress[5][11]_i_121_n_0\
    );
\RefAddress_reg[5][11]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_62_n_0\,
      CO(3) => \RefAddress_reg[5][11]_i_61_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_61_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_61_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_61_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[7]_59\(8),
      DI(2 downto 1) => B"00",
      DI(0) => \waveRefOutXCorr[7]_59\(5),
      O(3) => \RefAddress_reg[5][11]_i_61_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_61_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_61_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_61_n_7\,
      S(3) => \RefAddress[5][11]_i_122_n_0\,
      S(2 downto 1) => \waveRefOutXCorr[7]_59\(7 downto 6),
      S(0) => \RefAddress[5][11]_i_123_n_0\
    );
\RefAddress_reg[5][11]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[5][11]_i_62_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_62_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_62_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \waveRefOutXCorr[7]_59\(3 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[5][11]_i_62_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_62_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_62_n_6\,
      O(0) => \NLW_RefAddress_reg[5][11]_i_62_O_UNCONNECTED\(0),
      S(3) => \waveRefOutXCorr[7]_59\(4),
      S(2) => \RefAddress[5][11]_i_124_n_0\,
      S(1) => \RefAddress[5][11]_i_125_n_0\,
      S(0) => \waveRefOutXCorr[7]_59\(1)
    );
\RefAddress_reg[5][11]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_68_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[5][11]_i_63_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[5][11]_i_63_n_2\,
      CO(0) => \NLW_RefAddress_reg[5][11]_i_63_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_RefAddress_reg[5][11]_i_63_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[5][11]_i_63_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \waveRefOutXCorr[5]_57\(13)
    );
\RefAddress_reg[5][11]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_61_n_0\,
      CO(3) => \RefAddress_reg[5][11]_i_64_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_64_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_64_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_64_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \waveRefOutXCorr[7]_59\(11 downto 9),
      O(3) => \RefAddress_reg[5][11]_i_64_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_64_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_64_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_64_n_7\,
      S(3) => \waveRefOutXCorr[7]_59\(12),
      S(2) => \RefAddress[5][11]_i_126_n_0\,
      S(1) => \RefAddress[5][11]_i_127_n_0\,
      S(0) => \RefAddress[5][11]_i_128_n_0\
    );
\RefAddress_reg[5][11]_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_55_n_0\,
      CO(3) => \RefAddress_reg[5][11]_i_65_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_65_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_65_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_65_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \waveRefOutXCorr[4]_56\(11 downto 9),
      O(3) => \RefAddress_reg[5][11]_i_65_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_65_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_65_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_65_n_7\,
      S(3) => \waveRefOutXCorr[4]_56\(12),
      S(2) => \RefAddress[5][11]_i_129_n_0\,
      S(1) => \RefAddress[5][11]_i_130_n_0\,
      S(0) => \RefAddress[5][11]_i_131_n_0\
    );
\RefAddress_reg[5][11]_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[5][11]_i_66_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_66_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_66_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_66_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \waveRefOutXCorr[4]_56\(3 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[5][11]_i_66_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_66_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_66_n_6\,
      O(0) => \NLW_RefAddress_reg[5][11]_i_66_O_UNCONNECTED\(0),
      S(3) => \waveRefOutXCorr[4]_56\(4),
      S(2) => \RefAddress[5][11]_i_132_n_0\,
      S(1) => \RefAddress[5][11]_i_133_n_0\,
      S(0) => \waveRefOutXCorr[4]_56\(1)
    );
\RefAddress_reg[5][11]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_59_n_0\,
      CO(3) => \RefAddress_reg[5][11]_i_68_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_68_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_68_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_68_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \waveRefOutXCorr[5]_57\(11 downto 9),
      O(3) => \RefAddress_reg[5][11]_i_68_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_68_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_68_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_68_n_7\,
      S(3) => \waveRefOutXCorr[5]_57\(12),
      S(2) => \RefAddress[5][11]_i_134_n_0\,
      S(1) => \RefAddress[5][11]_i_135_n_0\,
      S(0) => \RefAddress[5][11]_i_136_n_0\
    );
\RefAddress_reg[5][11]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[5][11]_i_71_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_71_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_71_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_71_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \waveRefOutXCorr[5]_57\(3 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[5][11]_i_71_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_71_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_71_n_6\,
      O(0) => \NLW_RefAddress_reg[5][11]_i_71_O_UNCONNECTED\(0),
      S(3) => \waveRefOutXCorr[5]_57\(4),
      S(2) => \RefAddress[5][11]_i_137_n_0\,
      S(1) => \RefAddress[5][11]_i_138_n_0\,
      S(0) => \waveRefOutXCorr[5]_57\(1)
    );
\RefAddress_reg[5][11]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_64_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[5][11]_i_73_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[5][11]_i_73_n_2\,
      CO(0) => \NLW_RefAddress_reg[5][11]_i_73_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_RefAddress_reg[5][11]_i_73_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[5][11]_i_73_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \waveRefOutXCorr[7]_59\(13)
    );
\RefAddress_reg[5][11]_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_56_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[5][11]_i_75_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[5][11]_i_75_n_2\,
      CO(0) => \NLW_RefAddress_reg[5][11]_i_75_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_RefAddress_reg[5][11]_i_75_O_UNCONNECTED\(3 downto 1),
      O(0) => \RefAddress_reg[5][11]_i_75_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \waveRefOutXCorr[6]_58\(13)
    );
\RefAddress_reg[5][11]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_83_n_0\,
      CO(3) => \RefAddress_reg[5][11]_i_77_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_77_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_77_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_77_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[1]_53\(8),
      DI(2 downto 1) => B"00",
      DI(0) => \waveRefOutXCorr[1]_53\(5),
      O(3) => \RefAddress_reg[5][11]_i_77_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_77_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_77_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_77_n_7\,
      S(3) => \RefAddress[5][11]_i_139_n_0\,
      S(2 downto 1) => \waveRefOutXCorr[1]_53\(7 downto 6),
      S(0) => \RefAddress[5][11]_i_140_n_0\
    );
\RefAddress_reg[5][11]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[5][11]_i_83_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_83_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_83_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_83_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \waveRefOutXCorr[1]_53\(3 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[5][11]_i_83_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_83_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_83_n_6\,
      O(0) => \NLW_RefAddress_reg[5][11]_i_83_O_UNCONNECTED\(0),
      S(3) => \waveRefOutXCorr[1]_53\(4),
      S(2) => \RefAddress[5][11]_i_141_n_0\,
      S(1) => \RefAddress[5][11]_i_142_n_0\,
      S(0) => \waveRefOutXCorr[1]_53\(1)
    );
\RefAddress_reg[5][11]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[5][11]_i_84_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_84_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_84_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[1]_53\(4 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[5][11]_i_84_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_84_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_84_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_84_n_7\,
      S(3) => \RefAddress[5][11]_i_143_n_0\,
      S(2) => \RefAddress[5][11]_i_144_n_0\,
      S(1) => \RefAddress[5][11]_i_145_n_0\,
      S(0) => \waveRefOutXCorr[1]_53\(1)
    );
\RefAddress_reg[5][11]_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[5][11]_i_86_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_86_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_86_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_86_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \waveRefOutXCorr[2]_54\(3 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[5][11]_i_86_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_86_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_86_n_6\,
      O(0) => \NLW_RefAddress_reg[5][11]_i_86_O_UNCONNECTED\(0),
      S(3) => \waveRefOutXCorr[2]_54\(4),
      S(2) => \RefAddress[5][11]_i_146_n_0\,
      S(1) => \RefAddress[5][11]_i_147_n_0\,
      S(0) => \waveRefOutXCorr[2]_54\(1)
    );
\RefAddress_reg[5][11]_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_86_n_0\,
      CO(3) => \RefAddress_reg[5][11]_i_87_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_87_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_87_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_87_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[2]_54\(8),
      DI(2 downto 1) => B"00",
      DI(0) => \waveRefOutXCorr[2]_54\(5),
      O(3) => \RefAddress_reg[5][11]_i_87_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_87_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_87_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_87_n_7\,
      S(3) => \RefAddress[5][11]_i_148_n_0\,
      S(2 downto 1) => \waveRefOutXCorr[2]_54\(7 downto 6),
      S(0) => \RefAddress[5][11]_i_149_n_0\
    );
\RefAddress_reg[5][11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][8]_i_2_n_0\,
      CO(3 downto 2) => \NLW_RefAddress_reg[5][11]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RefAddress_reg[5][11]_i_9_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \waveRefOutXCorr[0]_52\(10 downto 9),
      O(3) => \NLW_RefAddress_reg[5][11]_i_9_O_UNCONNECTED\(3),
      O(2) => \RefAddress_reg[5][11]_i_9_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_9_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_9_n_7\,
      S(3) => '0',
      S(2) => \RefAddress[5][11]_i_39_n_0\,
      S(1) => \RefAddress[5][11]_i_40_n_0\,
      S(0) => \RefAddress[5][11]_i_41_n_0\
    );
\RefAddress_reg[5][11]_i_94\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][11]_i_99_n_0\,
      CO(3) => \RefAddress_reg[5][11]_i_94_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_94_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_94_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_94_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[0]_52\(8),
      DI(2 downto 1) => B"00",
      DI(0) => \waveRefOutXCorr[0]_52\(5),
      O(3) => \RefAddress_reg[5][11]_i_94_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_94_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_94_n_6\,
      O(0) => \RefAddress_reg[5][11]_i_94_n_7\,
      S(3) => \RefAddress[5][11]_i_150_n_0\,
      S(2 downto 1) => \waveRefOutXCorr[0]_52\(7 downto 6),
      S(0) => \RefAddress[5][11]_i_151_n_0\
    );
\RefAddress_reg[5][11]_i_99\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[5][11]_i_99_n_0\,
      CO(2) => \RefAddress_reg[5][11]_i_99_n_1\,
      CO(1) => \RefAddress_reg[5][11]_i_99_n_2\,
      CO(0) => \RefAddress_reg[5][11]_i_99_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \waveRefOutXCorr[0]_52\(3 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[5][11]_i_99_n_4\,
      O(2) => \RefAddress_reg[5][11]_i_99_n_5\,
      O(1) => \RefAddress_reg[5][11]_i_99_n_6\,
      O(0) => \NLW_RefAddress_reg[5][11]_i_99_O_UNCONNECTED\(0),
      S(3) => \waveRefOutXCorr[0]_52\(4),
      S(2) => \RefAddress[5][11]_i_152_n_0\,
      S(1) => \RefAddress[5][11]_i_153_n_0\,
      S(0) => \waveRefOutXCorr[0]_52\(1)
    );
\RefAddress_reg[5][1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[5][1]_i_3_n_0\,
      CO(2) => \RefAddress_reg[5][1]_i_3_n_1\,
      CO(1) => \RefAddress_reg[5][1]_i_3_n_2\,
      CO(0) => \RefAddress_reg[5][1]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \waveRefOutXCorr[3]_55\(4 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[5][1]_i_3_n_4\,
      O(2) => \RefAddress_reg[5][1]_i_3_n_5\,
      O(1) => \RefAddress_reg[5][1]_i_3_n_6\,
      O(0) => \RefAddress_reg[5][1]_i_3_n_7\,
      S(3) => \RefAddress[5][1]_i_4_n_0\,
      S(2) => \RefAddress[5][1]_i_5_n_0\,
      S(1) => \RefAddress[5][1]_i_6_n_0\,
      S(0) => \waveRefOutXCorr[3]_55\(1)
    );
\RefAddress_reg[5][4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[5][4]_i_10_n_0\,
      CO(2) => \RefAddress_reg[5][4]_i_10_n_1\,
      CO(1) => \RefAddress_reg[5][4]_i_10_n_2\,
      CO(0) => \RefAddress_reg[5][4]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \waveRefOutXCorr[2]_54\(3 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[5][4]_i_10_n_4\,
      O(2) => \RefAddress_reg[5][4]_i_10_n_5\,
      O(1) => \RefAddress_reg[5][4]_i_10_n_6\,
      O(0) => \NLW_RefAddress_reg[5][4]_i_10_O_UNCONNECTED\(0),
      S(3) => \waveRefOutXCorr[2]_54\(4),
      S(2) => \RefAddress[5][4]_i_13_n_0\,
      S(1) => \RefAddress[5][4]_i_14_n_0\,
      S(0) => \waveRefOutXCorr[2]_54\(1)
    );
\RefAddress_reg[5][4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[5][4]_i_2_n_0\,
      CO(2) => \RefAddress_reg[5][4]_i_2_n_1\,
      CO(1) => \RefAddress_reg[5][4]_i_2_n_2\,
      CO(0) => \RefAddress_reg[5][4]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \waveRefOutXCorr[0]_52\(3 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[5][4]_i_2_n_4\,
      O(2) => \RefAddress_reg[5][4]_i_2_n_5\,
      O(1) => \RefAddress_reg[5][4]_i_2_n_6\,
      O(0) => \NLW_RefAddress_reg[5][4]_i_2_O_UNCONNECTED\(0),
      S(3) => \waveRefOutXCorr[0]_52\(4),
      S(2) => \RefAddress[5][4]_i_5_n_0\,
      S(1) => \RefAddress[5][4]_i_6_n_0\,
      S(0) => \waveRefOutXCorr[0]_52\(1)
    );
\RefAddress_reg[5][4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[5][4]_i_3_n_0\,
      CO(2) => \RefAddress_reg[5][4]_i_3_n_1\,
      CO(1) => \RefAddress_reg[5][4]_i_3_n_2\,
      CO(0) => \RefAddress_reg[5][4]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \waveRefOutXCorr[1]_53\(3 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[5][4]_i_3_n_4\,
      O(2) => \RefAddress_reg[5][4]_i_3_n_5\,
      O(1) => \RefAddress_reg[5][4]_i_3_n_6\,
      O(0) => \NLW_RefAddress_reg[5][4]_i_3_O_UNCONNECTED\(0),
      S(3) => \waveRefOutXCorr[1]_53\(4),
      S(2) => \RefAddress[5][4]_i_7_n_0\,
      S(1) => \RefAddress[5][4]_i_8_n_0\,
      S(0) => \waveRefOutXCorr[1]_53\(1)
    );
\RefAddress_reg[5][4]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[5][4]_i_9_n_0\,
      CO(2) => \RefAddress_reg[5][4]_i_9_n_1\,
      CO(1) => \RefAddress_reg[5][4]_i_9_n_2\,
      CO(0) => \RefAddress_reg[5][4]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \waveRefOutXCorr[3]_55\(3 downto 2),
      DI(0) => '0',
      O(3) => \RefAddress_reg[5][4]_i_9_n_4\,
      O(2) => \RefAddress_reg[5][4]_i_9_n_5\,
      O(1) => \RefAddress_reg[5][4]_i_9_n_6\,
      O(0) => \NLW_RefAddress_reg[5][4]_i_9_O_UNCONNECTED\(0),
      S(3) => \waveRefOutXCorr[3]_55\(4),
      S(2) => \RefAddress[5][4]_i_11_n_0\,
      S(1) => \RefAddress[5][4]_i_12_n_0\,
      S(0) => \waveRefOutXCorr[3]_55\(1)
    );
\RefAddress_reg[5][8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][4]_i_10_n_0\,
      CO(3) => \RefAddress_reg[5][8]_i_10_n_0\,
      CO(2) => \RefAddress_reg[5][8]_i_10_n_1\,
      CO(1) => \RefAddress_reg[5][8]_i_10_n_2\,
      CO(0) => \RefAddress_reg[5][8]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[2]_54\(8),
      DI(2 downto 1) => B"00",
      DI(0) => \waveRefOutXCorr[2]_54\(5),
      O(3) => \RefAddress_reg[5][8]_i_10_n_4\,
      O(2) => \RefAddress_reg[5][8]_i_10_n_5\,
      O(1) => \RefAddress_reg[5][8]_i_10_n_6\,
      O(0) => \RefAddress_reg[5][8]_i_10_n_7\,
      S(3) => \RefAddress[5][8]_i_13_n_0\,
      S(2 downto 1) => \waveRefOutXCorr[2]_54\(7 downto 6),
      S(0) => \RefAddress[5][8]_i_14_n_0\
    );
\RefAddress_reg[5][8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][4]_i_2_n_0\,
      CO(3) => \RefAddress_reg[5][8]_i_2_n_0\,
      CO(2) => \RefAddress_reg[5][8]_i_2_n_1\,
      CO(1) => \RefAddress_reg[5][8]_i_2_n_2\,
      CO(0) => \RefAddress_reg[5][8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[0]_52\(8),
      DI(2 downto 1) => B"00",
      DI(0) => \waveRefOutXCorr[0]_52\(5),
      O(3) => \RefAddress_reg[5][8]_i_2_n_4\,
      O(2) => \RefAddress_reg[5][8]_i_2_n_5\,
      O(1) => \RefAddress_reg[5][8]_i_2_n_6\,
      O(0) => \RefAddress_reg[5][8]_i_2_n_7\,
      S(3) => \RefAddress[5][8]_i_5_n_0\,
      S(2 downto 1) => \waveRefOutXCorr[0]_52\(7 downto 6),
      S(0) => \RefAddress[5][8]_i_6_n_0\
    );
\RefAddress_reg[5][8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][4]_i_3_n_0\,
      CO(3) => \RefAddress_reg[5][8]_i_3_n_0\,
      CO(2) => \RefAddress_reg[5][8]_i_3_n_1\,
      CO(1) => \RefAddress_reg[5][8]_i_3_n_2\,
      CO(0) => \RefAddress_reg[5][8]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[1]_53\(8),
      DI(2 downto 1) => B"00",
      DI(0) => \waveRefOutXCorr[1]_53\(5),
      O(3) => \RefAddress_reg[5][8]_i_3_n_4\,
      O(2) => \RefAddress_reg[5][8]_i_3_n_5\,
      O(1) => \RefAddress_reg[5][8]_i_3_n_6\,
      O(0) => \RefAddress_reg[5][8]_i_3_n_7\,
      S(3) => \RefAddress[5][8]_i_7_n_0\,
      S(2 downto 1) => \waveRefOutXCorr[1]_53\(7 downto 6),
      S(0) => \RefAddress[5][8]_i_8_n_0\
    );
\RefAddress_reg[5][8]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[5][4]_i_9_n_0\,
      CO(3) => \RefAddress_reg[5][8]_i_9_n_0\,
      CO(2) => \RefAddress_reg[5][8]_i_9_n_1\,
      CO(1) => \RefAddress_reg[5][8]_i_9_n_2\,
      CO(0) => \RefAddress_reg[5][8]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[3]_55\(8),
      DI(2 downto 1) => B"00",
      DI(0) => \waveRefOutXCorr[3]_55\(5),
      O(3) => \RefAddress_reg[5][8]_i_9_n_4\,
      O(2) => \RefAddress_reg[5][8]_i_9_n_5\,
      O(1) => \RefAddress_reg[5][8]_i_9_n_6\,
      O(0) => \RefAddress_reg[5][8]_i_9_n_7\,
      S(3) => \RefAddress[5][8]_i_11_n_0\,
      S(2 downto 1) => \waveRefOutXCorr[3]_55\(7 downto 6),
      S(0) => \RefAddress[5][8]_i_12_n_0\
    );
\RefAddress_reg[6][11]_i_104\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_62_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[6][11]_i_104_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[6][11]_i_104_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RefAddress_reg[6][11]_i_104_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\RefAddress_reg[6][11]_i_108\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_68_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[6][11]_i_108_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[6][11]_i_108_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RefAddress_reg[6][11]_i_108_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\RefAddress_reg[6][11]_i_109\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_52_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[6][11]_i_109_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[6][11]_i_109_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RefAddress_reg[6][11]_i_109_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\RefAddress_reg[6][11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][9]_i_3_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[6][11]_i_11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[6][11]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[1]_53\(10),
      O(3 downto 2) => \NLW_RefAddress_reg[6][11]_i_11_O_UNCONNECTED\(3 downto 2),
      O(1) => \RefAddress_reg[6][11]_i_11_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_11_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \waveRefOutXCorr[1]_53\(11),
      S(0) => \RefAddress[6][11]_i_45_n_0\
    );
\RefAddress_reg[6][11]_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[6][11]_i_112_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_112_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_112_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_112_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[1]_53\(5),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[1]_53\(3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[6][11]_i_112_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_112_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_112_n_6\,
      O(0) => \NLW_RefAddress_reg[6][11]_i_112_O_UNCONNECTED\(0),
      S(3) => \RefAddress[6][11]_i_121_n_0\,
      S(2) => \waveRefOutXCorr[1]_53\(4),
      S(1) => \RefAddress[6][11]_i_122_n_0\,
      S(0) => \waveRefOutXCorr[1]_53\(2)
    );
\RefAddress_reg[6][11]_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[6][11]_i_115_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_115_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_115_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_115_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[0]_52\(5),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[0]_52\(3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[6][11]_i_115_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_115_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_115_n_6\,
      O(0) => \NLW_RefAddress_reg[6][11]_i_115_O_UNCONNECTED\(0),
      S(3) => \RefAddress[6][11]_i_123_n_0\,
      S(2) => \waveRefOutXCorr[0]_52\(4),
      S(1) => \RefAddress[6][11]_i_124_n_0\,
      S(0) => \waveRefOutXCorr[0]_52\(2)
    );
\RefAddress_reg[6][11]_i_118\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[6][11]_i_118_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_118_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_118_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_118_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[2]_54\(5),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[2]_54\(3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[6][11]_i_118_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_118_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_118_n_6\,
      O(0) => \NLW_RefAddress_reg[6][11]_i_118_O_UNCONNECTED\(0),
      S(3) => \RefAddress[6][11]_i_125_n_0\,
      S(2) => \waveRefOutXCorr[2]_54\(4),
      S(1) => \RefAddress[6][11]_i_126_n_0\,
      S(0) => \waveRefOutXCorr[2]_54\(2)
    );
\RefAddress_reg[6][11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][9]_i_4_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[6][11]_i_13_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[6][11]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[0]_52\(10),
      O(3 downto 2) => \NLW_RefAddress_reg[6][11]_i_13_O_UNCONNECTED\(3 downto 2),
      O(1) => \RefAddress_reg[6][11]_i_13_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_13_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \waveRefOutXCorr[0]_52\(11),
      S(0) => \RefAddress[6][11]_i_48_n_0\
    );
\RefAddress_reg[6][11]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_22_n_0\,
      CO(3) => \RefAddress_reg[6][11]_i_15_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_15_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_15_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[3]_55\(10),
      O(3) => \RefAddress_reg[6][11]_i_15_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_15_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_15_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_15_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[3]_55\(13 downto 11),
      S(0) => \RefAddress[6][11]_i_50_n_0\
    );
\RefAddress_reg[6][11]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_15_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[6][11]_i_16_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[6][11]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RefAddress_reg[6][11]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\RefAddress_reg[6][11]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_53_n_0\,
      CO(3) => \RefAddress_reg[6][11]_i_18_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_18_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_18_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[6]_58\(8),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[6]_58\(6),
      O(3) => \RefAddress_reg[6][11]_i_18_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_18_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_18_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_18_n_7\,
      S(3) => \waveRefOutXCorr[6]_58\(9),
      S(2) => \RefAddress[6][11]_i_54_n_0\,
      S(1) => \waveRefOutXCorr[6]_58\(7),
      S(0) => \RefAddress[6][11]_i_55_n_0\
    );
\RefAddress_reg[6][11]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[6][11]_i_19_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_19_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_19_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[7]_59\(5),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[7]_59\(3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[6][11]_i_19_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_19_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_19_n_6\,
      O(0) => \NLW_RefAddress_reg[6][11]_i_19_O_UNCONNECTED\(0),
      S(3) => \RefAddress[6][11]_i_56_n_0\,
      S(2) => \waveRefOutXCorr[7]_59\(4),
      S(1) => \RefAddress[6][11]_i_57_n_0\,
      S(0) => \waveRefOutXCorr[7]_59\(2)
    );
\RefAddress_reg[6][11]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[6][11]_i_20_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_20_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_20_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[5]_57\(5),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[5]_57\(3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[6][11]_i_20_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_20_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_20_n_6\,
      O(0) => \NLW_RefAddress_reg[6][11]_i_20_O_UNCONNECTED\(0),
      S(3) => \RefAddress[6][11]_i_58_n_0\,
      S(2) => \waveRefOutXCorr[5]_57\(4),
      S(1) => \RefAddress[6][11]_i_59_n_0\,
      S(0) => \waveRefOutXCorr[5]_57\(2)
    );
\RefAddress_reg[6][11]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_23_n_0\,
      CO(3) => \RefAddress_reg[6][11]_i_22_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_22_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_22_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[3]_55\(8),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[3]_55\(6),
      O(3) => \RefAddress_reg[6][11]_i_22_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_22_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_22_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_22_n_7\,
      S(3) => \waveRefOutXCorr[3]_55\(9),
      S(2) => \RefAddress[6][11]_i_64_n_0\,
      S(1) => \waveRefOutXCorr[3]_55\(7),
      S(0) => \RefAddress[6][11]_i_65_n_0\
    );
\RefAddress_reg[6][11]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[6][11]_i_23_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_23_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_23_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[3]_55\(5),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[3]_55\(3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[6][11]_i_23_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_23_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_23_n_6\,
      O(0) => \NLW_RefAddress_reg[6][11]_i_23_O_UNCONNECTED\(0),
      S(3) => \RefAddress[6][11]_i_66_n_0\,
      S(2) => \waveRefOutXCorr[3]_55\(4),
      S(1) => \RefAddress[6][11]_i_67_n_0\,
      S(0) => \waveRefOutXCorr[3]_55\(2)
    );
\RefAddress_reg[6][11]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_79_n_0\,
      CO(3) => \RefAddress_reg[6][11]_i_31_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_31_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_31_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[1]_53\(10),
      O(3) => \RefAddress_reg[6][11]_i_31_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_31_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_31_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_31_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[1]_53\(13 downto 11),
      S(0) => \RefAddress[6][11]_i_80_n_0\
    );
\RefAddress_reg[6][11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_85_n_0\,
      CO(3) => \RefAddress_reg[6][11]_i_35_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_35_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_35_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[0]_52\(10),
      O(3) => \RefAddress_reg[6][11]_i_35_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_35_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_35_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_35_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[0]_52\(13 downto 11),
      S(0) => \RefAddress[6][11]_i_87_n_0\
    );
\RefAddress_reg[6][11]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_89_n_0\,
      CO(3) => \RefAddress_reg[6][11]_i_37_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_37_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_37_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[2]_54\(10),
      O(3) => \RefAddress_reg[6][11]_i_37_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_37_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_37_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_37_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[2]_54\(13 downto 11),
      S(0) => \RefAddress[6][11]_i_90_n_0\
    );
\RefAddress_reg[6][11]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_37_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[6][11]_i_39_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[6][11]_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RefAddress_reg[6][11]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\RefAddress_reg[6][11]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][9]_i_5_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[6][11]_i_40_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[6][11]_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[3]_55\(10),
      O(3 downto 2) => \NLW_RefAddress_reg[6][11]_i_40_O_UNCONNECTED\(3 downto 2),
      O(1) => \RefAddress_reg[6][11]_i_40_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_40_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \waveRefOutXCorr[3]_55\(11),
      S(0) => \RefAddress[6][11]_i_92_n_0\
    );
\RefAddress_reg[6][11]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][9]_i_6_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[6][11]_i_42_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[6][11]_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[2]_54\(10),
      O(3 downto 2) => \NLW_RefAddress_reg[6][11]_i_42_O_UNCONNECTED\(3 downto 2),
      O(1) => \RefAddress_reg[6][11]_i_42_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_42_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \waveRefOutXCorr[2]_54\(11),
      S(0) => \RefAddress[6][11]_i_94_n_0\
    );
\RefAddress_reg[6][11]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_31_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[6][11]_i_44_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[6][11]_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RefAddress_reg[6][11]_i_44_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\RefAddress_reg[6][11]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_35_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[6][11]_i_47_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[6][11]_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RefAddress_reg[6][11]_i_47_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\RefAddress_reg[6][11]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_69_n_0\,
      CO(3) => \RefAddress_reg[6][11]_i_51_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_51_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_51_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_51_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[4]_56\(8),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[4]_56\(6),
      O(3) => \RefAddress_reg[6][11]_i_51_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_51_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_51_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_51_n_7\,
      S(3) => \waveRefOutXCorr[4]_56\(9),
      S(2) => \RefAddress[6][11]_i_95_n_0\,
      S(1) => \waveRefOutXCorr[4]_56\(7),
      S(0) => \RefAddress[6][11]_i_96_n_0\
    );
\RefAddress_reg[6][11]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_61_n_0\,
      CO(3) => \RefAddress_reg[6][11]_i_52_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_52_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_52_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_52_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[5]_57\(10),
      O(3) => \RefAddress_reg[6][11]_i_52_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_52_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_52_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_52_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[5]_57\(13 downto 11),
      S(0) => \RefAddress[6][11]_i_97_n_0\
    );
\RefAddress_reg[6][11]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[6][11]_i_53_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_53_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_53_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[6]_58\(5),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[6]_58\(3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[6][11]_i_53_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_53_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_53_n_6\,
      O(0) => \NLW_RefAddress_reg[6][11]_i_53_O_UNCONNECTED\(0),
      S(3) => \RefAddress[6][11]_i_98_n_0\,
      S(2) => \waveRefOutXCorr[6]_58\(4),
      S(1) => \RefAddress[6][11]_i_99_n_0\,
      S(0) => \waveRefOutXCorr[6]_58\(2)
    );
\RefAddress_reg[6][11]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_76_n_0\,
      CO(3) => \RefAddress_reg[6][11]_i_60_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_60_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_60_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_60_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[7]_59\(10),
      O(3) => \RefAddress_reg[6][11]_i_60_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_60_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_60_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_60_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[7]_59\(13 downto 11),
      S(0) => \RefAddress[6][11]_i_100_n_0\
    );
\RefAddress_reg[6][11]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_20_n_0\,
      CO(3) => \RefAddress_reg[6][11]_i_61_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_61_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_61_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_61_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[5]_57\(8),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[5]_57\(6),
      O(3) => \RefAddress_reg[6][11]_i_61_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_61_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_61_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_61_n_7\,
      S(3) => \waveRefOutXCorr[5]_57\(9),
      S(2) => \RefAddress[6][11]_i_101_n_0\,
      S(1) => \waveRefOutXCorr[5]_57\(7),
      S(0) => \RefAddress[6][11]_i_102_n_0\
    );
\RefAddress_reg[6][11]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_18_n_0\,
      CO(3) => \RefAddress_reg[6][11]_i_62_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_62_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_62_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_62_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[6]_58\(10),
      O(3) => \RefAddress_reg[6][11]_i_62_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_62_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_62_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_62_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[6]_58\(13 downto 11),
      S(0) => \RefAddress[6][11]_i_103_n_0\
    );
\RefAddress_reg[6][11]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_51_n_0\,
      CO(3) => \RefAddress_reg[6][11]_i_68_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_68_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_68_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_68_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefOutXCorr[4]_56\(10),
      O(3) => \RefAddress_reg[6][11]_i_68_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_68_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_68_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_68_n_7\,
      S(3 downto 1) => \waveRefOutXCorr[4]_56\(13 downto 11),
      S(0) => \RefAddress[6][11]_i_105_n_0\
    );
\RefAddress_reg[6][11]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[6][11]_i_69_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_69_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_69_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[4]_56\(5),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[4]_56\(3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[6][11]_i_69_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_69_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_69_n_6\,
      O(0) => \NLW_RefAddress_reg[6][11]_i_69_O_UNCONNECTED\(0),
      S(3) => \RefAddress[6][11]_i_106_n_0\,
      S(2) => \waveRefOutXCorr[4]_56\(4),
      S(1) => \RefAddress[6][11]_i_107_n_0\,
      S(0) => \waveRefOutXCorr[4]_56\(2)
    );
\RefAddress_reg[6][11]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_60_n_0\,
      CO(3 downto 1) => \NLW_RefAddress_reg[6][11]_i_72_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \RefAddress_reg[6][11]_i_72_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RefAddress_reg[6][11]_i_72_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\RefAddress_reg[6][11]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_19_n_0\,
      CO(3) => \RefAddress_reg[6][11]_i_76_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_76_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_76_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_76_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[7]_59\(8),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[7]_59\(6),
      O(3) => \RefAddress_reg[6][11]_i_76_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_76_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_76_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_76_n_7\,
      S(3) => \waveRefOutXCorr[7]_59\(9),
      S(2) => \RefAddress[6][11]_i_110_n_0\,
      S(1) => \waveRefOutXCorr[7]_59\(7),
      S(0) => \RefAddress[6][11]_i_111_n_0\
    );
\RefAddress_reg[6][11]_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_112_n_0\,
      CO(3) => \RefAddress_reg[6][11]_i_79_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_79_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_79_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_79_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[1]_53\(8),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[1]_53\(6),
      O(3) => \RefAddress_reg[6][11]_i_79_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_79_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_79_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_79_n_7\,
      S(3) => \waveRefOutXCorr[1]_53\(9),
      S(2) => \RefAddress[6][11]_i_113_n_0\,
      S(1) => \waveRefOutXCorr[1]_53\(7),
      S(0) => \RefAddress[6][11]_i_114_n_0\
    );
\RefAddress_reg[6][11]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_115_n_0\,
      CO(3) => \RefAddress_reg[6][11]_i_85_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_85_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_85_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_85_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[0]_52\(8),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[0]_52\(6),
      O(3) => \RefAddress_reg[6][11]_i_85_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_85_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_85_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_85_n_7\,
      S(3) => \waveRefOutXCorr[0]_52\(9),
      S(2) => \RefAddress[6][11]_i_116_n_0\,
      S(1) => \waveRefOutXCorr[0]_52\(7),
      S(0) => \RefAddress[6][11]_i_117_n_0\
    );
\RefAddress_reg[6][11]_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][11]_i_118_n_0\,
      CO(3) => \RefAddress_reg[6][11]_i_89_n_0\,
      CO(2) => \RefAddress_reg[6][11]_i_89_n_1\,
      CO(1) => \RefAddress_reg[6][11]_i_89_n_2\,
      CO(0) => \RefAddress_reg[6][11]_i_89_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[2]_54\(8),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[2]_54\(6),
      O(3) => \RefAddress_reg[6][11]_i_89_n_4\,
      O(2) => \RefAddress_reg[6][11]_i_89_n_5\,
      O(1) => \RefAddress_reg[6][11]_i_89_n_6\,
      O(0) => \RefAddress_reg[6][11]_i_89_n_7\,
      S(3) => \waveRefOutXCorr[2]_54\(9),
      S(2) => \RefAddress[6][11]_i_119_n_0\,
      S(1) => \waveRefOutXCorr[2]_54\(7),
      S(0) => \RefAddress[6][11]_i_120_n_0\
    );
\RefAddress_reg[6][5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[6][5]_i_3_n_0\,
      CO(2) => \RefAddress_reg[6][5]_i_3_n_1\,
      CO(1) => \RefAddress_reg[6][5]_i_3_n_2\,
      CO(0) => \RefAddress_reg[6][5]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[1]_53\(5),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[1]_53\(3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[6][5]_i_3_n_4\,
      O(2) => \RefAddress_reg[6][5]_i_3_n_5\,
      O(1) => \RefAddress_reg[6][5]_i_3_n_6\,
      O(0) => \NLW_RefAddress_reg[6][5]_i_3_O_UNCONNECTED\(0),
      S(3) => \RefAddress[6][5]_i_7_n_0\,
      S(2) => \waveRefOutXCorr[1]_53\(4),
      S(1) => \RefAddress[6][5]_i_8_n_0\,
      S(0) => \waveRefOutXCorr[1]_53\(2)
    );
\RefAddress_reg[6][5]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[6][5]_i_4_n_0\,
      CO(2) => \RefAddress_reg[6][5]_i_4_n_1\,
      CO(1) => \RefAddress_reg[6][5]_i_4_n_2\,
      CO(0) => \RefAddress_reg[6][5]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[0]_52\(5),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[0]_52\(3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[6][5]_i_4_n_4\,
      O(2) => \RefAddress_reg[6][5]_i_4_n_5\,
      O(1) => \RefAddress_reg[6][5]_i_4_n_6\,
      O(0) => \NLW_RefAddress_reg[6][5]_i_4_O_UNCONNECTED\(0),
      S(3) => \RefAddress[6][5]_i_9_n_0\,
      S(2) => \waveRefOutXCorr[0]_52\(4),
      S(1) => \RefAddress[6][5]_i_10_n_0\,
      S(0) => \waveRefOutXCorr[0]_52\(2)
    );
\RefAddress_reg[6][5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[6][5]_i_5_n_0\,
      CO(2) => \RefAddress_reg[6][5]_i_5_n_1\,
      CO(1) => \RefAddress_reg[6][5]_i_5_n_2\,
      CO(0) => \RefAddress_reg[6][5]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[3]_55\(5),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[3]_55\(3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[6][5]_i_5_n_4\,
      O(2) => \RefAddress_reg[6][5]_i_5_n_5\,
      O(1) => \RefAddress_reg[6][5]_i_5_n_6\,
      O(0) => \NLW_RefAddress_reg[6][5]_i_5_O_UNCONNECTED\(0),
      S(3) => \RefAddress[6][5]_i_11_n_0\,
      S(2) => \waveRefOutXCorr[3]_55\(4),
      S(1) => \RefAddress[6][5]_i_12_n_0\,
      S(0) => \waveRefOutXCorr[3]_55\(2)
    );
\RefAddress_reg[6][5]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RefAddress_reg[6][5]_i_6_n_0\,
      CO(2) => \RefAddress_reg[6][5]_i_6_n_1\,
      CO(1) => \RefAddress_reg[6][5]_i_6_n_2\,
      CO(0) => \RefAddress_reg[6][5]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefOutXCorr[2]_54\(5),
      DI(2) => '0',
      DI(1) => \waveRefOutXCorr[2]_54\(3),
      DI(0) => '0',
      O(3) => \RefAddress_reg[6][5]_i_6_n_4\,
      O(2) => \RefAddress_reg[6][5]_i_6_n_5\,
      O(1) => \RefAddress_reg[6][5]_i_6_n_6\,
      O(0) => \NLW_RefAddress_reg[6][5]_i_6_O_UNCONNECTED\(0),
      S(3) => \RefAddress[6][5]_i_13_n_0\,
      S(2) => \waveRefOutXCorr[2]_54\(4),
      S(1) => \RefAddress[6][5]_i_14_n_0\,
      S(0) => \waveRefOutXCorr[2]_54\(2)
    );
\RefAddress_reg[6][9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][5]_i_3_n_0\,
      CO(3) => \RefAddress_reg[6][9]_i_3_n_0\,
      CO(2) => \RefAddress_reg[6][9]_i_3_n_1\,
      CO(1) => \RefAddress_reg[6][9]_i_3_n_2\,
      CO(0) => \RefAddress_reg[6][9]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[1]_53\(8),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[1]_53\(6),
      O(3) => \RefAddress_reg[6][9]_i_3_n_4\,
      O(2) => \RefAddress_reg[6][9]_i_3_n_5\,
      O(1) => \RefAddress_reg[6][9]_i_3_n_6\,
      O(0) => \RefAddress_reg[6][9]_i_3_n_7\,
      S(3) => \waveRefOutXCorr[1]_53\(9),
      S(2) => \RefAddress[6][9]_i_7_n_0\,
      S(1) => \waveRefOutXCorr[1]_53\(7),
      S(0) => \RefAddress[6][9]_i_8_n_0\
    );
\RefAddress_reg[6][9]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][5]_i_4_n_0\,
      CO(3) => \RefAddress_reg[6][9]_i_4_n_0\,
      CO(2) => \RefAddress_reg[6][9]_i_4_n_1\,
      CO(1) => \RefAddress_reg[6][9]_i_4_n_2\,
      CO(0) => \RefAddress_reg[6][9]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[0]_52\(8),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[0]_52\(6),
      O(3) => \RefAddress_reg[6][9]_i_4_n_4\,
      O(2) => \RefAddress_reg[6][9]_i_4_n_5\,
      O(1) => \RefAddress_reg[6][9]_i_4_n_6\,
      O(0) => \RefAddress_reg[6][9]_i_4_n_7\,
      S(3) => \waveRefOutXCorr[0]_52\(9),
      S(2) => \RefAddress[6][9]_i_9_n_0\,
      S(1) => \waveRefOutXCorr[0]_52\(7),
      S(0) => \RefAddress[6][9]_i_10_n_0\
    );
\RefAddress_reg[6][9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][5]_i_5_n_0\,
      CO(3) => \RefAddress_reg[6][9]_i_5_n_0\,
      CO(2) => \RefAddress_reg[6][9]_i_5_n_1\,
      CO(1) => \RefAddress_reg[6][9]_i_5_n_2\,
      CO(0) => \RefAddress_reg[6][9]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[3]_55\(8),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[3]_55\(6),
      O(3) => \RefAddress_reg[6][9]_i_5_n_4\,
      O(2) => \RefAddress_reg[6][9]_i_5_n_5\,
      O(1) => \RefAddress_reg[6][9]_i_5_n_6\,
      O(0) => \RefAddress_reg[6][9]_i_5_n_7\,
      S(3) => \waveRefOutXCorr[3]_55\(9),
      S(2) => \RefAddress[6][9]_i_11_n_0\,
      S(1) => \waveRefOutXCorr[3]_55\(7),
      S(0) => \RefAddress[6][9]_i_12_n_0\
    );
\RefAddress_reg[6][9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \RefAddress_reg[6][5]_i_6_n_0\,
      CO(3) => \RefAddress_reg[6][9]_i_6_n_0\,
      CO(2) => \RefAddress_reg[6][9]_i_6_n_1\,
      CO(1) => \RefAddress_reg[6][9]_i_6_n_2\,
      CO(0) => \RefAddress_reg[6][9]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \waveRefOutXCorr[2]_54\(8),
      DI(1) => '0',
      DI(0) => \waveRefOutXCorr[2]_54\(6),
      O(3) => \RefAddress_reg[6][9]_i_6_n_4\,
      O(2) => \RefAddress_reg[6][9]_i_6_n_5\,
      O(1) => \RefAddress_reg[6][9]_i_6_n_6\,
      O(0) => \RefAddress_reg[6][9]_i_6_n_7\,
      S(3) => \waveRefOutXCorr[2]_54\(9),
      S(2) => \RefAddress[6][9]_i_13_n_0\,
      S(1) => \waveRefOutXCorr[2]_54\(7),
      S(0) => \RefAddress[6][9]_i_14_n_0\
    );
count1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => count1_carry_n_0,
      CO(2) => count1_carry_n_1,
      CO(1) => count1_carry_n_2,
      CO(0) => count1_carry_n_3,
      CYINIT => count1_carry_i_1_n_0,
      DI(3) => count1_carry_i_2_n_0,
      DI(2) => '0',
      DI(1) => count1_carry_i_3_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_count1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => count1_carry_i_4_n_0,
      S(2) => count1_carry_i_5_n_0,
      S(1) => count1_carry_i_6_n_0,
      S(0) => count1_carry_i_7_n_0
    );
\count1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => count1_carry_n_0,
      CO(3) => \NLW_count1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => count1,
      CO(1) => \count1_carry__0_n_2\,
      CO(0) => \count1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \count1_carry__0_i_1_n_0\,
      DI(1) => '0',
      DI(0) => \count1_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_count1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \count1_carry__0_i_3_n_0\,
      S(1) => \count1_carry__0_i_4_n_0\,
      S(0) => \count1_carry__0_i_5_n_0\
    );
\count1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count\(15),
      I1 => \^count\(14),
      O => \count1_carry__0_i_1_n_0\
    );
\count1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^count\(11),
      I1 => \^count\(10),
      O => \count1_carry__0_i_2_n_0\
    );
\count1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count\(14),
      I1 => \^count\(15),
      O => \count1_carry__0_i_3_n_0\
    );
\count1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(13),
      I1 => \^count\(12),
      O => \count1_carry__0_i_4_n_0\
    );
\count1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(10),
      I1 => \^count\(11),
      O => \count1_carry__0_i_5_n_0\
    );
count1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(1),
      I1 => \^count\(0),
      O => count1_carry_i_1_n_0
    );
count1_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(9),
      O => count1_carry_i_2_n_0
    );
count1_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(5),
      O => count1_carry_i_3_n_0
    );
count1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count\(9),
      I1 => \^count\(8),
      O => count1_carry_i_4_n_0
    );
count1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(7),
      I1 => \^count\(6),
      O => count1_carry_i_5_n_0
    );
count1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count\(5),
      I1 => \^count\(4),
      O => count1_carry_i_6_n_0
    );
count1_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(3),
      I1 => \^count\(2),
      O => count1_carry_i_7_n_0
    );
\countMulti[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countMulti_reg(0),
      O => \countMulti[0]_i_2_n_0\
    );
\countMulti_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \countMulti_reg[0]_i_1_n_7\,
      Q => countMulti_reg(0),
      S => \xcorr[35]_i_1_n_0\
    );
\countMulti_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \countMulti_reg[0]_i_1_n_0\,
      CO(2) => \countMulti_reg[0]_i_1_n_1\,
      CO(1) => \countMulti_reg[0]_i_1_n_2\,
      CO(0) => \countMulti_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \countMulti_reg[0]_i_1_n_4\,
      O(2) => \countMulti_reg[0]_i_1_n_5\,
      O(1) => \countMulti_reg[0]_i_1_n_6\,
      O(0) => \countMulti_reg[0]_i_1_n_7\,
      S(3 downto 1) => countMulti_reg(3 downto 1),
      S(0) => \countMulti[0]_i_2_n_0\
    );
\countMulti_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \countMulti_reg[8]_i_1_n_5\,
      Q => countMulti_reg(10),
      R => \xcorr[35]_i_1_n_0\
    );
\countMulti_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \countMulti_reg[8]_i_1_n_4\,
      Q => countMulti_reg(11),
      R => \xcorr[35]_i_1_n_0\
    );
\countMulti_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \countMulti_reg[12]_i_1_n_7\,
      Q => \countMulti_reg__0\(12),
      R => \xcorr[35]_i_1_n_0\
    );
\countMulti_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countMulti_reg[8]_i_1_n_0\,
      CO(3) => \NLW_countMulti_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \countMulti_reg[12]_i_1_n_1\,
      CO(1) => \countMulti_reg[12]_i_1_n_2\,
      CO(0) => \countMulti_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countMulti_reg[12]_i_1_n_4\,
      O(2) => \countMulti_reg[12]_i_1_n_5\,
      O(1) => \countMulti_reg[12]_i_1_n_6\,
      O(0) => \countMulti_reg[12]_i_1_n_7\,
      S(3 downto 0) => \countMulti_reg__0\(15 downto 12)
    );
\countMulti_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \countMulti_reg[12]_i_1_n_6\,
      Q => \countMulti_reg__0\(13),
      R => \xcorr[35]_i_1_n_0\
    );
\countMulti_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \countMulti_reg[12]_i_1_n_5\,
      Q => \countMulti_reg__0\(14),
      R => \xcorr[35]_i_1_n_0\
    );
\countMulti_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \countMulti_reg[12]_i_1_n_4\,
      Q => \countMulti_reg__0\(15),
      R => \xcorr[35]_i_1_n_0\
    );
\countMulti_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \countMulti_reg[0]_i_1_n_6\,
      Q => countMulti_reg(1),
      R => \xcorr[35]_i_1_n_0\
    );
\countMulti_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \countMulti_reg[0]_i_1_n_5\,
      Q => countMulti_reg(2),
      R => \xcorr[35]_i_1_n_0\
    );
\countMulti_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \countMulti_reg[0]_i_1_n_4\,
      Q => countMulti_reg(3),
      R => \xcorr[35]_i_1_n_0\
    );
\countMulti_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \countMulti_reg[4]_i_1_n_7\,
      Q => countMulti_reg(4),
      R => \xcorr[35]_i_1_n_0\
    );
\countMulti_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countMulti_reg[0]_i_1_n_0\,
      CO(3) => \countMulti_reg[4]_i_1_n_0\,
      CO(2) => \countMulti_reg[4]_i_1_n_1\,
      CO(1) => \countMulti_reg[4]_i_1_n_2\,
      CO(0) => \countMulti_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countMulti_reg[4]_i_1_n_4\,
      O(2) => \countMulti_reg[4]_i_1_n_5\,
      O(1) => \countMulti_reg[4]_i_1_n_6\,
      O(0) => \countMulti_reg[4]_i_1_n_7\,
      S(3 downto 0) => countMulti_reg(7 downto 4)
    );
\countMulti_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \countMulti_reg[4]_i_1_n_6\,
      Q => countMulti_reg(5),
      R => \xcorr[35]_i_1_n_0\
    );
\countMulti_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \countMulti_reg[4]_i_1_n_5\,
      Q => countMulti_reg(6),
      R => \xcorr[35]_i_1_n_0\
    );
\countMulti_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \countMulti_reg[4]_i_1_n_4\,
      Q => countMulti_reg(7),
      R => \xcorr[35]_i_1_n_0\
    );
\countMulti_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \countMulti_reg[8]_i_1_n_7\,
      Q => countMulti_reg(8),
      R => \xcorr[35]_i_1_n_0\
    );
\countMulti_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countMulti_reg[4]_i_1_n_0\,
      CO(3) => \countMulti_reg[8]_i_1_n_0\,
      CO(2) => \countMulti_reg[8]_i_1_n_1\,
      CO(1) => \countMulti_reg[8]_i_1_n_2\,
      CO(0) => \countMulti_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countMulti_reg[8]_i_1_n_4\,
      O(2) => \countMulti_reg[8]_i_1_n_5\,
      O(1) => \countMulti_reg[8]_i_1_n_6\,
      O(0) => \countMulti_reg[8]_i_1_n_7\,
      S(3 downto 0) => countMulti_reg(11 downto 8)
    );
\countMulti_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \countMulti_reg[8]_i_1_n_6\,
      Q => countMulti_reg(9),
      R => \xcorr[35]_i_1_n_0\
    );
\count[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => countMulti_reg(2),
      I1 => countMulti_reg(3),
      I2 => countMulti_reg(11),
      I3 => \count[15]_i_4_n_0\,
      I4 => \xcorr[35]_i_3_n_0\,
      I5 => count1,
      O => \count[15]_i_1_n_0\
    );
\count[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => countMulti_reg(2),
      I1 => countMulti_reg(3),
      I2 => countMulti_reg(11),
      I3 => \count[15]_i_4_n_0\,
      I4 => \xcorr[35]_i_3_n_0\,
      O => \count[15]_i_2_n_0\
    );
\count[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => countMulti_reg(7),
      I1 => countMulti_reg(8),
      I2 => countMulti_reg(0),
      I3 => countMulti_reg(6),
      O => \count[15]_i_4_n_0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \count[15]_i_2_n_0\,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0),
      S => \count[15]_i_1_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \count[15]_i_2_n_0\,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10),
      R => \count[15]_i_1_n_0\
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \count[15]_i_2_n_0\,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11),
      R => \count[15]_i_1_n_0\
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \count[15]_i_2_n_0\,
      D => \count_reg[15]_i_3_n_7\,
      Q => \^count\(12),
      S => \count[15]_i_1_n_0\
    );
\count_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \count[15]_i_2_n_0\,
      D => \count_reg[15]_i_3_n_6\,
      Q => \^count\(13),
      S => \count[15]_i_1_n_0\
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \count[15]_i_2_n_0\,
      D => \count_reg[15]_i_3_n_5\,
      Q => \^count\(14),
      R => \count[15]_i_1_n_0\
    );
\count_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \count[15]_i_2_n_0\,
      D => \count_reg[15]_i_3_n_4\,
      Q => \^count\(15),
      S => \count[15]_i_1_n_0\
    );
\count_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \NLW_count_reg[15]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[15]_i_3_n_1\,
      CO(1) => \count_reg[15]_i_3_n_2\,
      CO(0) => \count_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_3_n_4\,
      O(2) => \count_reg[15]_i_3_n_5\,
      O(1) => \count_reg[15]_i_3_n_6\,
      O(0) => \count_reg[15]_i_3_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \count[15]_i_2_n_0\,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1),
      R => \count[15]_i_1_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \count[15]_i_2_n_0\,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2),
      R => \count[15]_i_1_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \count[15]_i_2_n_0\,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3),
      R => \count[15]_i_1_n_0\
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \count[15]_i_2_n_0\,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4),
      R => \count[15]_i_1_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \count[15]_i_2_n_0\,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5),
      S => \count[15]_i_1_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \count[15]_i_2_n_0\,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6),
      S => \count[15]_i_1_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \count[15]_i_2_n_0\,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7),
      S => \count[15]_i_1_n_0\
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \count[15]_i_2_n_0\,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8),
      S => \count[15]_i_1_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \count[15]_i_2_n_0\,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9),
      R => \count[15]_i_1_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(6),
      I1 => countMulti_reg(6),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(5),
      I1 => countMulti_reg(5),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^count\(6),
      I1 => countMulti_reg(6),
      I2 => countMulti_reg(7),
      I3 => \^count\(7),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^count\(5),
      I1 => countMulti_reg(5),
      I2 => countMulti_reg(6),
      I3 => \^count\(6),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^count\(4),
      I1 => \^count\(5),
      I2 => countMulti_reg(5),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(4),
      I1 => countMulti_reg(4),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(10),
      I1 => \^count\(10),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(9),
      I1 => \^count\(9),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(8),
      I1 => \^count\(8),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(8),
      I1 => countMulti_reg(8),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9996"
    )
        port map (
      I0 => countMulti_reg(11),
      I1 => \^count\(11),
      I2 => countMulti_reg(10),
      I3 => \^count\(10),
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => countMulti_reg(10),
      I1 => \^count\(10),
      I2 => countMulti_reg(9),
      I3 => \^count\(9),
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => countMulti_reg(9),
      I1 => \^count\(9),
      I2 => countMulti_reg(8),
      I3 => \^count\(8),
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^count\(8),
      I1 => countMulti_reg(8),
      I2 => countMulti_reg(7),
      I3 => \^count\(7),
      O => \i__carry__1_i_8_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(11),
      I1 => countMulti_reg(11),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \countMulti_reg__0\(12),
      I1 => \^count\(12),
      I2 => \^count\(13),
      I3 => \countMulti_reg__0\(13),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^count\(11),
      I1 => countMulti_reg(11),
      I2 => \countMulti_reg__0\(12),
      I3 => \^count\(12),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(3),
      I1 => \^count\(3),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(2),
      I1 => \^count\(2),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(1),
      I1 => \^count\(1),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      O => \i__carry_i_4_n_0\
    );
\p_0_out_inferred__5/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__5/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__5/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__5/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__5/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => countMulti_reg(3 downto 0),
      O(3) => \p_0_out_inferred__5/i__carry_n_4\,
      O(2) => \p_0_out_inferred__5/i__carry_n_5\,
      O(1) => \p_0_out_inferred__5/i__carry_n_6\,
      O(0) => \NLW_p_0_out_inferred__5/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\p_0_out_inferred__5/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__5/i__carry_n_0\,
      CO(3) => \p_0_out_inferred__5/i__carry__0_n_0\,
      CO(2) => \p_0_out_inferred__5/i__carry__0_n_1\,
      CO(1) => \p_0_out_inferred__5/i__carry__0_n_2\,
      CO(0) => \p_0_out_inferred__5/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1_n_0\,
      DI(2) => \i__carry__0_i_2_n_0\,
      DI(1) => \^count\(4),
      DI(0) => countMulti_reg(4),
      O(3) => \p_0_out_inferred__5/i__carry__0_n_4\,
      O(2) => \p_0_out_inferred__5/i__carry__0_n_5\,
      O(1) => \p_0_out_inferred__5/i__carry__0_n_6\,
      O(0) => \p_0_out_inferred__5/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_3_n_0\,
      S(2) => \i__carry__0_i_4_n_0\,
      S(1) => \i__carry__0_i_5_n_0\,
      S(0) => \i__carry__0_i_6_n_0\
    );
\p_0_out_inferred__5/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__5/i__carry__0_n_0\,
      CO(3) => \p_0_out_inferred__5/i__carry__1_n_0\,
      CO(2) => \p_0_out_inferred__5/i__carry__1_n_1\,
      CO(1) => \p_0_out_inferred__5/i__carry__1_n_2\,
      CO(0) => \p_0_out_inferred__5/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__1_i_1_n_0\,
      DI(2) => \i__carry__1_i_2_n_0\,
      DI(1) => \i__carry__1_i_3_n_0\,
      DI(0) => \i__carry__1_i_4_n_0\,
      O(3) => \p_0_out_inferred__5/i__carry__1_n_4\,
      O(2) => \p_0_out_inferred__5/i__carry__1_n_5\,
      O(1) => \p_0_out_inferred__5/i__carry__1_n_6\,
      O(0) => \p_0_out_inferred__5/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_5_n_0\,
      S(2) => \i__carry__1_i_6_n_0\,
      S(1) => \i__carry__1_i_7_n_0\,
      S(0) => \i__carry__1_i_8_n_0\
    );
\p_0_out_inferred__5/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__5/i__carry__1_n_0\,
      CO(3 downto 1) => \NLW_p_0_out_inferred__5/i__carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_0_out_inferred__5/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry__2_i_1_n_0\,
      O(3 downto 2) => \NLW_p_0_out_inferred__5/i__carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_0_out_inferred__5/i__carry__2_n_6\,
      O(0) => \p_0_out_inferred__5/i__carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \i__carry__2_i_2_n_0\,
      S(0) => \i__carry__2_i_3_n_0\
    );
\p_10_in__25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_10_in__25_carry_n_0\,
      CO(2) => \p_10_in__25_carry_n_1\,
      CO(1) => \p_10_in__25_carry_n_2\,
      CO(0) => \p_10_in__25_carry_n_3\,
      CYINIT => '1',
      DI(3) => \p_10_in__25_carry_i_1_n_0\,
      DI(2) => \p_10_in__25_carry_i_2_n_0\,
      DI(1) => \p_10_in__25_carry_i_3_n_0\,
      DI(0) => \p_10_in__25_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_p_10_in__25_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_10_in__25_carry_i_5_n_0\,
      S(2) => \p_10_in__25_carry_i_6_n_0\,
      S(1) => \p_10_in__25_carry_i_7_n_0\,
      S(0) => \p_10_in__25_carry_i_8_n_0\
    );
\p_10_in__25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_10_in__25_carry_n_0\,
      CO(3) => \p_10_in__25_carry__0_n_0\,
      CO(2) => \p_10_in__25_carry__0_n_1\,
      CO(1) => \p_10_in__25_carry__0_n_2\,
      CO(0) => \p_10_in__25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_10_in__25_carry__0_i_1_n_0\,
      DI(2) => \p_10_in__25_carry__0_i_2_n_0\,
      DI(1) => \p_10_in__25_carry__0_i_3_n_0\,
      DI(0) => \p_10_in__25_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_10_in__25_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_10_in__25_carry__0_i_5_n_0\,
      S(2) => \p_10_in__25_carry__0_i_6_n_0\,
      S(1) => \p_10_in__25_carry__0_i_7_n_0\,
      S(0) => \p_10_in__25_carry__0_i_8_n_0\
    );
\p_10_in__25_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__4\(14),
      I1 => \countMulti_reg__0\(14),
      I2 => \countMulti_reg__0\(15),
      I3 => \p_0_in__4\(15),
      O => \p_10_in__25_carry__0_i_1_n_0\
    );
\p_10_in__25_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__4\(12),
      I1 => \countMulti_reg__0\(12),
      I2 => \countMulti_reg__0\(13),
      I3 => \p_0_in__4\(13),
      O => \p_10_in__25_carry__0_i_2_n_0\
    );
\p_10_in__25_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__4\(10),
      I1 => countMulti_reg(10),
      I2 => countMulti_reg(11),
      I3 => \p_0_in__4\(11),
      O => \p_10_in__25_carry__0_i_3_n_0\
    );
\p_10_in__25_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__4\(8),
      I1 => countMulti_reg(8),
      I2 => countMulti_reg(9),
      I3 => \p_0_in__4\(9),
      O => \p_10_in__25_carry__0_i_4_n_0\
    );
\p_10_in__25_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_0_in__4\(15),
      I2 => \p_0_in__4\(14),
      I3 => \countMulti_reg__0\(14),
      O => \p_10_in__25_carry__0_i_5_n_0\
    );
\p_10_in__25_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \countMulti_reg__0\(13),
      I1 => \p_0_in__4\(13),
      I2 => \p_0_in__4\(12),
      I3 => \countMulti_reg__0\(12),
      O => \p_10_in__25_carry__0_i_6_n_0\
    );
\p_10_in__25_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(11),
      I1 => \p_0_in__4\(11),
      I2 => \p_0_in__4\(10),
      I3 => countMulti_reg(10),
      O => \p_10_in__25_carry__0_i_7_n_0\
    );
\p_10_in__25_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(9),
      I1 => \p_0_in__4\(9),
      I2 => \p_0_in__4\(8),
      I3 => countMulti_reg(8),
      O => \p_10_in__25_carry__0_i_8_n_0\
    );
\p_10_in__25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_10_in__25_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_10_in__25_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_10_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_10_in__25_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_p_10_in__25_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \p_10_in__25_carry__1_i_2_n_0\
    );
\p_10_in__25_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_10_in_carry__2_n_2\,
      I1 => \countMulti_reg__0\(15),
      O => \p_10_in__25_carry__1_i_1_n_0\
    );
\p_10_in__25_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_10_in_carry__2_n_2\,
      I1 => \countMulti_reg__0\(15),
      O => \p_10_in__25_carry__1_i_2_n_0\
    );
\p_10_in__25_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__4\(6),
      I1 => countMulti_reg(6),
      I2 => countMulti_reg(7),
      I3 => \p_0_in__4\(7),
      O => \p_10_in__25_carry_i_1_n_0\
    );
\p_10_in__25_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__4\(4),
      I1 => countMulti_reg(4),
      I2 => countMulti_reg(5),
      I3 => \p_0_in__4\(5),
      O => \p_10_in__25_carry_i_2_n_0\
    );
\p_10_in__25_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => countMulti_reg(3),
      I1 => \p_0_in__4\(3),
      I2 => \^count\(2),
      I3 => countMulti_reg(2),
      O => \p_10_in__25_carry_i_3_n_0\
    );
\p_10_in__25_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^count\(0),
      I1 => countMulti_reg(0),
      I2 => countMulti_reg(1),
      I3 => \^count\(1),
      O => \p_10_in__25_carry_i_4_n_0\
    );
\p_10_in__25_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(7),
      I1 => \p_0_in__4\(7),
      I2 => \p_0_in__4\(6),
      I3 => countMulti_reg(6),
      O => \p_10_in__25_carry_i_5_n_0\
    );
\p_10_in__25_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(5),
      I1 => \p_0_in__4\(5),
      I2 => \p_0_in__4\(4),
      I3 => countMulti_reg(4),
      O => \p_10_in__25_carry_i_6_n_0\
    );
\p_10_in__25_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(2),
      I1 => \^count\(2),
      I2 => \p_0_in__4\(3),
      I3 => countMulti_reg(3),
      O => \p_10_in__25_carry_i_7_n_0\
    );
\p_10_in__25_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      I2 => \^count\(1),
      I3 => countMulti_reg(1),
      O => \p_10_in__25_carry_i_8_n_0\
    );
p_10_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_10_in_carry_n_0,
      CO(2) => p_10_in_carry_n_1,
      CO(1) => p_10_in_carry_n_2,
      CO(0) => p_10_in_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^count\(4),
      DI(0) => '0',
      O(3 downto 0) => \p_0_in__4\(6 downto 3),
      S(3 downto 2) => \^count\(6 downto 5),
      S(1) => p_10_in_carry_i_1_n_0,
      S(0) => \^count\(3)
    );
\p_10_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_10_in_carry_n_0,
      CO(3) => \p_10_in_carry__0_n_0\,
      CO(2) => \p_10_in_carry__0_n_1\,
      CO(1) => \p_10_in_carry__0_n_2\,
      CO(0) => \p_10_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^count\(10 downto 8),
      DI(0) => '0',
      O(3 downto 0) => \p_0_in__4\(10 downto 7),
      S(3) => \p_10_in_carry__0_i_1_n_0\,
      S(2) => \p_10_in_carry__0_i_2_n_0\,
      S(1) => \p_10_in_carry__0_i_3_n_0\,
      S(0) => \^count\(7)
    );
\p_10_in_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(10),
      O => \p_10_in_carry__0_i_1_n_0\
    );
\p_10_in_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(9),
      O => \p_10_in_carry__0_i_2_n_0\
    );
\p_10_in_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(8),
      O => \p_10_in_carry__0_i_3_n_0\
    );
\p_10_in_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_10_in_carry__0_n_0\,
      CO(3) => \p_10_in_carry__1_n_0\,
      CO(2) => \p_10_in_carry__1_n_1\,
      CO(1) => \p_10_in_carry__1_n_2\,
      CO(0) => \p_10_in_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^count\(13),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \p_0_in__4\(14 downto 11),
      S(3) => \^count\(14),
      S(2) => \p_10_in_carry__1_i_1_n_0\,
      S(1 downto 0) => \^count\(12 downto 11)
    );
\p_10_in_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(13),
      O => \p_10_in_carry__1_i_1_n_0\
    );
\p_10_in_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_10_in_carry__1_n_0\,
      CO(3 downto 2) => \NLW_p_10_in_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_10_in_carry__2_n_2\,
      CO(0) => \NLW_p_10_in_carry__2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => \NLW_p_10_in_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_0_in__4\(15),
      S(3 downto 1) => B"001",
      S(0) => \^count\(15)
    );
p_10_in_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(4),
      O => p_10_in_carry_i_1_n_0
    );
\p_11_in__25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_11_in__25_carry_n_0\,
      CO(2) => \p_11_in__25_carry_n_1\,
      CO(1) => \p_11_in__25_carry_n_2\,
      CO(0) => \p_11_in__25_carry_n_3\,
      CYINIT => '1',
      DI(3) => \p_11_in__25_carry_i_1_n_0\,
      DI(2) => \p_11_in__25_carry_i_2_n_0\,
      DI(1) => \p_11_in__25_carry_i_3_n_0\,
      DI(0) => \p_11_in__25_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_p_11_in__25_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_11_in__25_carry_i_5_n_0\,
      S(2) => \p_11_in__25_carry_i_6_n_0\,
      S(1) => \p_11_in__25_carry_i_7_n_0\,
      S(0) => \p_11_in__25_carry_i_8_n_0\
    );
\p_11_in__25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_11_in__25_carry_n_0\,
      CO(3) => \p_11_in__25_carry__0_n_0\,
      CO(2) => \p_11_in__25_carry__0_n_1\,
      CO(1) => \p_11_in__25_carry__0_n_2\,
      CO(0) => \p_11_in__25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_11_in__25_carry__0_i_1_n_0\,
      DI(2) => \p_11_in__25_carry__0_i_2_n_0\,
      DI(1) => \p_11_in__25_carry__0_i_3_n_0\,
      DI(0) => \p_11_in__25_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_11_in__25_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_11_in__25_carry__0_i_5_n_0\,
      S(2) => \p_11_in__25_carry__0_i_6_n_0\,
      S(1) => \p_11_in__25_carry__0_i_7_n_0\,
      S(0) => \p_11_in__25_carry__0_i_8_n_0\
    );
\p_11_in__25_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \countMulti_reg__0\(14),
      I1 => \p_0_in__9\(14),
      I2 => \p_0_in__9\(15),
      I3 => \countMulti_reg__0\(15),
      O => \p_11_in__25_carry__0_i_1_n_0\
    );
\p_11_in__25_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \countMulti_reg__0\(12),
      I1 => \p_0_in__9\(12),
      I2 => \p_0_in__9\(13),
      I3 => \countMulti_reg__0\(13),
      O => \p_11_in__25_carry__0_i_2_n_0\
    );
\p_11_in__25_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(10),
      I1 => \p_0_in__9\(10),
      I2 => \p_0_in__9\(11),
      I3 => countMulti_reg(11),
      O => \p_11_in__25_carry__0_i_3_n_0\
    );
\p_11_in__25_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(8),
      I1 => \p_0_in__9\(8),
      I2 => \p_0_in__9\(9),
      I3 => countMulti_reg(9),
      O => \p_11_in__25_carry__0_i_4_n_0\
    );
\p_11_in__25_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__9\(15),
      I1 => \countMulti_reg__0\(15),
      I2 => \p_0_in__9\(14),
      I3 => \countMulti_reg__0\(14),
      O => \p_11_in__25_carry__0_i_5_n_0\
    );
\p_11_in__25_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__9\(13),
      I1 => \countMulti_reg__0\(13),
      I2 => \p_0_in__9\(12),
      I3 => \countMulti_reg__0\(12),
      O => \p_11_in__25_carry__0_i_6_n_0\
    );
\p_11_in__25_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__9\(11),
      I1 => countMulti_reg(11),
      I2 => \p_0_in__9\(10),
      I3 => countMulti_reg(10),
      O => \p_11_in__25_carry__0_i_7_n_0\
    );
\p_11_in__25_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__9\(9),
      I1 => countMulti_reg(9),
      I2 => \p_0_in__9\(8),
      I3 => countMulti_reg(8),
      O => \p_11_in__25_carry__0_i_8_n_0\
    );
\p_11_in__25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_11_in__25_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_11_in__25_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_11_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_11_in__25_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_p_11_in__25_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \p_11_in__25_carry__1_i_2_n_0\
    );
\p_11_in__25_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_11_in_carry__2_n_2\,
      O => \p_11_in__25_carry__1_i_1_n_0\
    );
\p_11_in__25_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_11_in_carry__2_n_2\,
      O => \p_11_in__25_carry__1_i_2_n_0\
    );
\p_11_in__25_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(6),
      I1 => \p_0_in__9\(6),
      I2 => \p_0_in__9\(7),
      I3 => countMulti_reg(7),
      O => \p_11_in__25_carry_i_1_n_0\
    );
\p_11_in__25_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(4),
      I1 => \p_0_in__9\(4),
      I2 => \p_0_in__9\(5),
      I3 => countMulti_reg(5),
      O => \p_11_in__25_carry_i_2_n_0\
    );
\p_11_in__25_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => countMulti_reg(3),
      I1 => \^count\(3),
      I2 => countMulti_reg(2),
      I3 => \^count\(2),
      O => \p_11_in__25_carry_i_3_n_0\
    );
\p_11_in__25_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      I2 => \^count\(1),
      I3 => countMulti_reg(1),
      O => \p_11_in__25_carry_i_4_n_0\
    );
\p_11_in__25_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__9\(7),
      I1 => countMulti_reg(7),
      I2 => \p_0_in__9\(6),
      I3 => countMulti_reg(6),
      O => \p_11_in__25_carry_i_5_n_0\
    );
\p_11_in__25_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__9\(5),
      I1 => countMulti_reg(5),
      I2 => \p_0_in__9\(4),
      I3 => countMulti_reg(4),
      O => \p_11_in__25_carry_i_6_n_0\
    );
\p_11_in__25_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(2),
      I1 => \^count\(2),
      I2 => countMulti_reg(3),
      I3 => \^count\(3),
      O => \p_11_in__25_carry_i_7_n_0\
    );
\p_11_in__25_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      I2 => \^count\(1),
      I3 => countMulti_reg(1),
      O => \p_11_in__25_carry_i_8_n_0\
    );
p_11_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_11_in_carry_n_0,
      CO(2) => p_11_in_carry_n_1,
      CO(1) => p_11_in_carry_n_2,
      CO(0) => p_11_in_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => \^count\(6 downto 4),
      DI(0) => '0',
      O(3 downto 1) => \p_0_in__9\(6 downto 4),
      O(0) => NLW_p_11_in_carry_O_UNCONNECTED(0),
      S(3) => p_11_in_carry_i_1_n_0,
      S(2) => p_11_in_carry_i_2_n_0,
      S(1) => p_11_in_carry_i_3_n_0,
      S(0) => \^count\(3)
    );
\p_11_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_11_in_carry_n_0,
      CO(3) => \p_11_in_carry__0_n_0\,
      CO(2) => \p_11_in_carry__0_n_1\,
      CO(1) => \p_11_in_carry__0_n_2\,
      CO(0) => \p_11_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^count\(7),
      O(3 downto 0) => \p_0_in__9\(10 downto 7),
      S(3 downto 1) => \^count\(10 downto 8),
      S(0) => \p_11_in_carry__0_i_1_n_0\
    );
\p_11_in_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(7),
      O => \p_11_in_carry__0_i_1_n_0\
    );
\p_11_in_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_11_in_carry__0_n_0\,
      CO(3) => \p_11_in_carry__1_n_0\,
      CO(2) => \p_11_in_carry__1_n_1\,
      CO(1) => \p_11_in_carry__1_n_2\,
      CO(0) => \p_11_in_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \^count\(14),
      DI(2) => '0',
      DI(1 downto 0) => \^count\(12 downto 11),
      O(3 downto 0) => \p_0_in__9\(14 downto 11),
      S(3) => \p_11_in_carry__1_i_1_n_0\,
      S(2) => \^count\(13),
      S(1) => \p_11_in_carry__1_i_2_n_0\,
      S(0) => \p_11_in_carry__1_i_3_n_0\
    );
\p_11_in_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(14),
      O => \p_11_in_carry__1_i_1_n_0\
    );
\p_11_in_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(12),
      O => \p_11_in_carry__1_i_2_n_0\
    );
\p_11_in_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(11),
      O => \p_11_in_carry__1_i_3_n_0\
    );
\p_11_in_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_11_in_carry__1_n_0\,
      CO(3 downto 2) => \NLW_p_11_in_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_11_in_carry__2_n_2\,
      CO(0) => \NLW_p_11_in_carry__2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_11_in_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_0_in__9\(15),
      S(3 downto 1) => B"001",
      S(0) => \p_11_in_carry__2_i_1_n_0\
    );
\p_11_in_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(15),
      O => \p_11_in_carry__2_i_1_n_0\
    );
p_11_in_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(6),
      O => p_11_in_carry_i_1_n_0
    );
p_11_in_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(5),
      O => p_11_in_carry_i_2_n_0
    );
p_11_in_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(4),
      O => p_11_in_carry_i_3_n_0
    );
\p_13_in__29_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_13_in__29_carry_n_0\,
      CO(2) => \p_13_in__29_carry_n_1\,
      CO(1) => \p_13_in__29_carry_n_2\,
      CO(0) => \p_13_in__29_carry_n_3\,
      CYINIT => '1',
      DI(3) => \p_13_in__29_carry_i_1_n_0\,
      DI(2) => \p_13_in__29_carry_i_2_n_0\,
      DI(1) => \p_13_in__29_carry_i_3_n_0\,
      DI(0) => \p_13_in__29_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_p_13_in__29_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_13_in__29_carry_i_5_n_0\,
      S(2) => \p_13_in__29_carry_i_6_n_0\,
      S(1) => \p_13_in__29_carry_i_7_n_0\,
      S(0) => \p_13_in__29_carry_i_8_n_0\
    );
\p_13_in__29_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_13_in__29_carry_n_0\,
      CO(3) => \p_13_in__29_carry__0_n_0\,
      CO(2) => \p_13_in__29_carry__0_n_1\,
      CO(1) => \p_13_in__29_carry__0_n_2\,
      CO(0) => \p_13_in__29_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_13_in__29_carry__0_i_1_n_0\,
      DI(2) => \p_13_in__29_carry__0_i_2_n_0\,
      DI(1) => \p_13_in__29_carry__0_i_3_n_0\,
      DI(0) => \p_13_in__29_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_13_in__29_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_13_in__29_carry__0_i_5_n_0\,
      S(2) => \p_13_in__29_carry__0_i_6_n_0\,
      S(1) => \p_13_in__29_carry__0_i_7_n_0\,
      S(0) => \p_13_in__29_carry__0_i_8_n_0\
    );
\p_13_in__29_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__7\(14),
      I1 => \countMulti_reg__0\(14),
      I2 => \countMulti_reg__0\(15),
      I3 => \p_0_in__7\(15),
      O => \p_13_in__29_carry__0_i_1_n_0\
    );
\p_13_in__29_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__7\(12),
      I1 => \countMulti_reg__0\(12),
      I2 => \countMulti_reg__0\(13),
      I3 => \p_0_in__7\(13),
      O => \p_13_in__29_carry__0_i_2_n_0\
    );
\p_13_in__29_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__7\(10),
      I1 => countMulti_reg(10),
      I2 => countMulti_reg(11),
      I3 => \p_0_in__7\(11),
      O => \p_13_in__29_carry__0_i_3_n_0\
    );
\p_13_in__29_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__7\(8),
      I1 => countMulti_reg(8),
      I2 => countMulti_reg(9),
      I3 => \p_0_in__7\(9),
      O => \p_13_in__29_carry__0_i_4_n_0\
    );
\p_13_in__29_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_0_in__7\(15),
      I2 => \p_0_in__7\(14),
      I3 => \countMulti_reg__0\(14),
      O => \p_13_in__29_carry__0_i_5_n_0\
    );
\p_13_in__29_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \countMulti_reg__0\(13),
      I1 => \p_0_in__7\(13),
      I2 => \p_0_in__7\(12),
      I3 => \countMulti_reg__0\(12),
      O => \p_13_in__29_carry__0_i_6_n_0\
    );
\p_13_in__29_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(11),
      I1 => \p_0_in__7\(11),
      I2 => \p_0_in__7\(10),
      I3 => countMulti_reg(10),
      O => \p_13_in__29_carry__0_i_7_n_0\
    );
\p_13_in__29_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(9),
      I1 => \p_0_in__7\(9),
      I2 => \p_0_in__7\(8),
      I3 => countMulti_reg(8),
      O => \p_13_in__29_carry__0_i_8_n_0\
    );
\p_13_in__29_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_13_in__29_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_13_in__29_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_13_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_13_in__29_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_p_13_in__29_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \p_13_in__29_carry__1_i_2_n_0\
    );
\p_13_in__29_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_13_in_carry__2_n_0\,
      I1 => \countMulti_reg__0\(15),
      O => \p_13_in__29_carry__1_i_1_n_0\
    );
\p_13_in__29_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_13_in_carry__2_n_0\,
      I1 => \countMulti_reg__0\(15),
      O => \p_13_in__29_carry__1_i_2_n_0\
    );
\p_13_in__29_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__7\(6),
      I1 => countMulti_reg(6),
      I2 => countMulti_reg(7),
      I3 => \p_0_in__7\(7),
      O => \p_13_in__29_carry_i_1_n_0\
    );
\p_13_in__29_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__7\(4),
      I1 => countMulti_reg(4),
      I2 => countMulti_reg(5),
      I3 => \p_0_in__7\(5),
      O => \p_13_in__29_carry_i_2_n_0\
    );
\p_13_in__29_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__7\(2),
      I1 => countMulti_reg(2),
      I2 => countMulti_reg(3),
      I3 => \p_0_in__7\(3),
      O => \p_13_in__29_carry_i_3_n_0\
    );
\p_13_in__29_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^count\(1),
      I1 => countMulti_reg(1),
      I2 => \^count\(0),
      I3 => countMulti_reg(0),
      O => \p_13_in__29_carry_i_4_n_0\
    );
\p_13_in__29_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(7),
      I1 => \p_0_in__7\(7),
      I2 => \p_0_in__7\(6),
      I3 => countMulti_reg(6),
      O => \p_13_in__29_carry_i_5_n_0\
    );
\p_13_in__29_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(5),
      I1 => \p_0_in__7\(5),
      I2 => \p_0_in__7\(4),
      I3 => countMulti_reg(4),
      O => \p_13_in__29_carry_i_6_n_0\
    );
\p_13_in__29_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(3),
      I1 => \p_0_in__7\(3),
      I2 => \p_0_in__7\(2),
      I3 => countMulti_reg(2),
      O => \p_13_in__29_carry_i_7_n_0\
    );
\p_13_in__29_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^count\(1),
      I1 => countMulti_reg(0),
      I2 => \^count\(0),
      I3 => countMulti_reg(1),
      O => \p_13_in__29_carry_i_8_n_0\
    );
p_13_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_13_in_carry_n_0,
      CO(2) => p_13_in_carry_n_1,
      CO(1) => p_13_in_carry_n_2,
      CO(0) => p_13_in_carry_n_3,
      CYINIT => '0',
      DI(3) => \^count\(4),
      DI(2) => '0',
      DI(1) => \^count\(2),
      DI(0) => '0',
      O(3 downto 1) => \p_0_in__7\(4 downto 2),
      O(0) => NLW_p_13_in_carry_O_UNCONNECTED(0),
      S(3) => p_13_in_carry_i_1_n_0,
      S(2) => \^count\(3),
      S(1) => p_13_in_carry_i_2_n_0,
      S(0) => \^count\(1)
    );
\p_13_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_13_in_carry_n_0,
      CO(3) => \p_13_in_carry__0_n_0\,
      CO(2) => \p_13_in_carry__0_n_1\,
      CO(1) => \p_13_in_carry__0_n_2\,
      CO(0) => \p_13_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^count\(7 downto 6),
      DI(0) => '0',
      O(3 downto 0) => \p_0_in__7\(8 downto 5),
      S(3) => \^count\(8),
      S(2) => \p_13_in_carry__0_i_1_n_0\,
      S(1) => \p_13_in_carry__0_i_2_n_0\,
      S(0) => \^count\(5)
    );
\p_13_in_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(7),
      O => \p_13_in_carry__0_i_1_n_0\
    );
\p_13_in_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(6),
      O => \p_13_in_carry__0_i_2_n_0\
    );
\p_13_in_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_13_in_carry__0_n_0\,
      CO(3) => \p_13_in_carry__1_n_0\,
      CO(2) => \p_13_in_carry__1_n_1\,
      CO(1) => \p_13_in_carry__1_n_2\,
      CO(0) => \p_13_in_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \^count\(12),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \p_0_in__7\(12 downto 9),
      S(3) => \p_13_in_carry__1_i_1_n_0\,
      S(2 downto 0) => \^count\(11 downto 9)
    );
\p_13_in_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(12),
      O => \p_13_in_carry__1_i_1_n_0\
    );
\p_13_in_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_13_in_carry__1_n_0\,
      CO(3) => \p_13_in_carry__2_n_0\,
      CO(2) => \NLW_p_13_in_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \p_13_in_carry__2_n_2\,
      CO(0) => \p_13_in_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"010",
      DI(0) => \^count\(13),
      O(3) => \NLW_p_13_in_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \p_0_in__7\(15 downto 13),
      S(3) => '1',
      S(2 downto 1) => \^count\(15 downto 14),
      S(0) => \p_13_in_carry__2_i_1_n_0\
    );
\p_13_in_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(13),
      O => \p_13_in_carry__2_i_1_n_0\
    );
p_13_in_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(4),
      O => p_13_in_carry_i_1_n_0
    );
p_13_in_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(2),
      O => p_13_in_carry_i_2_n_0
    );
\p_14_in__29_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_14_in__29_carry_n_0\,
      CO(2) => \p_14_in__29_carry_n_1\,
      CO(1) => \p_14_in__29_carry_n_2\,
      CO(0) => \p_14_in__29_carry_n_3\,
      CYINIT => '1',
      DI(3) => \p_14_in__29_carry_i_1_n_0\,
      DI(2) => \p_14_in__29_carry_i_2_n_0\,
      DI(1) => \p_14_in__29_carry_i_3_n_0\,
      DI(0) => \p_14_in__29_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_p_14_in__29_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_14_in__29_carry_i_5_n_0\,
      S(2) => \p_14_in__29_carry_i_6_n_0\,
      S(1) => \p_14_in__29_carry_i_7_n_0\,
      S(0) => \p_14_in__29_carry_i_8_n_0\
    );
\p_14_in__29_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_14_in__29_carry_n_0\,
      CO(3) => \p_14_in__29_carry__0_n_0\,
      CO(2) => \p_14_in__29_carry__0_n_1\,
      CO(1) => \p_14_in__29_carry__0_n_2\,
      CO(0) => \p_14_in__29_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_14_in__29_carry__0_i_1_n_0\,
      DI(2) => \p_14_in__29_carry__0_i_2_n_0\,
      DI(1) => \p_14_in__29_carry__0_i_3_n_0\,
      DI(0) => \p_14_in__29_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_14_in__29_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_14_in__29_carry__0_i_5_n_0\,
      S(2) => \p_14_in__29_carry__0_i_6_n_0\,
      S(1) => \p_14_in__29_carry__0_i_7_n_0\,
      S(0) => \p_14_in__29_carry__0_i_8_n_0\
    );
\p_14_in__29_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \countMulti_reg__0\(14),
      I1 => \p_0_in__8\(14),
      I2 => \p_0_in__8\(15),
      I3 => \countMulti_reg__0\(15),
      O => \p_14_in__29_carry__0_i_1_n_0\
    );
\p_14_in__29_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \countMulti_reg__0\(12),
      I1 => \p_0_in__8\(12),
      I2 => \p_0_in__8\(13),
      I3 => \countMulti_reg__0\(13),
      O => \p_14_in__29_carry__0_i_2_n_0\
    );
\p_14_in__29_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(10),
      I1 => \p_0_in__8\(10),
      I2 => \p_0_in__8\(11),
      I3 => countMulti_reg(11),
      O => \p_14_in__29_carry__0_i_3_n_0\
    );
\p_14_in__29_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(8),
      I1 => \p_0_in__8\(8),
      I2 => \p_0_in__8\(9),
      I3 => countMulti_reg(9),
      O => \p_14_in__29_carry__0_i_4_n_0\
    );
\p_14_in__29_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__8\(15),
      I1 => \countMulti_reg__0\(15),
      I2 => \p_0_in__8\(14),
      I3 => \countMulti_reg__0\(14),
      O => \p_14_in__29_carry__0_i_5_n_0\
    );
\p_14_in__29_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__8\(13),
      I1 => \countMulti_reg__0\(13),
      I2 => \p_0_in__8\(12),
      I3 => \countMulti_reg__0\(12),
      O => \p_14_in__29_carry__0_i_6_n_0\
    );
\p_14_in__29_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__8\(11),
      I1 => countMulti_reg(11),
      I2 => \p_0_in__8\(10),
      I3 => countMulti_reg(10),
      O => \p_14_in__29_carry__0_i_7_n_0\
    );
\p_14_in__29_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__8\(9),
      I1 => countMulti_reg(9),
      I2 => \p_0_in__8\(8),
      I3 => countMulti_reg(8),
      O => \p_14_in__29_carry__0_i_8_n_0\
    );
\p_14_in__29_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_14_in__29_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_14_in__29_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_14_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_14_in__29_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_p_14_in__29_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \p_14_in__29_carry__1_i_2_n_0\
    );
\p_14_in__29_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_14_in_carry__2_n_0\,
      O => \p_14_in__29_carry__1_i_1_n_0\
    );
\p_14_in__29_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_14_in_carry__2_n_0\,
      O => \p_14_in__29_carry__1_i_2_n_0\
    );
\p_14_in__29_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(6),
      I1 => \p_0_in__8\(6),
      I2 => \p_0_in__8\(7),
      I3 => countMulti_reg(7),
      O => \p_14_in__29_carry_i_1_n_0\
    );
\p_14_in__29_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(4),
      I1 => \p_0_in__8\(4),
      I2 => \p_0_in__8\(5),
      I3 => countMulti_reg(5),
      O => \p_14_in__29_carry_i_2_n_0\
    );
\p_14_in__29_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(2),
      I1 => \p_0_in__8\(2),
      I2 => \p_0_in__8\(3),
      I3 => countMulti_reg(3),
      O => \p_14_in__29_carry_i_3_n_0\
    );
\p_14_in__29_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^count\(1),
      I1 => countMulti_reg(1),
      I2 => countMulti_reg(0),
      I3 => \^count\(0),
      O => \p_14_in__29_carry_i_4_n_0\
    );
\p_14_in__29_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__8\(7),
      I1 => countMulti_reg(7),
      I2 => \p_0_in__8\(6),
      I3 => countMulti_reg(6),
      O => \p_14_in__29_carry_i_5_n_0\
    );
\p_14_in__29_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__8\(5),
      I1 => countMulti_reg(5),
      I2 => \p_0_in__8\(4),
      I3 => countMulti_reg(4),
      O => \p_14_in__29_carry_i_6_n_0\
    );
\p_14_in__29_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__8\(3),
      I1 => countMulti_reg(3),
      I2 => \p_0_in__8\(2),
      I3 => countMulti_reg(2),
      O => \p_14_in__29_carry_i_7_n_0\
    );
\p_14_in__29_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^count\(1),
      I1 => countMulti_reg(0),
      I2 => \^count\(0),
      I3 => countMulti_reg(1),
      O => \p_14_in__29_carry_i_8_n_0\
    );
p_14_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_14_in_carry_n_0,
      CO(2) => p_14_in_carry_n_1,
      CO(1) => p_14_in_carry_n_2,
      CO(0) => p_14_in_carry_n_3,
      CYINIT => '0',
      DI(3) => \^count\(4),
      DI(2) => '0',
      DI(1) => \^count\(2),
      DI(0) => '0',
      O(3 downto 1) => \p_0_in__8\(4 downto 2),
      O(0) => NLW_p_14_in_carry_O_UNCONNECTED(0),
      S(3) => p_14_in_carry_i_1_n_0,
      S(2) => \^count\(3),
      S(1) => p_14_in_carry_i_2_n_0,
      S(0) => \^count\(1)
    );
\p_14_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_14_in_carry_n_0,
      CO(3) => \p_14_in_carry__0_n_0\,
      CO(2) => \p_14_in_carry__0_n_1\,
      CO(1) => \p_14_in_carry__0_n_2\,
      CO(0) => \p_14_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^count\(7),
      DI(1) => '0',
      DI(0) => \^count\(5),
      O(3 downto 0) => \p_0_in__8\(8 downto 5),
      S(3) => \^count\(8),
      S(2) => \p_14_in_carry__0_i_1_n_0\,
      S(1) => \^count\(6),
      S(0) => \p_14_in_carry__0_i_2_n_0\
    );
\p_14_in_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(7),
      O => \p_14_in_carry__0_i_1_n_0\
    );
\p_14_in_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(5),
      O => \p_14_in_carry__0_i_2_n_0\
    );
\p_14_in_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_14_in_carry__0_n_0\,
      CO(3) => \p_14_in_carry__1_n_0\,
      CO(2) => \p_14_in_carry__1_n_1\,
      CO(1) => \p_14_in_carry__1_n_2\,
      CO(0) => \p_14_in_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^count\(9),
      O(3 downto 0) => \p_0_in__8\(12 downto 9),
      S(3 downto 1) => \^count\(12 downto 10),
      S(0) => \p_14_in_carry__1_i_1_n_0\
    );
\p_14_in_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(9),
      O => \p_14_in_carry__1_i_1_n_0\
    );
\p_14_in_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_14_in_carry__1_n_0\,
      CO(3) => \p_14_in_carry__2_n_0\,
      CO(2) => \NLW_p_14_in_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \p_14_in_carry__2_n_2\,
      CO(0) => \p_14_in_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^count\(14 downto 13),
      O(3) => \NLW_p_14_in_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \p_0_in__8\(15 downto 13),
      S(3) => '1',
      S(2) => \p_14_in_carry__2_i_1_n_0\,
      S(1) => \p_14_in_carry__2_i_2_n_0\,
      S(0) => \p_14_in_carry__2_i_3_n_0\
    );
\p_14_in_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(15),
      O => \p_14_in_carry__2_i_1_n_0\
    );
\p_14_in_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(14),
      O => \p_14_in_carry__2_i_2_n_0\
    );
\p_14_in_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(13),
      O => \p_14_in_carry__2_i_3_n_0\
    );
p_14_in_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(4),
      O => p_14_in_carry_i_1_n_0
    );
p_14_in_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(2),
      O => p_14_in_carry_i_2_n_0
    );
\p_16_in__27_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_16_in__27_carry_n_0\,
      CO(2) => \p_16_in__27_carry_n_1\,
      CO(1) => \p_16_in__27_carry_n_2\,
      CO(0) => \p_16_in__27_carry_n_3\,
      CYINIT => '1',
      DI(3) => \p_16_in__27_carry_i_1_n_0\,
      DI(2) => \p_16_in__27_carry_i_2_n_0\,
      DI(1) => \p_16_in__27_carry_i_3_n_0\,
      DI(0) => \p_16_in__27_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_p_16_in__27_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_16_in__27_carry_i_5_n_0\,
      S(2) => \p_16_in__27_carry_i_6_n_0\,
      S(1) => \p_16_in__27_carry_i_7_n_0\,
      S(0) => \p_16_in__27_carry_i_8_n_0\
    );
\p_16_in__27_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_16_in__27_carry_n_0\,
      CO(3) => \p_16_in__27_carry__0_n_0\,
      CO(2) => \p_16_in__27_carry__0_n_1\,
      CO(1) => \p_16_in__27_carry__0_n_2\,
      CO(0) => \p_16_in__27_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_16_in__27_carry__0_i_1_n_0\,
      DI(2) => \p_16_in__27_carry__0_i_2_n_0\,
      DI(1) => \p_16_in__27_carry__0_i_3_n_0\,
      DI(0) => \p_16_in__27_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_16_in__27_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_16_in__27_carry__0_i_5_n_0\,
      S(2) => \p_16_in__27_carry__0_i_6_n_0\,
      S(1) => \p_16_in__27_carry__0_i_7_n_0\,
      S(0) => \p_16_in__27_carry__0_i_8_n_0\
    );
\p_16_in__27_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__3\(14),
      I1 => \countMulti_reg__0\(14),
      I2 => \countMulti_reg__0\(15),
      I3 => \p_0_in__3\(15),
      O => \p_16_in__27_carry__0_i_1_n_0\
    );
\p_16_in__27_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__3\(12),
      I1 => \countMulti_reg__0\(12),
      I2 => \countMulti_reg__0\(13),
      I3 => \p_0_in__3\(13),
      O => \p_16_in__27_carry__0_i_2_n_0\
    );
\p_16_in__27_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__3\(10),
      I1 => countMulti_reg(10),
      I2 => countMulti_reg(11),
      I3 => \p_0_in__3\(11),
      O => \p_16_in__27_carry__0_i_3_n_0\
    );
\p_16_in__27_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__3\(8),
      I1 => countMulti_reg(8),
      I2 => countMulti_reg(9),
      I3 => \p_0_in__3\(9),
      O => \p_16_in__27_carry__0_i_4_n_0\
    );
\p_16_in__27_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_0_in__3\(15),
      I2 => \p_0_in__3\(14),
      I3 => \countMulti_reg__0\(14),
      O => \p_16_in__27_carry__0_i_5_n_0\
    );
\p_16_in__27_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \countMulti_reg__0\(13),
      I1 => \p_0_in__3\(13),
      I2 => \p_0_in__3\(12),
      I3 => \countMulti_reg__0\(12),
      O => \p_16_in__27_carry__0_i_6_n_0\
    );
\p_16_in__27_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(11),
      I1 => \p_0_in__3\(11),
      I2 => \p_0_in__3\(10),
      I3 => countMulti_reg(10),
      O => \p_16_in__27_carry__0_i_7_n_0\
    );
\p_16_in__27_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(9),
      I1 => \p_0_in__3\(9),
      I2 => \p_0_in__3\(8),
      I3 => countMulti_reg(8),
      O => \p_16_in__27_carry__0_i_8_n_0\
    );
\p_16_in__27_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_16_in__27_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_16_in__27_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_16_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_16_in__27_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_p_16_in__27_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \p_16_in__27_carry__1_i_2_n_0\
    );
\p_16_in__27_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_16_in_carry__2_n_1\,
      I1 => \countMulti_reg__0\(15),
      O => \p_16_in__27_carry__1_i_1_n_0\
    );
\p_16_in__27_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_16_in_carry__2_n_1\,
      I1 => \countMulti_reg__0\(15),
      O => \p_16_in__27_carry__1_i_2_n_0\
    );
\p_16_in__27_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__3\(6),
      I1 => countMulti_reg(6),
      I2 => countMulti_reg(7),
      I3 => \p_0_in__3\(7),
      O => \p_16_in__27_carry_i_1_n_0\
    );
\p_16_in__27_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__3\(4),
      I1 => countMulti_reg(4),
      I2 => countMulti_reg(5),
      I3 => \p_0_in__3\(5),
      O => \p_16_in__27_carry_i_2_n_0\
    );
\p_16_in__27_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^count\(2),
      I1 => countMulti_reg(2),
      I2 => countMulti_reg(3),
      I3 => \p_0_in__3\(3),
      O => \p_16_in__27_carry_i_3_n_0\
    );
\p_16_in__27_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^count\(0),
      I1 => countMulti_reg(0),
      I2 => countMulti_reg(1),
      I3 => \^count\(1),
      O => \p_16_in__27_carry_i_4_n_0\
    );
\p_16_in__27_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(7),
      I1 => \p_0_in__3\(7),
      I2 => \p_0_in__3\(6),
      I3 => countMulti_reg(6),
      O => \p_16_in__27_carry_i_5_n_0\
    );
\p_16_in__27_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(5),
      I1 => \p_0_in__3\(5),
      I2 => \p_0_in__3\(4),
      I3 => countMulti_reg(4),
      O => \p_16_in__27_carry_i_6_n_0\
    );
\p_16_in__27_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(3),
      I1 => \p_0_in__3\(3),
      I2 => \^count\(2),
      I3 => countMulti_reg(2),
      O => \p_16_in__27_carry_i_7_n_0\
    );
\p_16_in__27_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      I2 => \^count\(1),
      I3 => countMulti_reg(1),
      O => \p_16_in__27_carry_i_8_n_0\
    );
p_16_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_16_in_carry_n_0,
      CO(2) => p_16_in_carry_n_1,
      CO(1) => p_16_in_carry_n_2,
      CO(0) => p_16_in_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^count\(4 downto 3),
      DI(0) => '0',
      O(3 downto 1) => \p_0_in__3\(5 downto 3),
      O(0) => \p_0_in__12\(2),
      S(3) => \^count\(5),
      S(2) => p_16_in_carry_i_1_n_0,
      S(1) => p_16_in_carry_i_2_n_0,
      S(0) => \^count\(2)
    );
\p_16_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_16_in_carry_n_0,
      CO(3) => \p_16_in_carry__0_n_0\,
      CO(2) => \p_16_in_carry__0_n_1\,
      CO(1) => \p_16_in_carry__0_n_2\,
      CO(0) => \p_16_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \^count\(9),
      DI(2) => '0',
      DI(1) => \^count\(7),
      DI(0) => '0',
      O(3 downto 0) => \p_0_in__3\(9 downto 6),
      S(3) => \p_16_in_carry__0_i_1_n_0\,
      S(2) => \^count\(8),
      S(1) => \p_16_in_carry__0_i_2_n_0\,
      S(0) => \^count\(6)
    );
\p_16_in_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(9),
      O => \p_16_in_carry__0_i_1_n_0\
    );
\p_16_in_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(7),
      O => \p_16_in_carry__0_i_2_n_0\
    );
\p_16_in_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_16_in_carry__0_n_0\,
      CO(3) => \p_16_in_carry__1_n_0\,
      CO(2) => \p_16_in_carry__1_n_1\,
      CO(1) => \p_16_in_carry__1_n_2\,
      CO(0) => \p_16_in_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^count\(13 downto 11),
      DI(0) => '0',
      O(3 downto 0) => \p_0_in__3\(13 downto 10),
      S(3) => \p_16_in_carry__1_i_1_n_0\,
      S(2) => \p_16_in_carry__1_i_2_n_0\,
      S(1) => \p_16_in_carry__1_i_3_n_0\,
      S(0) => \^count\(10)
    );
\p_16_in_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(13),
      O => \p_16_in_carry__1_i_1_n_0\
    );
\p_16_in_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(12),
      O => \p_16_in_carry__1_i_2_n_0\
    );
\p_16_in_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(11),
      O => \p_16_in_carry__1_i_3_n_0\
    );
\p_16_in_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_16_in_carry__1_n_0\,
      CO(3) => \NLW_p_16_in_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_16_in_carry__2_n_1\,
      CO(1) => \NLW_p_16_in_carry__2_CO_UNCONNECTED\(1),
      CO(0) => \p_16_in_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3 downto 2) => \NLW_p_16_in_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \p_0_in__3\(15 downto 14),
      S(3 downto 2) => B"01",
      S(1 downto 0) => \^count\(15 downto 14)
    );
p_16_in_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(4),
      O => p_16_in_carry_i_1_n_0
    );
p_16_in_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(3),
      O => p_16_in_carry_i_2_n_0
    );
\p_17_in__27_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_17_in__27_carry_n_0\,
      CO(2) => \p_17_in__27_carry_n_1\,
      CO(1) => \p_17_in__27_carry_n_2\,
      CO(0) => \p_17_in__27_carry_n_3\,
      CYINIT => '1',
      DI(3) => \p_17_in__27_carry_i_1_n_0\,
      DI(2) => \p_17_in__27_carry_i_2_n_0\,
      DI(1) => \p_17_in__27_carry_i_3_n_0\,
      DI(0) => \p_17_in__27_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_p_17_in__27_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_17_in__27_carry_i_5_n_0\,
      S(2) => \p_17_in__27_carry_i_6_n_0\,
      S(1) => \p_17_in__27_carry_i_7_n_0\,
      S(0) => \p_17_in__27_carry_i_8_n_0\
    );
\p_17_in__27_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_17_in__27_carry_n_0\,
      CO(3) => \p_17_in__27_carry__0_n_0\,
      CO(2) => \p_17_in__27_carry__0_n_1\,
      CO(1) => \p_17_in__27_carry__0_n_2\,
      CO(0) => \p_17_in__27_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_17_in__27_carry__0_i_1_n_0\,
      DI(2) => \p_17_in__27_carry__0_i_2_n_0\,
      DI(1) => \p_17_in__27_carry__0_i_3_n_0\,
      DI(0) => \p_17_in__27_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_17_in__27_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_17_in__27_carry__0_i_5_n_0\,
      S(2) => \p_17_in__27_carry__0_i_6_n_0\,
      S(1) => \p_17_in__27_carry__0_i_7_n_0\,
      S(0) => \p_17_in__27_carry__0_i_8_n_0\
    );
\p_17_in__27_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \countMulti_reg__0\(14),
      I1 => \p_0_in__6\(14),
      I2 => \p_0_in__6\(15),
      I3 => \countMulti_reg__0\(15),
      O => \p_17_in__27_carry__0_i_1_n_0\
    );
\p_17_in__27_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \countMulti_reg__0\(12),
      I1 => \p_0_in__6\(12),
      I2 => \p_0_in__6\(13),
      I3 => \countMulti_reg__0\(13),
      O => \p_17_in__27_carry__0_i_2_n_0\
    );
\p_17_in__27_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(10),
      I1 => \p_0_in__6\(10),
      I2 => \p_0_in__6\(11),
      I3 => countMulti_reg(11),
      O => \p_17_in__27_carry__0_i_3_n_0\
    );
\p_17_in__27_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(8),
      I1 => \p_0_in__6\(8),
      I2 => \p_0_in__6\(9),
      I3 => countMulti_reg(9),
      O => \p_17_in__27_carry__0_i_4_n_0\
    );
\p_17_in__27_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__6\(15),
      I1 => \countMulti_reg__0\(15),
      I2 => \p_0_in__6\(14),
      I3 => \countMulti_reg__0\(14),
      O => \p_17_in__27_carry__0_i_5_n_0\
    );
\p_17_in__27_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__6\(13),
      I1 => \countMulti_reg__0\(13),
      I2 => \p_0_in__6\(12),
      I3 => \countMulti_reg__0\(12),
      O => \p_17_in__27_carry__0_i_6_n_0\
    );
\p_17_in__27_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__6\(11),
      I1 => countMulti_reg(11),
      I2 => \p_0_in__6\(10),
      I3 => countMulti_reg(10),
      O => \p_17_in__27_carry__0_i_7_n_0\
    );
\p_17_in__27_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__6\(9),
      I1 => countMulti_reg(9),
      I2 => \p_0_in__6\(8),
      I3 => countMulti_reg(8),
      O => \p_17_in__27_carry__0_i_8_n_0\
    );
\p_17_in__27_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_17_in__27_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_17_in__27_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_17_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_17_in__27_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_p_17_in__27_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \p_17_in__27_carry__1_i_2_n_0\
    );
\p_17_in__27_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_17_in_carry__2_n_1\,
      O => \p_17_in__27_carry__1_i_1_n_0\
    );
\p_17_in__27_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_17_in_carry__2_n_1\,
      O => \p_17_in__27_carry__1_i_2_n_0\
    );
\p_17_in__27_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(6),
      I1 => \p_0_in__6\(6),
      I2 => \p_0_in__6\(7),
      I3 => countMulti_reg(7),
      O => \p_17_in__27_carry_i_1_n_0\
    );
\p_17_in__27_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(4),
      I1 => \p_0_in__6\(4),
      I2 => \p_0_in__6\(5),
      I3 => countMulti_reg(5),
      O => \p_17_in__27_carry_i_2_n_0\
    );
\p_17_in__27_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(2),
      I1 => \^count\(2),
      I2 => \p_0_in__6\(3),
      I3 => countMulti_reg(3),
      O => \p_17_in__27_carry_i_3_n_0\
    );
\p_17_in__27_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      I2 => \^count\(1),
      I3 => countMulti_reg(1),
      O => \p_17_in__27_carry_i_4_n_0\
    );
\p_17_in__27_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__6\(7),
      I1 => countMulti_reg(7),
      I2 => \p_0_in__6\(6),
      I3 => countMulti_reg(6),
      O => \p_17_in__27_carry_i_5_n_0\
    );
\p_17_in__27_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__6\(5),
      I1 => countMulti_reg(5),
      I2 => \p_0_in__6\(4),
      I3 => countMulti_reg(4),
      O => \p_17_in__27_carry_i_6_n_0\
    );
\p_17_in__27_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__6\(3),
      I1 => countMulti_reg(3),
      I2 => \^count\(2),
      I3 => countMulti_reg(2),
      O => \p_17_in__27_carry_i_7_n_0\
    );
\p_17_in__27_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      I2 => \^count\(1),
      I3 => countMulti_reg(1),
      O => \p_17_in__27_carry_i_8_n_0\
    );
p_17_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_17_in_carry_n_0,
      CO(2) => p_17_in_carry_n_1,
      CO(1) => p_17_in_carry_n_2,
      CO(0) => p_17_in_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => \^count\(5 downto 3),
      DI(0) => '0',
      O(3 downto 1) => \p_0_in__6\(5 downto 3),
      O(0) => NLW_p_17_in_carry_O_UNCONNECTED(0),
      S(3) => p_17_in_carry_i_1_n_0,
      S(2) => p_17_in_carry_i_2_n_0,
      S(1) => p_17_in_carry_i_3_n_0,
      S(0) => \^count\(2)
    );
\p_17_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_17_in_carry_n_0,
      CO(3) => \p_17_in_carry__0_n_0\,
      CO(2) => \p_17_in_carry__0_n_1\,
      CO(1) => \p_17_in_carry__0_n_2\,
      CO(0) => \p_17_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^count\(6),
      O(3 downto 0) => \p_0_in__6\(9 downto 6),
      S(3 downto 1) => \^count\(9 downto 7),
      S(0) => \p_17_in_carry__0_i_1_n_0\
    );
\p_17_in_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(6),
      O => \p_17_in_carry__0_i_1_n_0\
    );
\p_17_in_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_17_in_carry__0_n_0\,
      CO(3) => \p_17_in_carry__1_n_0\,
      CO(2) => \p_17_in_carry__1_n_1\,
      CO(1) => \p_17_in_carry__1_n_2\,
      CO(0) => \p_17_in_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \^count\(13),
      DI(2) => '0',
      DI(1 downto 0) => \^count\(11 downto 10),
      O(3 downto 0) => \p_0_in__6\(13 downto 10),
      S(3) => \p_17_in_carry__1_i_1_n_0\,
      S(2) => \^count\(12),
      S(1) => \p_17_in_carry__1_i_2_n_0\,
      S(0) => \p_17_in_carry__1_i_3_n_0\
    );
\p_17_in_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(13),
      O => \p_17_in_carry__1_i_1_n_0\
    );
\p_17_in_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(11),
      O => \p_17_in_carry__1_i_2_n_0\
    );
\p_17_in_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(10),
      O => \p_17_in_carry__1_i_3_n_0\
    );
\p_17_in_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_17_in_carry__1_n_0\,
      CO(3) => \NLW_p_17_in_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_17_in_carry__2_n_1\,
      CO(1) => \NLW_p_17_in_carry__2_CO_UNCONNECTED\(1),
      CO(0) => \p_17_in_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^count\(14),
      O(3 downto 2) => \NLW_p_17_in_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \p_0_in__6\(15 downto 14),
      S(3 downto 2) => B"01",
      S(1) => \p_17_in_carry__2_i_1_n_0\,
      S(0) => \p_17_in_carry__2_i_2_n_0\
    );
\p_17_in_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(15),
      O => \p_17_in_carry__2_i_1_n_0\
    );
\p_17_in_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(14),
      O => \p_17_in_carry__2_i_2_n_0\
    );
p_17_in_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(5),
      O => p_17_in_carry_i_1_n_0
    );
p_17_in_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(4),
      O => p_17_in_carry_i_2_n_0
    );
p_17_in_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(3),
      O => p_17_in_carry_i_3_n_0
    );
\p_19_in__29_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_19_in__29_carry_n_0\,
      CO(2) => \p_19_in__29_carry_n_1\,
      CO(1) => \p_19_in__29_carry_n_2\,
      CO(0) => \p_19_in__29_carry_n_3\,
      CYINIT => '1',
      DI(3) => \p_19_in__29_carry_i_1_n_0\,
      DI(2) => \p_19_in__29_carry_i_2_n_0\,
      DI(1) => \p_19_in__29_carry_i_3_n_0\,
      DI(0) => \p_19_in__29_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_p_19_in__29_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_19_in__29_carry_i_5_n_0\,
      S(2) => \p_19_in__29_carry_i_6_n_0\,
      S(1) => \p_19_in__29_carry_i_7_n_0\,
      S(0) => \p_19_in__29_carry_i_8_n_0\
    );
\p_19_in__29_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_19_in__29_carry_n_0\,
      CO(3) => \p_19_in__29_carry__0_n_0\,
      CO(2) => \p_19_in__29_carry__0_n_1\,
      CO(1) => \p_19_in__29_carry__0_n_2\,
      CO(0) => \p_19_in__29_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_19_in__29_carry__0_i_1_n_0\,
      DI(2) => \p_19_in__29_carry__0_i_2_n_0\,
      DI(1) => \p_19_in__29_carry__0_i_3_n_0\,
      DI(0) => \p_19_in__29_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_19_in__29_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_19_in__29_carry__0_i_5_n_0\,
      S(2) => \p_19_in__29_carry__0_i_6_n_0\,
      S(1) => \p_19_in__29_carry__0_i_7_n_0\,
      S(0) => \p_19_in__29_carry__0_i_8_n_0\
    );
\p_19_in__29_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__1\(14),
      I1 => \countMulti_reg__0\(14),
      I2 => \countMulti_reg__0\(15),
      I3 => \p_0_in__1\(15),
      O => \p_19_in__29_carry__0_i_1_n_0\
    );
\p_19_in__29_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__1\(12),
      I1 => \countMulti_reg__0\(12),
      I2 => \countMulti_reg__0\(13),
      I3 => \p_0_in__1\(13),
      O => \p_19_in__29_carry__0_i_2_n_0\
    );
\p_19_in__29_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__1\(10),
      I1 => countMulti_reg(10),
      I2 => countMulti_reg(11),
      I3 => \p_0_in__1\(11),
      O => \p_19_in__29_carry__0_i_3_n_0\
    );
\p_19_in__29_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__1\(8),
      I1 => countMulti_reg(8),
      I2 => countMulti_reg(9),
      I3 => \p_0_in__1\(9),
      O => \p_19_in__29_carry__0_i_4_n_0\
    );
\p_19_in__29_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_0_in__1\(15),
      I2 => \p_0_in__1\(14),
      I3 => \countMulti_reg__0\(14),
      O => \p_19_in__29_carry__0_i_5_n_0\
    );
\p_19_in__29_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \countMulti_reg__0\(13),
      I1 => \p_0_in__1\(13),
      I2 => \p_0_in__1\(12),
      I3 => \countMulti_reg__0\(12),
      O => \p_19_in__29_carry__0_i_6_n_0\
    );
\p_19_in__29_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(11),
      I1 => \p_0_in__1\(11),
      I2 => \p_0_in__1\(10),
      I3 => countMulti_reg(10),
      O => \p_19_in__29_carry__0_i_7_n_0\
    );
\p_19_in__29_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(9),
      I1 => \p_0_in__1\(9),
      I2 => \p_0_in__1\(8),
      I3 => countMulti_reg(8),
      O => \p_19_in__29_carry__0_i_8_n_0\
    );
\p_19_in__29_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_19_in__29_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_19_in__29_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_19_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_19_in__29_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_p_19_in__29_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \p_19_in__29_carry__1_i_2_n_0\
    );
\p_19_in__29_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_19_in_carry__2_n_0\,
      I1 => \countMulti_reg__0\(15),
      O => \p_19_in__29_carry__1_i_1_n_0\
    );
\p_19_in__29_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_19_in_carry__2_n_0\,
      I1 => \countMulti_reg__0\(15),
      O => \p_19_in__29_carry__1_i_2_n_0\
    );
\p_19_in__29_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__1\(6),
      I1 => countMulti_reg(6),
      I2 => countMulti_reg(7),
      I3 => \p_0_in__1\(7),
      O => \p_19_in__29_carry_i_1_n_0\
    );
\p_19_in__29_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__1\(4),
      I1 => countMulti_reg(4),
      I2 => countMulti_reg(5),
      I3 => \p_0_in__1\(5),
      O => \p_19_in__29_carry_i_2_n_0\
    );
\p_19_in__29_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__1\(2),
      I1 => countMulti_reg(2),
      I2 => countMulti_reg(3),
      I3 => \p_0_in__1\(3),
      O => \p_19_in__29_carry_i_3_n_0\
    );
\p_19_in__29_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^count\(1),
      I1 => countMulti_reg(1),
      I2 => \^count\(0),
      I3 => countMulti_reg(0),
      O => \p_19_in__29_carry_i_4_n_0\
    );
\p_19_in__29_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(7),
      I1 => \p_0_in__1\(7),
      I2 => \p_0_in__1\(6),
      I3 => countMulti_reg(6),
      O => \p_19_in__29_carry_i_5_n_0\
    );
\p_19_in__29_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(5),
      I1 => \p_0_in__1\(5),
      I2 => \p_0_in__1\(4),
      I3 => countMulti_reg(4),
      O => \p_19_in__29_carry_i_6_n_0\
    );
\p_19_in__29_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(3),
      I1 => \p_0_in__1\(3),
      I2 => \p_0_in__1\(2),
      I3 => countMulti_reg(2),
      O => \p_19_in__29_carry_i_7_n_0\
    );
\p_19_in__29_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^count\(1),
      I1 => countMulti_reg(0),
      I2 => \^count\(0),
      I3 => countMulti_reg(1),
      O => \p_19_in__29_carry_i_8_n_0\
    );
p_19_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_19_in_carry_n_0,
      CO(2) => p_19_in_carry_n_1,
      CO(1) => p_19_in_carry_n_2,
      CO(0) => p_19_in_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => \^count\(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => \p_0_in__1\(4 downto 2),
      O(0) => \p_0_in__0\(1),
      S(3) => p_19_in_carry_i_1_n_0,
      S(2) => p_19_in_carry_i_2_n_0,
      S(1) => p_19_in_carry_i_3_n_0,
      S(0) => \^count\(1)
    );
\p_19_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_19_in_carry_n_0,
      CO(3) => \p_19_in_carry__0_n_0\,
      CO(2) => \p_19_in_carry__0_n_1\,
      CO(1) => \p_19_in_carry__0_n_2\,
      CO(0) => \p_19_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^count\(6),
      DI(0) => '0',
      O(3 downto 0) => \p_0_in__1\(8 downto 5),
      S(3 downto 2) => \^count\(8 downto 7),
      S(1) => \p_19_in_carry__0_i_1_n_0\,
      S(0) => \^count\(5)
    );
\p_19_in_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(6),
      O => \p_19_in_carry__0_i_1_n_0\
    );
\p_19_in_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_19_in_carry__0_n_0\,
      CO(3) => \p_19_in_carry__1_n_0\,
      CO(2) => \p_19_in_carry__1_n_1\,
      CO(1) => \p_19_in_carry__1_n_2\,
      CO(0) => \p_19_in_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^count\(10),
      DI(0) => '0',
      O(3 downto 0) => \p_0_in__1\(12 downto 9),
      S(3 downto 2) => \^count\(12 downto 11),
      S(1) => \p_19_in_carry__1_i_1_n_0\,
      S(0) => \^count\(9)
    );
\p_19_in_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(10),
      O => \p_19_in_carry__1_i_1_n_0\
    );
\p_19_in_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_19_in_carry__1_n_0\,
      CO(3) => \p_19_in_carry__2_n_0\,
      CO(2) => \NLW_p_19_in_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \p_19_in_carry__2_n_2\,
      CO(0) => \p_19_in_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"01",
      DI(1) => \^count\(14),
      DI(0) => '0',
      O(3) => \NLW_p_19_in_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \p_0_in__1\(15 downto 13),
      S(3) => '1',
      S(2) => \^count\(15),
      S(1) => \p_19_in_carry__2_i_1_n_0\,
      S(0) => \^count\(13)
    );
\p_19_in_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(14),
      O => \p_19_in_carry__2_i_1_n_0\
    );
p_19_in_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(4),
      O => p_19_in_carry_i_1_n_0
    );
p_19_in_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(3),
      O => p_19_in_carry_i_2_n_0
    );
p_19_in_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(2),
      O => p_19_in_carry_i_3_n_0
    );
\p_1_in__29_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_1_in__29_carry_n_0\,
      CO(2) => \p_1_in__29_carry_n_1\,
      CO(1) => \p_1_in__29_carry_n_2\,
      CO(0) => \p_1_in__29_carry_n_3\,
      CYINIT => '1',
      DI(3) => \p_1_in__29_carry_i_1_n_0\,
      DI(2) => \p_1_in__29_carry_i_2_n_0\,
      DI(1) => \p_1_in__29_carry_i_3_n_0\,
      DI(0) => \p_1_in__29_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_p_1_in__29_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_1_in__29_carry_i_5_n_0\,
      S(2) => \p_1_in__29_carry_i_6_n_0\,
      S(1) => \p_1_in__29_carry_i_7_n_0\,
      S(0) => \p_1_in__29_carry_i_8_n_0\
    );
\p_1_in__29_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_1_in__29_carry_n_0\,
      CO(3) => \p_1_in__29_carry__0_n_0\,
      CO(2) => \p_1_in__29_carry__0_n_1\,
      CO(1) => \p_1_in__29_carry__0_n_2\,
      CO(0) => \p_1_in__29_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_1_in__29_carry__0_i_1_n_0\,
      DI(2) => \p_1_in__29_carry__0_i_2_n_0\,
      DI(1) => \p_1_in__29_carry__0_i_3_n_0\,
      DI(0) => \p_1_in__29_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_1_in__29_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_1_in__29_carry__0_i_5_n_0\,
      S(2) => \p_1_in__29_carry__0_i_6_n_0\,
      S(1) => \p_1_in__29_carry__0_i_7_n_0\,
      S(0) => \p_1_in__29_carry__0_i_8_n_0\
    );
\p_1_in__29_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__13\(14),
      I1 => \countMulti_reg__0\(14),
      I2 => \countMulti_reg__0\(15),
      I3 => \p_0_in__13\(15),
      O => \p_1_in__29_carry__0_i_1_n_0\
    );
\p_1_in__29_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__13\(12),
      I1 => \countMulti_reg__0\(12),
      I2 => \countMulti_reg__0\(13),
      I3 => \p_0_in__13\(13),
      O => \p_1_in__29_carry__0_i_2_n_0\
    );
\p_1_in__29_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__13\(10),
      I1 => countMulti_reg(10),
      I2 => countMulti_reg(11),
      I3 => \p_0_in__13\(11),
      O => \p_1_in__29_carry__0_i_3_n_0\
    );
\p_1_in__29_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__13\(8),
      I1 => countMulti_reg(8),
      I2 => countMulti_reg(9),
      I3 => \p_0_in__13\(9),
      O => \p_1_in__29_carry__0_i_4_n_0\
    );
\p_1_in__29_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_0_in__13\(15),
      I2 => \p_0_in__13\(14),
      I3 => \countMulti_reg__0\(14),
      O => \p_1_in__29_carry__0_i_5_n_0\
    );
\p_1_in__29_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \countMulti_reg__0\(13),
      I1 => \p_0_in__13\(13),
      I2 => \p_0_in__13\(12),
      I3 => \countMulti_reg__0\(12),
      O => \p_1_in__29_carry__0_i_6_n_0\
    );
\p_1_in__29_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(11),
      I1 => \p_0_in__13\(11),
      I2 => \p_0_in__13\(10),
      I3 => countMulti_reg(10),
      O => \p_1_in__29_carry__0_i_7_n_0\
    );
\p_1_in__29_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(9),
      I1 => \p_0_in__13\(9),
      I2 => \p_0_in__13\(8),
      I3 => countMulti_reg(8),
      O => \p_1_in__29_carry__0_i_8_n_0\
    );
\p_1_in__29_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_1_in__29_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_1_in__29_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_1_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_1_in__29_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_p_1_in__29_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \p_1_in__29_carry__1_i_2_n_0\
    );
\p_1_in__29_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_1_in_carry__2_n_0\,
      I1 => \countMulti_reg__0\(15),
      O => \p_1_in__29_carry__1_i_1_n_0\
    );
\p_1_in__29_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in_carry__2_n_0\,
      I1 => \countMulti_reg__0\(15),
      O => \p_1_in__29_carry__1_i_2_n_0\
    );
\p_1_in__29_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__13\(6),
      I1 => countMulti_reg(6),
      I2 => countMulti_reg(7),
      I3 => \p_0_in__13\(7),
      O => \p_1_in__29_carry_i_1_n_0\
    );
\p_1_in__29_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__13\(4),
      I1 => countMulti_reg(4),
      I2 => countMulti_reg(5),
      I3 => \p_0_in__13\(5),
      O => \p_1_in__29_carry_i_2_n_0\
    );
\p_1_in__29_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__13\(2),
      I1 => countMulti_reg(2),
      I2 => countMulti_reg(3),
      I3 => \p_0_in__13\(3),
      O => \p_1_in__29_carry_i_3_n_0\
    );
\p_1_in__29_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^count\(1),
      I1 => countMulti_reg(1),
      I2 => \^count\(0),
      I3 => countMulti_reg(0),
      O => \p_1_in__29_carry_i_4_n_0\
    );
\p_1_in__29_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(7),
      I1 => \p_0_in__13\(7),
      I2 => \p_0_in__13\(6),
      I3 => countMulti_reg(6),
      O => \p_1_in__29_carry_i_5_n_0\
    );
\p_1_in__29_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(5),
      I1 => \p_0_in__13\(5),
      I2 => \p_0_in__13\(4),
      I3 => countMulti_reg(4),
      O => \p_1_in__29_carry_i_6_n_0\
    );
\p_1_in__29_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(3),
      I1 => \p_0_in__13\(3),
      I2 => \p_0_in__13\(2),
      I3 => countMulti_reg(2),
      O => \p_1_in__29_carry_i_7_n_0\
    );
\p_1_in__29_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^count\(1),
      I1 => countMulti_reg(0),
      I2 => \^count\(0),
      I3 => countMulti_reg(1),
      O => \p_1_in__29_carry_i_8_n_0\
    );
p_1_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_1_in_carry_n_0,
      CO(2) => p_1_in_carry_n_1,
      CO(1) => p_1_in_carry_n_2,
      CO(0) => p_1_in_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^count\(2),
      DI(0) => '0',
      O(3 downto 1) => \p_0_in__13\(4 downto 2),
      O(0) => NLW_p_1_in_carry_O_UNCONNECTED(0),
      S(3 downto 2) => \^count\(4 downto 3),
      S(1) => p_1_in_carry_i_1_n_0,
      S(0) => \^count\(1)
    );
\p_1_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_1_in_carry_n_0,
      CO(3) => \p_1_in_carry__0_n_0\,
      CO(2) => \p_1_in_carry__0_n_1\,
      CO(1) => \p_1_in_carry__0_n_2\,
      CO(0) => \p_1_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^count\(8 downto 6),
      DI(0) => '0',
      O(3 downto 0) => \p_0_in__13\(8 downto 5),
      S(3) => \p_1_in_carry__0_i_1_n_0\,
      S(2) => \p_1_in_carry__0_i_2_n_0\,
      S(1) => \p_1_in_carry__0_i_3_n_0\,
      S(0) => \^count\(5)
    );
\p_1_in_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(8),
      O => \p_1_in_carry__0_i_1_n_0\
    );
\p_1_in_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(7),
      O => \p_1_in_carry__0_i_2_n_0\
    );
\p_1_in_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(6),
      O => \p_1_in_carry__0_i_3_n_0\
    );
\p_1_in_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_1_in_carry__0_n_0\,
      CO(3) => \p_1_in_carry__1_n_0\,
      CO(2) => \p_1_in_carry__1_n_1\,
      CO(1) => \p_1_in_carry__1_n_2\,
      CO(0) => \p_1_in_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^count\(11),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \p_0_in__13\(12 downto 9),
      S(3) => \^count\(12),
      S(2) => \p_1_in_carry__1_i_1_n_0\,
      S(1 downto 0) => \^count\(10 downto 9)
    );
\p_1_in_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(11),
      O => \p_1_in_carry__1_i_1_n_0\
    );
\p_1_in_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_1_in_carry__1_n_0\,
      CO(3) => \p_1_in_carry__2_n_0\,
      CO(2) => \NLW_p_1_in_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \p_1_in_carry__2_n_2\,
      CO(0) => \p_1_in_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_p_1_in_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \p_0_in__13\(15 downto 13),
      S(3) => '1',
      S(2 downto 0) => \^count\(15 downto 13)
    );
p_1_in_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(2),
      O => p_1_in_carry_i_1_n_0
    );
\p_20_in__29_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_20_in__29_carry_n_0\,
      CO(2) => \p_20_in__29_carry_n_1\,
      CO(1) => \p_20_in__29_carry_n_2\,
      CO(0) => \p_20_in__29_carry_n_3\,
      CYINIT => '1',
      DI(3) => \p_20_in__29_carry_i_1_n_0\,
      DI(2) => \p_20_in__29_carry_i_2_n_0\,
      DI(1) => \p_20_in__29_carry_i_3_n_0\,
      DI(0) => \p_20_in__29_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_p_20_in__29_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_20_in__29_carry_i_5_n_0\,
      S(2) => \p_20_in__29_carry_i_6_n_0\,
      S(1) => \p_20_in__29_carry_i_7_n_0\,
      S(0) => \p_20_in__29_carry_i_8_n_0\
    );
\p_20_in__29_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_20_in__29_carry_n_0\,
      CO(3) => \p_20_in__29_carry__0_n_0\,
      CO(2) => \p_20_in__29_carry__0_n_1\,
      CO(1) => \p_20_in__29_carry__0_n_2\,
      CO(0) => \p_20_in__29_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_20_in__29_carry__0_i_1_n_0\,
      DI(2) => \p_20_in__29_carry__0_i_2_n_0\,
      DI(1) => \p_20_in__29_carry__0_i_3_n_0\,
      DI(0) => \p_20_in__29_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_20_in__29_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_20_in__29_carry__0_i_5_n_0\,
      S(2) => \p_20_in__29_carry__0_i_6_n_0\,
      S(1) => \p_20_in__29_carry__0_i_7_n_0\,
      S(0) => \p_20_in__29_carry__0_i_8_n_0\
    );
\p_20_in__29_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \countMulti_reg__0\(14),
      I1 => \p_0_in__2\(14),
      I2 => \p_0_in__2\(15),
      I3 => \countMulti_reg__0\(15),
      O => \p_20_in__29_carry__0_i_1_n_0\
    );
\p_20_in__29_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \countMulti_reg__0\(12),
      I1 => \p_0_in__2\(12),
      I2 => \p_0_in__2\(13),
      I3 => \countMulti_reg__0\(13),
      O => \p_20_in__29_carry__0_i_2_n_0\
    );
\p_20_in__29_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(10),
      I1 => \p_0_in__2\(10),
      I2 => \p_0_in__2\(11),
      I3 => countMulti_reg(11),
      O => \p_20_in__29_carry__0_i_3_n_0\
    );
\p_20_in__29_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(8),
      I1 => \p_0_in__2\(8),
      I2 => \p_0_in__2\(9),
      I3 => countMulti_reg(9),
      O => \p_20_in__29_carry__0_i_4_n_0\
    );
\p_20_in__29_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__2\(15),
      I1 => \countMulti_reg__0\(15),
      I2 => \p_0_in__2\(14),
      I3 => \countMulti_reg__0\(14),
      O => \p_20_in__29_carry__0_i_5_n_0\
    );
\p_20_in__29_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__2\(13),
      I1 => \countMulti_reg__0\(13),
      I2 => \p_0_in__2\(12),
      I3 => \countMulti_reg__0\(12),
      O => \p_20_in__29_carry__0_i_6_n_0\
    );
\p_20_in__29_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__2\(11),
      I1 => countMulti_reg(11),
      I2 => \p_0_in__2\(10),
      I3 => countMulti_reg(10),
      O => \p_20_in__29_carry__0_i_7_n_0\
    );
\p_20_in__29_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__2\(9),
      I1 => countMulti_reg(9),
      I2 => \p_0_in__2\(8),
      I3 => countMulti_reg(8),
      O => \p_20_in__29_carry__0_i_8_n_0\
    );
\p_20_in__29_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_20_in__29_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_20_in__29_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_20_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_20_in__29_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_p_20_in__29_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \p_20_in__29_carry__1_i_2_n_0\
    );
\p_20_in__29_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_20_in_carry__2_n_0\,
      O => \p_20_in__29_carry__1_i_1_n_0\
    );
\p_20_in__29_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_20_in_carry__2_n_0\,
      O => \p_20_in__29_carry__1_i_2_n_0\
    );
\p_20_in__29_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(6),
      I1 => \p_0_in__2\(6),
      I2 => \p_0_in__2\(7),
      I3 => countMulti_reg(7),
      O => \p_20_in__29_carry_i_1_n_0\
    );
\p_20_in__29_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(4),
      I1 => \p_0_in__2\(4),
      I2 => \p_0_in__2\(5),
      I3 => countMulti_reg(5),
      O => \p_20_in__29_carry_i_2_n_0\
    );
\p_20_in__29_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(2),
      I1 => \p_0_in__2\(2),
      I2 => \p_0_in__2\(3),
      I3 => countMulti_reg(3),
      O => \p_20_in__29_carry_i_3_n_0\
    );
\p_20_in__29_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^count\(1),
      I1 => countMulti_reg(1),
      I2 => countMulti_reg(0),
      I3 => \^count\(0),
      O => \p_20_in__29_carry_i_4_n_0\
    );
\p_20_in__29_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__2\(7),
      I1 => countMulti_reg(7),
      I2 => \p_0_in__2\(6),
      I3 => countMulti_reg(6),
      O => \p_20_in__29_carry_i_5_n_0\
    );
\p_20_in__29_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__2\(5),
      I1 => countMulti_reg(5),
      I2 => \p_0_in__2\(4),
      I3 => countMulti_reg(4),
      O => \p_20_in__29_carry_i_6_n_0\
    );
\p_20_in__29_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__2\(3),
      I1 => countMulti_reg(3),
      I2 => \p_0_in__2\(2),
      I3 => countMulti_reg(2),
      O => \p_20_in__29_carry_i_7_n_0\
    );
\p_20_in__29_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^count\(1),
      I1 => countMulti_reg(0),
      I2 => \^count\(0),
      I3 => countMulti_reg(1),
      O => \p_20_in__29_carry_i_8_n_0\
    );
p_20_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_20_in_carry_n_0,
      CO(2) => p_20_in_carry_n_1,
      CO(1) => p_20_in_carry_n_2,
      CO(0) => p_20_in_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => \^count\(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => \p_0_in__2\(4 downto 2),
      O(0) => NLW_p_20_in_carry_O_UNCONNECTED(0),
      S(3) => p_20_in_carry_i_1_n_0,
      S(2) => p_20_in_carry_i_2_n_0,
      S(1) => p_20_in_carry_i_3_n_0,
      S(0) => \^count\(1)
    );
\p_20_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_20_in_carry_n_0,
      CO(3) => \p_20_in_carry__0_n_0\,
      CO(2) => \p_20_in_carry__0_n_1\,
      CO(1) => \p_20_in_carry__0_n_2\,
      CO(0) => \p_20_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^count\(5),
      O(3 downto 0) => \p_0_in__2\(8 downto 5),
      S(3 downto 1) => \^count\(8 downto 6),
      S(0) => \p_20_in_carry__0_i_1_n_0\
    );
\p_20_in_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(5),
      O => \p_20_in_carry__0_i_1_n_0\
    );
\p_20_in_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_20_in_carry__0_n_0\,
      CO(3) => \p_20_in_carry__1_n_0\,
      CO(2) => \p_20_in_carry__1_n_1\,
      CO(1) => \p_20_in_carry__1_n_2\,
      CO(0) => \p_20_in_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \^count\(12),
      DI(2) => '0',
      DI(1 downto 0) => \^count\(10 downto 9),
      O(3 downto 0) => \p_0_in__2\(12 downto 9),
      S(3) => \p_20_in_carry__1_i_1_n_0\,
      S(2) => \^count\(11),
      S(1) => \p_20_in_carry__1_i_2_n_0\,
      S(0) => \p_20_in_carry__1_i_3_n_0\
    );
\p_20_in_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(12),
      O => \p_20_in_carry__1_i_1_n_0\
    );
\p_20_in_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(10),
      O => \p_20_in_carry__1_i_2_n_0\
    );
\p_20_in_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(9),
      O => \p_20_in_carry__1_i_3_n_0\
    );
\p_20_in_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_20_in_carry__1_n_0\,
      CO(3) => \p_20_in_carry__2_n_0\,
      CO(2) => \NLW_p_20_in_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \p_20_in_carry__2_n_2\,
      CO(0) => \p_20_in_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^count\(14 downto 13),
      O(3) => \NLW_p_20_in_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \p_0_in__2\(15 downto 13),
      S(3) => '1',
      S(2) => \p_20_in_carry__2_i_1_n_0\,
      S(1) => \p_20_in_carry__2_i_2_n_0\,
      S(0) => \p_20_in_carry__2_i_3_n_0\
    );
\p_20_in_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(15),
      O => \p_20_in_carry__2_i_1_n_0\
    );
\p_20_in_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(14),
      O => \p_20_in_carry__2_i_2_n_0\
    );
\p_20_in_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(13),
      O => \p_20_in_carry__2_i_3_n_0\
    );
p_20_in_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(4),
      O => p_20_in_carry_i_1_n_0
    );
p_20_in_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(3),
      O => p_20_in_carry_i_2_n_0
    );
p_20_in_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(2),
      O => p_20_in_carry_i_3_n_0
    );
\p_22_in__23_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_22_in__23_carry_n_0\,
      CO(2) => \p_22_in__23_carry_n_1\,
      CO(1) => \p_22_in__23_carry_n_2\,
      CO(0) => \p_22_in__23_carry_n_3\,
      CYINIT => '1',
      DI(3) => \p_22_in__23_carry_i_1_n_0\,
      DI(2) => \p_22_in__23_carry_i_2_n_0\,
      DI(1) => \p_22_in__23_carry_i_3_n_0\,
      DI(0) => \p_22_in__23_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_p_22_in__23_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_22_in__23_carry_i_5_n_0\,
      S(2) => \p_22_in__23_carry_i_6_n_0\,
      S(1) => \p_22_in__23_carry_i_7_n_0\,
      S(0) => \p_22_in__23_carry_i_8_n_0\
    );
\p_22_in__23_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_22_in__23_carry_n_0\,
      CO(3) => \p_22_in__23_carry__0_n_0\,
      CO(2) => \p_22_in__23_carry__0_n_1\,
      CO(1) => \p_22_in__23_carry__0_n_2\,
      CO(0) => \p_22_in__23_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_22_in__23_carry__0_i_1_n_0\,
      DI(2) => \p_22_in__23_carry__0_i_2_n_0\,
      DI(1) => \p_22_in__23_carry__0_i_3_n_0\,
      DI(0) => \p_22_in__23_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_22_in__23_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_22_in__23_carry__0_i_5_n_0\,
      S(2) => \p_22_in__23_carry__0_i_6_n_0\,
      S(1) => \p_22_in__23_carry__0_i_7_n_0\,
      S(0) => \p_22_in__23_carry__0_i_8_n_0\
    );
\p_22_in__23_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(14),
      I1 => \countMulti_reg__0\(14),
      I2 => \countMulti_reg__0\(15),
      I3 => p_0_in(15),
      O => \p_22_in__23_carry__0_i_1_n_0\
    );
\p_22_in__23_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(12),
      I1 => \countMulti_reg__0\(12),
      I2 => \countMulti_reg__0\(13),
      I3 => p_0_in(13),
      O => \p_22_in__23_carry__0_i_2_n_0\
    );
\p_22_in__23_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(10),
      I1 => countMulti_reg(10),
      I2 => countMulti_reg(11),
      I3 => p_0_in(11),
      O => \p_22_in__23_carry__0_i_3_n_0\
    );
\p_22_in__23_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(8),
      I1 => countMulti_reg(8),
      I2 => countMulti_reg(9),
      I3 => p_0_in(9),
      O => \p_22_in__23_carry__0_i_4_n_0\
    );
\p_22_in__23_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => p_0_in(15),
      I2 => \countMulti_reg__0\(14),
      I3 => p_0_in(14),
      O => \p_22_in__23_carry__0_i_5_n_0\
    );
\p_22_in__23_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \countMulti_reg__0\(13),
      I1 => p_0_in(13),
      I2 => \countMulti_reg__0\(12),
      I3 => p_0_in(12),
      O => \p_22_in__23_carry__0_i_6_n_0\
    );
\p_22_in__23_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(11),
      I1 => p_0_in(11),
      I2 => countMulti_reg(10),
      I3 => p_0_in(10),
      O => \p_22_in__23_carry__0_i_7_n_0\
    );
\p_22_in__23_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(9),
      I1 => p_0_in(9),
      I2 => countMulti_reg(8),
      I3 => p_0_in(8),
      O => \p_22_in__23_carry__0_i_8_n_0\
    );
\p_22_in__23_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_22_in__23_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_22_in__23_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_22_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_22_in__23_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_p_22_in__23_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \p_22_in__23_carry__1_i_2_n_0\
    );
\p_22_in__23_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_22_in__23_carry__1_i_3_n_3\,
      I1 => \countMulti_reg__0\(15),
      O => \p_22_in__23_carry__1_i_1_n_0\
    );
\p_22_in__23_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_22_in__23_carry__1_i_3_n_3\,
      I1 => \countMulti_reg__0\(15),
      O => \p_22_in__23_carry__1_i_2_n_0\
    );
\p_22_in__23_carry__1_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_22_in_carry__1_n_0\,
      CO(3 downto 1) => \NLW_p_22_in__23_carry__1_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_22_in__23_carry__1_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_22_in__23_carry__1_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\p_22_in__23_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(6),
      I1 => countMulti_reg(6),
      I2 => countMulti_reg(7),
      I3 => p_0_in(7),
      O => \p_22_in__23_carry_i_1_n_0\
    );
\p_22_in__23_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(4),
      I1 => countMulti_reg(4),
      I2 => countMulti_reg(5),
      I3 => p_0_in(5),
      O => \p_22_in__23_carry_i_2_n_0\
    );
\p_22_in__23_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^count\(2),
      I1 => countMulti_reg(2),
      I2 => \^count\(3),
      I3 => countMulti_reg(3),
      O => \p_22_in__23_carry_i_3_n_0\
    );
\p_22_in__23_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^count\(0),
      I1 => countMulti_reg(0),
      I2 => countMulti_reg(1),
      I3 => \^count\(1),
      O => \p_22_in__23_carry_i_4_n_0\
    );
\p_22_in__23_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(7),
      I1 => p_0_in(7),
      I2 => countMulti_reg(6),
      I3 => p_0_in(6),
      O => \p_22_in__23_carry_i_5_n_0\
    );
\p_22_in__23_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(5),
      I1 => p_0_in(5),
      I2 => countMulti_reg(4),
      I3 => p_0_in(4),
      O => \p_22_in__23_carry_i_6_n_0\
    );
\p_22_in__23_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^count\(3),
      I1 => countMulti_reg(3),
      I2 => \^count\(2),
      I3 => countMulti_reg(2),
      O => \p_22_in__23_carry_i_7_n_0\
    );
\p_22_in__23_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      I2 => \^count\(1),
      I3 => countMulti_reg(1),
      O => \p_22_in__23_carry_i_8_n_0\
    );
p_22_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_22_in_carry_n_0,
      CO(2) => p_22_in_carry_n_1,
      CO(1) => p_22_in_carry_n_2,
      CO(0) => p_22_in_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^count\(5),
      DI(0) => '0',
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3 downto 2) => \^count\(7 downto 6),
      S(1) => p_22_in_carry_i_1_n_0,
      S(0) => \^count\(4)
    );
\p_22_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_22_in_carry_n_0,
      CO(3) => \p_22_in_carry__0_n_0\,
      CO(2) => \p_22_in_carry__0_n_1\,
      CO(1) => \p_22_in_carry__0_n_2\,
      CO(0) => \p_22_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^count\(11 downto 9),
      DI(0) => '0',
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \p_22_in_carry__0_i_1_n_0\,
      S(2) => \p_22_in_carry__0_i_2_n_0\,
      S(1) => \p_22_in_carry__0_i_3_n_0\,
      S(0) => \^count\(8)
    );
\p_22_in_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(11),
      O => \p_22_in_carry__0_i_1_n_0\
    );
\p_22_in_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(10),
      O => \p_22_in_carry__0_i_2_n_0\
    );
\p_22_in_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(9),
      O => \p_22_in_carry__0_i_3_n_0\
    );
\p_22_in_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_22_in_carry__0_n_0\,
      CO(3) => \p_22_in_carry__1_n_0\,
      CO(2) => \p_22_in_carry__1_n_1\,
      CO(1) => \p_22_in_carry__1_n_2\,
      CO(0) => \p_22_in_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => \^count\(14),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => p_0_in(15 downto 12),
      S(3) => \^count\(15),
      S(2) => \p_22_in_carry__1_i_1_n_0\,
      S(1 downto 0) => \^count\(13 downto 12)
    );
\p_22_in_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(14),
      O => \p_22_in_carry__1_i_1_n_0\
    );
p_22_in_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(5),
      O => p_22_in_carry_i_1_n_0
    );
p_23_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_23_in_carry_n_0,
      CO(2) => p_23_in_carry_n_1,
      CO(1) => p_23_in_carry_n_2,
      CO(0) => p_23_in_carry_n_3,
      CYINIT => '1',
      DI(3) => p_23_in_carry_i_1_n_0,
      DI(2) => p_23_in_carry_i_2_n_0,
      DI(1) => p_23_in_carry_i_3_n_0,
      DI(0) => p_23_in_carry_i_4_n_0,
      O(3 downto 0) => NLW_p_23_in_carry_O_UNCONNECTED(3 downto 0),
      S(3) => p_23_in_carry_i_5_n_0,
      S(2) => p_23_in_carry_i_6_n_0,
      S(1) => p_23_in_carry_i_7_n_0,
      S(0) => p_23_in_carry_i_8_n_0
    );
\p_23_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_23_in_carry_n_0,
      CO(3) => p_23_in,
      CO(2) => \p_23_in_carry__0_n_1\,
      CO(1) => \p_23_in_carry__0_n_2\,
      CO(0) => \p_23_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_23_in_carry__0_i_1_n_0\,
      DI(2) => \p_23_in_carry__0_i_2_n_0\,
      DI(1) => \p_23_in_carry__0_i_3_n_0\,
      DI(0) => \p_23_in_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_23_in_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_23_in_carry__0_i_5_n_0\,
      S(2) => \p_23_in_carry__0_i_6_n_0\,
      S(1) => \p_23_in_carry__0_i_7_n_0\,
      S(0) => \p_23_in_carry__0_i_8_n_0\
    );
\p_23_in_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \countMulti_reg__0\(14),
      I1 => \^count\(14),
      I2 => \countMulti_reg__0\(15),
      I3 => \^count\(15),
      O => \p_23_in_carry__0_i_1_n_0\
    );
\p_23_in_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \countMulti_reg__0\(12),
      I1 => \^count\(12),
      I2 => \^count\(13),
      I3 => \countMulti_reg__0\(13),
      O => \p_23_in_carry__0_i_2_n_0\
    );
\p_23_in_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(10),
      I1 => \^count\(10),
      I2 => \^count\(11),
      I3 => countMulti_reg(11),
      O => \p_23_in_carry__0_i_3_n_0\
    );
\p_23_in_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(8),
      I1 => \^count\(8),
      I2 => \^count\(9),
      I3 => countMulti_reg(9),
      O => \p_23_in_carry__0_i_4_n_0\
    );
\p_23_in_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \^count\(15),
      I2 => \countMulti_reg__0\(14),
      I3 => \^count\(14),
      O => \p_23_in_carry__0_i_5_n_0\
    );
\p_23_in_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^count\(13),
      I1 => \countMulti_reg__0\(13),
      I2 => \^count\(12),
      I3 => \countMulti_reg__0\(12),
      O => \p_23_in_carry__0_i_6_n_0\
    );
\p_23_in_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^count\(11),
      I1 => countMulti_reg(11),
      I2 => \^count\(10),
      I3 => countMulti_reg(10),
      O => \p_23_in_carry__0_i_7_n_0\
    );
\p_23_in_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^count\(9),
      I1 => countMulti_reg(9),
      I2 => \^count\(8),
      I3 => countMulti_reg(8),
      O => \p_23_in_carry__0_i_8_n_0\
    );
p_23_in_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(6),
      I1 => \^count\(6),
      I2 => \^count\(7),
      I3 => countMulti_reg(7),
      O => p_23_in_carry_i_1_n_0
    );
p_23_in_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(4),
      I1 => \^count\(4),
      I2 => \^count\(5),
      I3 => countMulti_reg(5),
      O => p_23_in_carry_i_2_n_0
    );
p_23_in_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(2),
      I1 => \^count\(2),
      I2 => \^count\(3),
      I3 => countMulti_reg(3),
      O => p_23_in_carry_i_3_n_0
    );
p_23_in_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      I2 => \^count\(1),
      I3 => countMulti_reg(1),
      O => p_23_in_carry_i_4_n_0
    );
p_23_in_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^count\(7),
      I1 => countMulti_reg(7),
      I2 => \^count\(6),
      I3 => countMulti_reg(6),
      O => p_23_in_carry_i_5_n_0
    );
p_23_in_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^count\(5),
      I1 => countMulti_reg(5),
      I2 => \^count\(4),
      I3 => countMulti_reg(4),
      O => p_23_in_carry_i_6_n_0
    );
p_23_in_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^count\(3),
      I1 => countMulti_reg(3),
      I2 => \^count\(2),
      I3 => countMulti_reg(2),
      O => p_23_in_carry_i_7_n_0
    );
p_23_in_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      I2 => \^count\(1),
      I3 => countMulti_reg(1),
      O => p_23_in_carry_i_8_n_0
    );
\p_2_in__29_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_2_in__29_carry_n_0\,
      CO(2) => \p_2_in__29_carry_n_1\,
      CO(1) => \p_2_in__29_carry_n_2\,
      CO(0) => \p_2_in__29_carry_n_3\,
      CYINIT => '1',
      DI(3) => \p_2_in__29_carry_i_1_n_0\,
      DI(2) => \p_2_in__29_carry_i_2_n_0\,
      DI(1) => \p_2_in__29_carry_i_3_n_0\,
      DI(0) => \p_2_in__29_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_p_2_in__29_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_2_in__29_carry_i_5_n_0\,
      S(2) => \p_2_in__29_carry_i_6_n_0\,
      S(1) => \p_2_in__29_carry_i_7_n_0\,
      S(0) => \p_2_in__29_carry_i_8_n_0\
    );
\p_2_in__29_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_2_in__29_carry_n_0\,
      CO(3) => \p_2_in__29_carry__0_n_0\,
      CO(2) => \p_2_in__29_carry__0_n_1\,
      CO(1) => \p_2_in__29_carry__0_n_2\,
      CO(0) => \p_2_in__29_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_2_in__29_carry__0_i_1_n_0\,
      DI(2) => \p_2_in__29_carry__0_i_2_n_0\,
      DI(1) => \p_2_in__29_carry__0_i_3_n_0\,
      DI(0) => \p_2_in__29_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_2_in__29_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_2_in__29_carry__0_i_5_n_0\,
      S(2) => \p_2_in__29_carry__0_i_6_n_0\,
      S(1) => \p_2_in__29_carry__0_i_7_n_0\,
      S(0) => \p_2_in__29_carry__0_i_8_n_0\
    );
\p_2_in__29_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \countMulti_reg__0\(14),
      I1 => \p_0_in__0\(14),
      I2 => \p_0_in__0\(15),
      I3 => \countMulti_reg__0\(15),
      O => \p_2_in__29_carry__0_i_1_n_0\
    );
\p_2_in__29_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \countMulti_reg__0\(12),
      I1 => \p_0_in__0\(12),
      I2 => \p_0_in__0\(13),
      I3 => \countMulti_reg__0\(13),
      O => \p_2_in__29_carry__0_i_2_n_0\
    );
\p_2_in__29_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(10),
      I1 => \p_0_in__0\(10),
      I2 => \p_0_in__0\(11),
      I3 => countMulti_reg(11),
      O => \p_2_in__29_carry__0_i_3_n_0\
    );
\p_2_in__29_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(8),
      I1 => \p_0_in__0\(8),
      I2 => \p_0_in__0\(9),
      I3 => countMulti_reg(9),
      O => \p_2_in__29_carry__0_i_4_n_0\
    );
\p_2_in__29_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__0\(15),
      I1 => \countMulti_reg__0\(15),
      I2 => \p_0_in__0\(14),
      I3 => \countMulti_reg__0\(14),
      O => \p_2_in__29_carry__0_i_5_n_0\
    );
\p_2_in__29_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__0\(13),
      I1 => \countMulti_reg__0\(13),
      I2 => \p_0_in__0\(12),
      I3 => \countMulti_reg__0\(12),
      O => \p_2_in__29_carry__0_i_6_n_0\
    );
\p_2_in__29_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__0\(11),
      I1 => countMulti_reg(11),
      I2 => \p_0_in__0\(10),
      I3 => countMulti_reg(10),
      O => \p_2_in__29_carry__0_i_7_n_0\
    );
\p_2_in__29_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__0\(9),
      I1 => countMulti_reg(9),
      I2 => \p_0_in__0\(8),
      I3 => countMulti_reg(8),
      O => \p_2_in__29_carry__0_i_8_n_0\
    );
\p_2_in__29_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_2_in__29_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_2_in__29_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_2_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_2_in__29_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_p_2_in__29_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \p_2_in__29_carry__1_i_2_n_0\
    );
\p_2_in__29_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_2_in_carry__2_n_0\,
      O => \p_2_in__29_carry__1_i_1_n_0\
    );
\p_2_in__29_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_2_in_carry__2_n_0\,
      O => \p_2_in__29_carry__1_i_2_n_0\
    );
\p_2_in__29_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(6),
      I1 => \p_0_in__0\(6),
      I2 => \p_0_in__0\(7),
      I3 => countMulti_reg(7),
      O => \p_2_in__29_carry_i_1_n_0\
    );
\p_2_in__29_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(4),
      I1 => \p_0_in__0\(4),
      I2 => \p_0_in__0\(5),
      I3 => countMulti_reg(5),
      O => \p_2_in__29_carry_i_2_n_0\
    );
\p_2_in__29_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(2),
      I1 => \p_0_in__0\(2),
      I2 => \p_0_in__0\(3),
      I3 => countMulti_reg(3),
      O => \p_2_in__29_carry_i_3_n_0\
    );
\p_2_in__29_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \p_0_in__0\(1),
      I1 => countMulti_reg(1),
      I2 => countMulti_reg(0),
      I3 => \^count\(0),
      O => \p_2_in__29_carry_i_4_n_0\
    );
\p_2_in__29_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__0\(7),
      I1 => countMulti_reg(7),
      I2 => \p_0_in__0\(6),
      I3 => countMulti_reg(6),
      O => \p_2_in__29_carry_i_5_n_0\
    );
\p_2_in__29_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__0\(5),
      I1 => countMulti_reg(5),
      I2 => \p_0_in__0\(4),
      I3 => countMulti_reg(4),
      O => \p_2_in__29_carry_i_6_n_0\
    );
\p_2_in__29_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__0\(3),
      I1 => countMulti_reg(3),
      I2 => \p_0_in__0\(2),
      I3 => countMulti_reg(2),
      O => \p_2_in__29_carry_i_7_n_0\
    );
\p_2_in__29_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \p_0_in__0\(1),
      I1 => countMulti_reg(0),
      I2 => \^count\(0),
      I3 => countMulti_reg(1),
      O => \p_2_in__29_carry_i_8_n_0\
    );
p_2_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_2_in_carry_n_0,
      CO(2) => p_2_in_carry_n_1,
      CO(1) => p_2_in_carry_n_2,
      CO(0) => p_2_in_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^count\(2),
      DI(0) => '0',
      O(3 downto 1) => \p_0_in__0\(4 downto 2),
      O(0) => NLW_p_2_in_carry_O_UNCONNECTED(0),
      S(3 downto 2) => \^count\(4 downto 3),
      S(1) => p_2_in_carry_i_1_n_0,
      S(0) => \^count\(1)
    );
\p_2_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_2_in_carry_n_0,
      CO(3) => \p_2_in_carry__0_n_0\,
      CO(2) => \p_2_in_carry__0_n_1\,
      CO(1) => \p_2_in_carry__0_n_2\,
      CO(0) => \p_2_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^count\(8 downto 7),
      DI(1) => '0',
      DI(0) => \^count\(5),
      O(3 downto 0) => \p_0_in__0\(8 downto 5),
      S(3) => \p_2_in_carry__0_i_1_n_0\,
      S(2) => \p_2_in_carry__0_i_2_n_0\,
      S(1) => \^count\(6),
      S(0) => \p_2_in_carry__0_i_3_n_0\
    );
\p_2_in_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(8),
      O => \p_2_in_carry__0_i_1_n_0\
    );
\p_2_in_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(7),
      O => \p_2_in_carry__0_i_2_n_0\
    );
\p_2_in_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(5),
      O => \p_2_in_carry__0_i_3_n_0\
    );
\p_2_in_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_2_in_carry__0_n_0\,
      CO(3) => \p_2_in_carry__1_n_0\,
      CO(2) => \p_2_in_carry__1_n_1\,
      CO(1) => \p_2_in_carry__1_n_2\,
      CO(0) => \p_2_in_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^count\(12 downto 11),
      DI(1) => '0',
      DI(0) => \^count\(9),
      O(3 downto 0) => \p_0_in__0\(12 downto 9),
      S(3) => \p_2_in_carry__1_i_1_n_0\,
      S(2) => \p_2_in_carry__1_i_2_n_0\,
      S(1) => \^count\(10),
      S(0) => \p_2_in_carry__1_i_3_n_0\
    );
\p_2_in_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(12),
      O => \p_2_in_carry__1_i_1_n_0\
    );
\p_2_in_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(11),
      O => \p_2_in_carry__1_i_2_n_0\
    );
\p_2_in_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(9),
      O => \p_2_in_carry__1_i_3_n_0\
    );
\p_2_in_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_2_in_carry__1_n_0\,
      CO(3) => \p_2_in_carry__2_n_0\,
      CO(2) => \NLW_p_2_in_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \p_2_in_carry__2_n_2\,
      CO(0) => \p_2_in_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^count\(13),
      O(3) => \NLW_p_2_in_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \p_0_in__0\(15 downto 13),
      S(3) => '1',
      S(2) => \p_2_in_carry__2_i_1_n_0\,
      S(1) => \^count\(14),
      S(0) => \p_2_in_carry__2_i_2_n_0\
    );
\p_2_in_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(15),
      O => \p_2_in_carry__2_i_1_n_0\
    );
\p_2_in_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(13),
      O => \p_2_in_carry__2_i_2_n_0\
    );
p_2_in_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(2),
      O => p_2_in_carry_i_1_n_0
    );
\p_4_in__27_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_4_in__27_carry_n_0\,
      CO(2) => \p_4_in__27_carry_n_1\,
      CO(1) => \p_4_in__27_carry_n_2\,
      CO(0) => \p_4_in__27_carry_n_3\,
      CYINIT => '1',
      DI(3) => \p_4_in__27_carry_i_1_n_0\,
      DI(2) => \p_4_in__27_carry_i_2_n_0\,
      DI(1) => \p_4_in__27_carry_i_3_n_0\,
      DI(0) => \p_4_in__27_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_p_4_in__27_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_4_in__27_carry_i_5_n_0\,
      S(2) => \p_4_in__27_carry_i_6_n_0\,
      S(1) => \p_4_in__27_carry_i_7_n_0\,
      S(0) => \p_4_in__27_carry_i_8_n_0\
    );
\p_4_in__27_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_4_in__27_carry_n_0\,
      CO(3) => \p_4_in__27_carry__0_n_0\,
      CO(2) => \p_4_in__27_carry__0_n_1\,
      CO(1) => \p_4_in__27_carry__0_n_2\,
      CO(0) => \p_4_in__27_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_4_in__27_carry__0_i_1_n_0\,
      DI(2) => \p_4_in__27_carry__0_i_2_n_0\,
      DI(1) => \p_4_in__27_carry__0_i_3_n_0\,
      DI(0) => \p_4_in__27_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_4_in__27_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_4_in__27_carry__0_i_5_n_0\,
      S(2) => \p_4_in__27_carry__0_i_6_n_0\,
      S(1) => \p_4_in__27_carry__0_i_7_n_0\,
      S(0) => \p_4_in__27_carry__0_i_8_n_0\
    );
\p_4_in__27_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__12\(14),
      I1 => \countMulti_reg__0\(14),
      I2 => \countMulti_reg__0\(15),
      I3 => \p_0_in__12\(15),
      O => \p_4_in__27_carry__0_i_1_n_0\
    );
\p_4_in__27_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__12\(12),
      I1 => \countMulti_reg__0\(12),
      I2 => \countMulti_reg__0\(13),
      I3 => \p_0_in__12\(13),
      O => \p_4_in__27_carry__0_i_2_n_0\
    );
\p_4_in__27_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__12\(10),
      I1 => countMulti_reg(10),
      I2 => countMulti_reg(11),
      I3 => \p_0_in__12\(11),
      O => \p_4_in__27_carry__0_i_3_n_0\
    );
\p_4_in__27_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__12\(8),
      I1 => countMulti_reg(8),
      I2 => countMulti_reg(9),
      I3 => \p_0_in__12\(9),
      O => \p_4_in__27_carry__0_i_4_n_0\
    );
\p_4_in__27_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_0_in__12\(15),
      I2 => \p_0_in__12\(14),
      I3 => \countMulti_reg__0\(14),
      O => \p_4_in__27_carry__0_i_5_n_0\
    );
\p_4_in__27_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \countMulti_reg__0\(13),
      I1 => \p_0_in__12\(13),
      I2 => \p_0_in__12\(12),
      I3 => \countMulti_reg__0\(12),
      O => \p_4_in__27_carry__0_i_6_n_0\
    );
\p_4_in__27_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(11),
      I1 => \p_0_in__12\(11),
      I2 => \p_0_in__12\(10),
      I3 => countMulti_reg(10),
      O => \p_4_in__27_carry__0_i_7_n_0\
    );
\p_4_in__27_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(9),
      I1 => \p_0_in__12\(9),
      I2 => \p_0_in__12\(8),
      I3 => countMulti_reg(8),
      O => \p_4_in__27_carry__0_i_8_n_0\
    );
\p_4_in__27_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_4_in__27_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_4_in__27_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_4_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_4_in__27_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_p_4_in__27_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \p_4_in__27_carry__1_i_2_n_0\
    );
\p_4_in__27_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_4_in_carry__2_n_1\,
      I1 => \countMulti_reg__0\(15),
      O => \p_4_in__27_carry__1_i_1_n_0\
    );
\p_4_in__27_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_4_in_carry__2_n_1\,
      I1 => \countMulti_reg__0\(15),
      O => \p_4_in__27_carry__1_i_2_n_0\
    );
\p_4_in__27_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__12\(6),
      I1 => countMulti_reg(6),
      I2 => countMulti_reg(7),
      I3 => \p_0_in__12\(7),
      O => \p_4_in__27_carry_i_1_n_0\
    );
\p_4_in__27_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__12\(4),
      I1 => countMulti_reg(4),
      I2 => countMulti_reg(5),
      I3 => \p_0_in__12\(5),
      O => \p_4_in__27_carry_i_2_n_0\
    );
\p_4_in__27_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__12\(2),
      I1 => countMulti_reg(2),
      I2 => countMulti_reg(3),
      I3 => \p_0_in__12\(3),
      O => \p_4_in__27_carry_i_3_n_0\
    );
\p_4_in__27_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^count\(0),
      I1 => countMulti_reg(0),
      I2 => countMulti_reg(1),
      I3 => \^count\(1),
      O => \p_4_in__27_carry_i_4_n_0\
    );
\p_4_in__27_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(7),
      I1 => \p_0_in__12\(7),
      I2 => \p_0_in__12\(6),
      I3 => countMulti_reg(6),
      O => \p_4_in__27_carry_i_5_n_0\
    );
\p_4_in__27_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(5),
      I1 => \p_0_in__12\(5),
      I2 => \p_0_in__12\(4),
      I3 => countMulti_reg(4),
      O => \p_4_in__27_carry_i_6_n_0\
    );
\p_4_in__27_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(3),
      I1 => \p_0_in__12\(3),
      I2 => \p_0_in__12\(2),
      I3 => countMulti_reg(2),
      O => \p_4_in__27_carry_i_7_n_0\
    );
\p_4_in__27_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      I2 => \^count\(1),
      I3 => countMulti_reg(1),
      O => \p_4_in__27_carry_i_8_n_0\
    );
p_4_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_4_in_carry_n_0,
      CO(2) => p_4_in_carry_n_1,
      CO(1) => p_4_in_carry_n_2,
      CO(0) => p_4_in_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^count\(3),
      DI(0) => '0',
      O(3 downto 1) => \p_0_in__12\(5 downto 3),
      O(0) => NLW_p_4_in_carry_O_UNCONNECTED(0),
      S(3 downto 2) => \^count\(5 downto 4),
      S(1) => p_4_in_carry_i_1_n_0,
      S(0) => \^count\(2)
    );
\p_4_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_4_in_carry_n_0,
      CO(3) => \p_4_in_carry__0_n_0\,
      CO(2) => \p_4_in_carry__0_n_1\,
      CO(1) => \p_4_in_carry__0_n_2\,
      CO(0) => \p_4_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^count\(9 downto 7),
      DI(0) => '0',
      O(3 downto 0) => \p_0_in__12\(9 downto 6),
      S(3) => \p_4_in_carry__0_i_1_n_0\,
      S(2) => \p_4_in_carry__0_i_2_n_0\,
      S(1) => \p_4_in_carry__0_i_3_n_0\,
      S(0) => \^count\(6)
    );
\p_4_in_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(9),
      O => \p_4_in_carry__0_i_1_n_0\
    );
\p_4_in_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(8),
      O => \p_4_in_carry__0_i_2_n_0\
    );
\p_4_in_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(7),
      O => \p_4_in_carry__0_i_3_n_0\
    );
\p_4_in_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_4_in_carry__0_n_0\,
      CO(3) => \p_4_in_carry__1_n_0\,
      CO(2) => \p_4_in_carry__1_n_1\,
      CO(1) => \p_4_in_carry__1_n_2\,
      CO(0) => \p_4_in_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^count\(12),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \p_0_in__12\(13 downto 10),
      S(3) => \^count\(13),
      S(2) => \p_4_in_carry__1_i_1_n_0\,
      S(1 downto 0) => \^count\(11 downto 10)
    );
\p_4_in_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(12),
      O => \p_4_in_carry__1_i_1_n_0\
    );
\p_4_in_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_4_in_carry__1_n_0\,
      CO(3) => \NLW_p_4_in_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_4_in_carry__2_n_1\,
      CO(1) => \NLW_p_4_in_carry__2_CO_UNCONNECTED\(1),
      CO(0) => \p_4_in_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3 downto 2) => \NLW_p_4_in_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \p_0_in__12\(15 downto 14),
      S(3 downto 2) => B"01",
      S(1 downto 0) => \^count\(15 downto 14)
    );
p_4_in_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(3),
      O => p_4_in_carry_i_1_n_0
    );
\p_5_in__27_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_5_in__27_carry_n_0\,
      CO(2) => \p_5_in__27_carry_n_1\,
      CO(1) => \p_5_in__27_carry_n_2\,
      CO(0) => \p_5_in__27_carry_n_3\,
      CYINIT => '1',
      DI(3) => \p_5_in__27_carry_i_1_n_0\,
      DI(2) => \p_5_in__27_carry_i_2_n_0\,
      DI(1) => \p_5_in__27_carry_i_3_n_0\,
      DI(0) => \p_5_in__27_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_p_5_in__27_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_5_in__27_carry_i_5_n_0\,
      S(2) => \p_5_in__27_carry_i_6_n_0\,
      S(1) => \p_5_in__27_carry_i_7_n_0\,
      S(0) => \p_5_in__27_carry_i_8_n_0\
    );
\p_5_in__27_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_5_in__27_carry_n_0\,
      CO(3) => \p_5_in__27_carry__0_n_0\,
      CO(2) => \p_5_in__27_carry__0_n_1\,
      CO(1) => \p_5_in__27_carry__0_n_2\,
      CO(0) => \p_5_in__27_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_5_in__27_carry__0_i_1_n_0\,
      DI(2) => \p_5_in__27_carry__0_i_2_n_0\,
      DI(1) => \p_5_in__27_carry__0_i_3_n_0\,
      DI(0) => \p_5_in__27_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_5_in__27_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_5_in__27_carry__0_i_5_n_0\,
      S(2) => \p_5_in__27_carry__0_i_6_n_0\,
      S(1) => \p_5_in__27_carry__0_i_7_n_0\,
      S(0) => \p_5_in__27_carry__0_i_8_n_0\
    );
\p_5_in__27_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \countMulti_reg__0\(14),
      I1 => \p_0_in__5\(14),
      I2 => \p_0_in__5\(15),
      I3 => \countMulti_reg__0\(15),
      O => \p_5_in__27_carry__0_i_1_n_0\
    );
\p_5_in__27_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \countMulti_reg__0\(12),
      I1 => \p_0_in__5\(12),
      I2 => \p_0_in__5\(13),
      I3 => \countMulti_reg__0\(13),
      O => \p_5_in__27_carry__0_i_2_n_0\
    );
\p_5_in__27_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(10),
      I1 => \p_0_in__5\(10),
      I2 => \p_0_in__5\(11),
      I3 => countMulti_reg(11),
      O => \p_5_in__27_carry__0_i_3_n_0\
    );
\p_5_in__27_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(8),
      I1 => \p_0_in__5\(8),
      I2 => \p_0_in__5\(9),
      I3 => countMulti_reg(9),
      O => \p_5_in__27_carry__0_i_4_n_0\
    );
\p_5_in__27_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__5\(15),
      I1 => \countMulti_reg__0\(15),
      I2 => \p_0_in__5\(14),
      I3 => \countMulti_reg__0\(14),
      O => \p_5_in__27_carry__0_i_5_n_0\
    );
\p_5_in__27_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__5\(13),
      I1 => \countMulti_reg__0\(13),
      I2 => \p_0_in__5\(12),
      I3 => \countMulti_reg__0\(12),
      O => \p_5_in__27_carry__0_i_6_n_0\
    );
\p_5_in__27_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__5\(11),
      I1 => countMulti_reg(11),
      I2 => \p_0_in__5\(10),
      I3 => countMulti_reg(10),
      O => \p_5_in__27_carry__0_i_7_n_0\
    );
\p_5_in__27_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__5\(9),
      I1 => countMulti_reg(9),
      I2 => \p_0_in__5\(8),
      I3 => countMulti_reg(8),
      O => \p_5_in__27_carry__0_i_8_n_0\
    );
\p_5_in__27_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_5_in__27_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_5_in__27_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_5_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_5_in__27_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_p_5_in__27_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \p_5_in__27_carry__1_i_2_n_0\
    );
\p_5_in__27_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_5_in_carry__2_n_1\,
      O => \p_5_in__27_carry__1_i_1_n_0\
    );
\p_5_in__27_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_5_in_carry__2_n_1\,
      O => \p_5_in__27_carry__1_i_2_n_0\
    );
\p_5_in__27_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(6),
      I1 => \p_0_in__5\(6),
      I2 => \p_0_in__5\(7),
      I3 => countMulti_reg(7),
      O => \p_5_in__27_carry_i_1_n_0\
    );
\p_5_in__27_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(4),
      I1 => \p_0_in__5\(4),
      I2 => \p_0_in__5\(5),
      I3 => countMulti_reg(5),
      O => \p_5_in__27_carry_i_2_n_0\
    );
\p_5_in__27_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(2),
      I1 => \^count\(2),
      I2 => \p_0_in__5\(3),
      I3 => countMulti_reg(3),
      O => \p_5_in__27_carry_i_3_n_0\
    );
\p_5_in__27_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      I2 => \^count\(1),
      I3 => countMulti_reg(1),
      O => \p_5_in__27_carry_i_4_n_0\
    );
\p_5_in__27_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__5\(7),
      I1 => countMulti_reg(7),
      I2 => \p_0_in__5\(6),
      I3 => countMulti_reg(6),
      O => \p_5_in__27_carry_i_5_n_0\
    );
\p_5_in__27_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__5\(5),
      I1 => countMulti_reg(5),
      I2 => \p_0_in__5\(4),
      I3 => countMulti_reg(4),
      O => \p_5_in__27_carry_i_6_n_0\
    );
\p_5_in__27_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__5\(3),
      I1 => countMulti_reg(3),
      I2 => \^count\(2),
      I3 => countMulti_reg(2),
      O => \p_5_in__27_carry_i_7_n_0\
    );
\p_5_in__27_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      I2 => \^count\(1),
      I3 => countMulti_reg(1),
      O => \p_5_in__27_carry_i_8_n_0\
    );
p_5_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_5_in_carry_n_0,
      CO(2) => p_5_in_carry_n_1,
      CO(1) => p_5_in_carry_n_2,
      CO(0) => p_5_in_carry_n_3,
      CYINIT => '0',
      DI(3) => \^count\(5),
      DI(2) => '0',
      DI(1) => \^count\(3),
      DI(0) => '0',
      O(3 downto 1) => \p_0_in__5\(5 downto 3),
      O(0) => NLW_p_5_in_carry_O_UNCONNECTED(0),
      S(3) => p_5_in_carry_i_1_n_0,
      S(2) => \^count\(4),
      S(1) => p_5_in_carry_i_2_n_0,
      S(0) => \^count\(2)
    );
\p_5_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_5_in_carry_n_0,
      CO(3) => \p_5_in_carry__0_n_0\,
      CO(2) => \p_5_in_carry__0_n_1\,
      CO(1) => \p_5_in_carry__0_n_2\,
      CO(0) => \p_5_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^count\(8),
      DI(1) => '0',
      DI(0) => \^count\(6),
      O(3 downto 0) => \p_0_in__5\(9 downto 6),
      S(3) => \^count\(9),
      S(2) => \p_5_in_carry__0_i_1_n_0\,
      S(1) => \^count\(7),
      S(0) => \p_5_in_carry__0_i_2_n_0\
    );
\p_5_in_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(8),
      O => \p_5_in_carry__0_i_1_n_0\
    );
\p_5_in_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(6),
      O => \p_5_in_carry__0_i_2_n_0\
    );
\p_5_in_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_5_in_carry__0_n_0\,
      CO(3) => \p_5_in_carry__1_n_0\,
      CO(2) => \p_5_in_carry__1_n_1\,
      CO(1) => \p_5_in_carry__1_n_2\,
      CO(0) => \p_5_in_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^count\(10),
      O(3 downto 0) => \p_0_in__5\(13 downto 10),
      S(3 downto 1) => \^count\(13 downto 11),
      S(0) => \p_5_in_carry__1_i_1_n_0\
    );
\p_5_in_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(10),
      O => \p_5_in_carry__1_i_1_n_0\
    );
\p_5_in_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_5_in_carry__1_n_0\,
      CO(3) => \NLW_p_5_in_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_5_in_carry__2_n_1\,
      CO(1) => \NLW_p_5_in_carry__2_CO_UNCONNECTED\(1),
      CO(0) => \p_5_in_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^count\(14),
      O(3 downto 2) => \NLW_p_5_in_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \p_0_in__5\(15 downto 14),
      S(3 downto 2) => B"01",
      S(1) => \p_5_in_carry__2_i_1_n_0\,
      S(0) => \p_5_in_carry__2_i_2_n_0\
    );
\p_5_in_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(15),
      O => \p_5_in_carry__2_i_1_n_0\
    );
\p_5_in_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(14),
      O => \p_5_in_carry__2_i_2_n_0\
    );
p_5_in_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(5),
      O => p_5_in_carry_i_1_n_0
    );
p_5_in_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(3),
      O => p_5_in_carry_i_2_n_0
    );
\p_7_in__29_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_7_in__29_carry_n_0\,
      CO(2) => \p_7_in__29_carry_n_1\,
      CO(1) => \p_7_in__29_carry_n_2\,
      CO(0) => \p_7_in__29_carry_n_3\,
      CYINIT => '1',
      DI(3) => \p_7_in__29_carry_i_1_n_0\,
      DI(2) => \p_7_in__29_carry_i_2_n_0\,
      DI(1) => \p_7_in__29_carry_i_3_n_0\,
      DI(0) => \p_7_in__29_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_p_7_in__29_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_7_in__29_carry_i_5_n_0\,
      S(2) => \p_7_in__29_carry_i_6_n_0\,
      S(1) => \p_7_in__29_carry_i_7_n_0\,
      S(0) => \p_7_in__29_carry_i_8_n_0\
    );
\p_7_in__29_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_7_in__29_carry_n_0\,
      CO(3) => \p_7_in__29_carry__0_n_0\,
      CO(2) => \p_7_in__29_carry__0_n_1\,
      CO(1) => \p_7_in__29_carry__0_n_2\,
      CO(0) => \p_7_in__29_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_7_in__29_carry__0_i_1_n_0\,
      DI(2) => \p_7_in__29_carry__0_i_2_n_0\,
      DI(1) => \p_7_in__29_carry__0_i_3_n_0\,
      DI(0) => \p_7_in__29_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_7_in__29_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_7_in__29_carry__0_i_5_n_0\,
      S(2) => \p_7_in__29_carry__0_i_6_n_0\,
      S(1) => \p_7_in__29_carry__0_i_7_n_0\,
      S(0) => \p_7_in__29_carry__0_i_8_n_0\
    );
\p_7_in__29_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__10\(14),
      I1 => \countMulti_reg__0\(14),
      I2 => \countMulti_reg__0\(15),
      I3 => \p_0_in__10\(15),
      O => \p_7_in__29_carry__0_i_1_n_0\
    );
\p_7_in__29_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__10\(12),
      I1 => \countMulti_reg__0\(12),
      I2 => \countMulti_reg__0\(13),
      I3 => \p_0_in__10\(13),
      O => \p_7_in__29_carry__0_i_2_n_0\
    );
\p_7_in__29_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__10\(10),
      I1 => countMulti_reg(10),
      I2 => countMulti_reg(11),
      I3 => \p_0_in__10\(11),
      O => \p_7_in__29_carry__0_i_3_n_0\
    );
\p_7_in__29_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__10\(8),
      I1 => countMulti_reg(8),
      I2 => countMulti_reg(9),
      I3 => \p_0_in__10\(9),
      O => \p_7_in__29_carry__0_i_4_n_0\
    );
\p_7_in__29_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_0_in__10\(15),
      I2 => \p_0_in__10\(14),
      I3 => \countMulti_reg__0\(14),
      O => \p_7_in__29_carry__0_i_5_n_0\
    );
\p_7_in__29_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \countMulti_reg__0\(13),
      I1 => \p_0_in__10\(13),
      I2 => \p_0_in__10\(12),
      I3 => \countMulti_reg__0\(12),
      O => \p_7_in__29_carry__0_i_6_n_0\
    );
\p_7_in__29_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(11),
      I1 => \p_0_in__10\(11),
      I2 => \p_0_in__10\(10),
      I3 => countMulti_reg(10),
      O => \p_7_in__29_carry__0_i_7_n_0\
    );
\p_7_in__29_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(9),
      I1 => \p_0_in__10\(9),
      I2 => \p_0_in__10\(8),
      I3 => countMulti_reg(8),
      O => \p_7_in__29_carry__0_i_8_n_0\
    );
\p_7_in__29_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_7_in__29_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_7_in__29_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_7_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_7_in__29_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_p_7_in__29_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \p_7_in__29_carry__1_i_2_n_0\
    );
\p_7_in__29_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_7_in_carry__2_n_0\,
      I1 => \countMulti_reg__0\(15),
      O => \p_7_in__29_carry__1_i_1_n_0\
    );
\p_7_in__29_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_7_in_carry__2_n_0\,
      I1 => \countMulti_reg__0\(15),
      O => \p_7_in__29_carry__1_i_2_n_0\
    );
\p_7_in__29_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__10\(6),
      I1 => countMulti_reg(6),
      I2 => countMulti_reg(7),
      I3 => \p_0_in__10\(7),
      O => \p_7_in__29_carry_i_1_n_0\
    );
\p_7_in__29_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__10\(4),
      I1 => countMulti_reg(4),
      I2 => countMulti_reg(5),
      I3 => \p_0_in__10\(5),
      O => \p_7_in__29_carry_i_2_n_0\
    );
\p_7_in__29_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_0_in__10\(2),
      I1 => countMulti_reg(2),
      I2 => countMulti_reg(3),
      I3 => \p_0_in__10\(3),
      O => \p_7_in__29_carry_i_3_n_0\
    );
\p_7_in__29_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^count\(1),
      I1 => countMulti_reg(1),
      I2 => \^count\(0),
      I3 => countMulti_reg(0),
      O => \p_7_in__29_carry_i_4_n_0\
    );
\p_7_in__29_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(7),
      I1 => \p_0_in__10\(7),
      I2 => \p_0_in__10\(6),
      I3 => countMulti_reg(6),
      O => \p_7_in__29_carry_i_5_n_0\
    );
\p_7_in__29_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(5),
      I1 => \p_0_in__10\(5),
      I2 => \p_0_in__10\(4),
      I3 => countMulti_reg(4),
      O => \p_7_in__29_carry_i_6_n_0\
    );
\p_7_in__29_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => countMulti_reg(3),
      I1 => \p_0_in__10\(3),
      I2 => \p_0_in__10\(2),
      I3 => countMulti_reg(2),
      O => \p_7_in__29_carry_i_7_n_0\
    );
\p_7_in__29_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^count\(1),
      I1 => countMulti_reg(0),
      I2 => \^count\(0),
      I3 => countMulti_reg(1),
      O => \p_7_in__29_carry_i_8_n_0\
    );
p_7_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_7_in_carry_n_0,
      CO(2) => p_7_in_carry_n_1,
      CO(1) => p_7_in_carry_n_2,
      CO(0) => p_7_in_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^count\(3 downto 2),
      DI(0) => '0',
      O(3 downto 1) => \p_0_in__10\(4 downto 2),
      O(0) => NLW_p_7_in_carry_O_UNCONNECTED(0),
      S(3) => \^count\(4),
      S(2) => p_7_in_carry_i_1_n_0,
      S(1) => p_7_in_carry_i_2_n_0,
      S(0) => \^count\(1)
    );
\p_7_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_7_in_carry_n_0,
      CO(3) => \p_7_in_carry__0_n_0\,
      CO(2) => \p_7_in_carry__0_n_1\,
      CO(1) => \p_7_in_carry__0_n_2\,
      CO(0) => \p_7_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \^count\(8),
      DI(2) => '0',
      DI(1) => \^count\(6),
      DI(0) => '0',
      O(3 downto 0) => \p_0_in__10\(8 downto 5),
      S(3) => \p_7_in_carry__0_i_1_n_0\,
      S(2) => \^count\(7),
      S(1) => \p_7_in_carry__0_i_2_n_0\,
      S(0) => \^count\(5)
    );
\p_7_in_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(8),
      O => \p_7_in_carry__0_i_1_n_0\
    );
\p_7_in_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(6),
      O => \p_7_in_carry__0_i_2_n_0\
    );
\p_7_in_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_7_in_carry__0_n_0\,
      CO(3) => \p_7_in_carry__1_n_0\,
      CO(2) => \p_7_in_carry__1_n_1\,
      CO(1) => \p_7_in_carry__1_n_2\,
      CO(0) => \p_7_in_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^count\(12 downto 10),
      DI(0) => '0',
      O(3 downto 0) => \p_0_in__10\(12 downto 9),
      S(3) => \p_7_in_carry__1_i_1_n_0\,
      S(2) => \p_7_in_carry__1_i_2_n_0\,
      S(1) => \p_7_in_carry__1_i_3_n_0\,
      S(0) => \^count\(9)
    );
\p_7_in_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(12),
      O => \p_7_in_carry__1_i_1_n_0\
    );
\p_7_in_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(11),
      O => \p_7_in_carry__1_i_2_n_0\
    );
\p_7_in_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(10),
      O => \p_7_in_carry__1_i_3_n_0\
    );
\p_7_in_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_7_in_carry__1_n_0\,
      CO(3) => \p_7_in_carry__2_n_0\,
      CO(2) => \NLW_p_7_in_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \p_7_in_carry__2_n_2\,
      CO(0) => \p_7_in_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_p_7_in_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \p_0_in__10\(15 downto 13),
      S(3) => '1',
      S(2 downto 0) => \^count\(15 downto 13)
    );
p_7_in_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(3),
      O => p_7_in_carry_i_1_n_0
    );
p_7_in_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(2),
      O => p_7_in_carry_i_2_n_0
    );
\p_8_in__29_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_8_in__29_carry_n_0\,
      CO(2) => \p_8_in__29_carry_n_1\,
      CO(1) => \p_8_in__29_carry_n_2\,
      CO(0) => \p_8_in__29_carry_n_3\,
      CYINIT => '1',
      DI(3) => \p_8_in__29_carry_i_1_n_0\,
      DI(2) => \p_8_in__29_carry_i_2_n_0\,
      DI(1) => \p_8_in__29_carry_i_3_n_0\,
      DI(0) => \p_8_in__29_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_p_8_in__29_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_8_in__29_carry_i_5_n_0\,
      S(2) => \p_8_in__29_carry_i_6_n_0\,
      S(1) => \p_8_in__29_carry_i_7_n_0\,
      S(0) => \p_8_in__29_carry_i_8_n_0\
    );
\p_8_in__29_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_8_in__29_carry_n_0\,
      CO(3) => \p_8_in__29_carry__0_n_0\,
      CO(2) => \p_8_in__29_carry__0_n_1\,
      CO(1) => \p_8_in__29_carry__0_n_2\,
      CO(0) => \p_8_in__29_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_8_in__29_carry__0_i_1_n_0\,
      DI(2) => \p_8_in__29_carry__0_i_2_n_0\,
      DI(1) => \p_8_in__29_carry__0_i_3_n_0\,
      DI(0) => \p_8_in__29_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_8_in__29_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_8_in__29_carry__0_i_5_n_0\,
      S(2) => \p_8_in__29_carry__0_i_6_n_0\,
      S(1) => \p_8_in__29_carry__0_i_7_n_0\,
      S(0) => \p_8_in__29_carry__0_i_8_n_0\
    );
\p_8_in__29_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \countMulti_reg__0\(14),
      I1 => \p_0_in__11\(14),
      I2 => \p_0_in__11\(15),
      I3 => \countMulti_reg__0\(15),
      O => \p_8_in__29_carry__0_i_1_n_0\
    );
\p_8_in__29_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \countMulti_reg__0\(12),
      I1 => \p_0_in__11\(12),
      I2 => \p_0_in__11\(13),
      I3 => \countMulti_reg__0\(13),
      O => \p_8_in__29_carry__0_i_2_n_0\
    );
\p_8_in__29_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(10),
      I1 => \p_0_in__11\(10),
      I2 => \p_0_in__11\(11),
      I3 => countMulti_reg(11),
      O => \p_8_in__29_carry__0_i_3_n_0\
    );
\p_8_in__29_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(8),
      I1 => \p_0_in__11\(8),
      I2 => \p_0_in__11\(9),
      I3 => countMulti_reg(9),
      O => \p_8_in__29_carry__0_i_4_n_0\
    );
\p_8_in__29_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__11\(15),
      I1 => \countMulti_reg__0\(15),
      I2 => \p_0_in__11\(14),
      I3 => \countMulti_reg__0\(14),
      O => \p_8_in__29_carry__0_i_5_n_0\
    );
\p_8_in__29_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__11\(13),
      I1 => \countMulti_reg__0\(13),
      I2 => \p_0_in__11\(12),
      I3 => \countMulti_reg__0\(12),
      O => \p_8_in__29_carry__0_i_6_n_0\
    );
\p_8_in__29_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__11\(11),
      I1 => countMulti_reg(11),
      I2 => \p_0_in__11\(10),
      I3 => countMulti_reg(10),
      O => \p_8_in__29_carry__0_i_7_n_0\
    );
\p_8_in__29_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__11\(9),
      I1 => countMulti_reg(9),
      I2 => \p_0_in__11\(8),
      I3 => countMulti_reg(8),
      O => \p_8_in__29_carry__0_i_8_n_0\
    );
\p_8_in__29_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_8_in__29_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_8_in__29_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_8_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_8_in__29_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_p_8_in__29_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \p_8_in__29_carry__1_i_2_n_0\
    );
\p_8_in__29_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_8_in_carry__2_n_0\,
      O => \p_8_in__29_carry__1_i_1_n_0\
    );
\p_8_in__29_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \p_8_in_carry__2_n_0\,
      O => \p_8_in__29_carry__1_i_2_n_0\
    );
\p_8_in__29_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(6),
      I1 => \p_0_in__11\(6),
      I2 => \p_0_in__11\(7),
      I3 => countMulti_reg(7),
      O => \p_8_in__29_carry_i_1_n_0\
    );
\p_8_in__29_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(4),
      I1 => \p_0_in__11\(4),
      I2 => \p_0_in__11\(5),
      I3 => countMulti_reg(5),
      O => \p_8_in__29_carry_i_2_n_0\
    );
\p_8_in__29_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => countMulti_reg(2),
      I1 => \p_0_in__11\(2),
      I2 => \p_0_in__11\(3),
      I3 => countMulti_reg(3),
      O => \p_8_in__29_carry_i_3_n_0\
    );
\p_8_in__29_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^count\(1),
      I1 => countMulti_reg(1),
      I2 => countMulti_reg(0),
      I3 => \^count\(0),
      O => \p_8_in__29_carry_i_4_n_0\
    );
\p_8_in__29_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__11\(7),
      I1 => countMulti_reg(7),
      I2 => \p_0_in__11\(6),
      I3 => countMulti_reg(6),
      O => \p_8_in__29_carry_i_5_n_0\
    );
\p_8_in__29_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__11\(5),
      I1 => countMulti_reg(5),
      I2 => \p_0_in__11\(4),
      I3 => countMulti_reg(4),
      O => \p_8_in__29_carry_i_6_n_0\
    );
\p_8_in__29_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_0_in__11\(3),
      I1 => countMulti_reg(3),
      I2 => \p_0_in__11\(2),
      I3 => countMulti_reg(2),
      O => \p_8_in__29_carry_i_7_n_0\
    );
\p_8_in__29_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^count\(1),
      I1 => countMulti_reg(0),
      I2 => \^count\(0),
      I3 => countMulti_reg(1),
      O => \p_8_in__29_carry_i_8_n_0\
    );
p_8_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_8_in_carry_n_0,
      CO(2) => p_8_in_carry_n_1,
      CO(1) => p_8_in_carry_n_2,
      CO(0) => p_8_in_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^count\(3 downto 2),
      DI(0) => '0',
      O(3 downto 1) => \p_0_in__11\(4 downto 2),
      O(0) => NLW_p_8_in_carry_O_UNCONNECTED(0),
      S(3) => \^count\(4),
      S(2) => p_8_in_carry_i_1_n_0,
      S(1) => p_8_in_carry_i_2_n_0,
      S(0) => \^count\(1)
    );
\p_8_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_8_in_carry_n_0,
      CO(3) => \p_8_in_carry__0_n_0\,
      CO(2) => \p_8_in_carry__0_n_1\,
      CO(1) => \p_8_in_carry__0_n_2\,
      CO(0) => \p_8_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \^count\(8),
      DI(2 downto 1) => B"00",
      DI(0) => \^count\(5),
      O(3 downto 0) => \p_0_in__11\(8 downto 5),
      S(3) => \p_8_in_carry__0_i_1_n_0\,
      S(2 downto 1) => \^count\(7 downto 6),
      S(0) => \p_8_in_carry__0_i_2_n_0\
    );
\p_8_in_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(8),
      O => \p_8_in_carry__0_i_1_n_0\
    );
\p_8_in_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(5),
      O => \p_8_in_carry__0_i_2_n_0\
    );
\p_8_in_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_8_in_carry__0_n_0\,
      CO(3) => \p_8_in_carry__1_n_0\,
      CO(2) => \p_8_in_carry__1_n_1\,
      CO(1) => \p_8_in_carry__1_n_2\,
      CO(0) => \p_8_in_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^count\(11 downto 9),
      O(3 downto 0) => \p_0_in__11\(12 downto 9),
      S(3) => \^count\(12),
      S(2) => \p_8_in_carry__1_i_1_n_0\,
      S(1) => \p_8_in_carry__1_i_2_n_0\,
      S(0) => \p_8_in_carry__1_i_3_n_0\
    );
\p_8_in_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(11),
      O => \p_8_in_carry__1_i_1_n_0\
    );
\p_8_in_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(10),
      O => \p_8_in_carry__1_i_2_n_0\
    );
\p_8_in_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(9),
      O => \p_8_in_carry__1_i_3_n_0\
    );
\p_8_in_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_8_in_carry__1_n_0\,
      CO(3) => \p_8_in_carry__2_n_0\,
      CO(2) => \NLW_p_8_in_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \p_8_in_carry__2_n_2\,
      CO(0) => \p_8_in_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^count\(14),
      DI(0) => '0',
      O(3) => \NLW_p_8_in_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \p_0_in__11\(15 downto 13),
      S(3) => '1',
      S(2) => \p_8_in_carry__2_i_1_n_0\,
      S(1) => \p_8_in_carry__2_i_2_n_0\,
      S(0) => \^count\(13)
    );
\p_8_in_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(15),
      O => \p_8_in_carry__2_i_1_n_0\
    );
\p_8_in_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(14),
      O => \p_8_in_carry__2_i_2_n_0\
    );
p_8_in_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(3),
      O => p_8_in_carry_i_1_n_0
    );
p_8_in_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(2),
      O => p_8_in_carry_i_2_n_0
    );
product1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"111111111111111111111111111111",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010010",
      OVERFLOW => NLW_product1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_product1_reg_P_UNCONNECTED(47 downto 36),
      P(35) => product1_reg_n_70,
      P(34) => product1_reg_n_71,
      P(33) => product1_reg_n_72,
      P(32) => product1_reg_n_73,
      P(31) => product1_reg_n_74,
      P(30) => product1_reg_n_75,
      P(29) => product1_reg_n_76,
      P(28) => product1_reg_n_77,
      P(27) => product1_reg_n_78,
      P(26) => product1_reg_n_79,
      P(25) => product1_reg_n_80,
      P(24) => product1_reg_n_81,
      P(23) => product1_reg_n_82,
      P(22) => product1_reg_n_83,
      P(21) => product1_reg_n_84,
      P(20) => product1_reg_n_85,
      P(19) => product1_reg_n_86,
      P(18) => product1_reg_n_87,
      P(17) => product1_reg_n_88,
      P(16) => product1_reg_n_89,
      P(15) => product1_reg_n_90,
      P(14) => product1_reg_n_91,
      P(13) => product1_reg_n_92,
      P(12) => product1_reg_n_93,
      P(11) => product1_reg_n_94,
      P(10) => product1_reg_n_95,
      P(9) => product1_reg_n_96,
      P(8) => product1_reg_n_97,
      P(7) => product1_reg_n_98,
      P(6) => product1_reg_n_99,
      P(5) => product1_reg_n_100,
      P(4) => product1_reg_n_101,
      P(3) => product1_reg_n_102,
      P(2) => product1_reg_n_103,
      P(1) => product1_reg_n_104,
      P(0) => product1_reg_n_105,
      PATTERNBDETECT => NLW_product1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product1_stage5_reg_n_106,
      PCIN(46) => product1_stage5_reg_n_107,
      PCIN(45) => product1_stage5_reg_n_108,
      PCIN(44) => product1_stage5_reg_n_109,
      PCIN(43) => product1_stage5_reg_n_110,
      PCIN(42) => product1_stage5_reg_n_111,
      PCIN(41) => product1_stage5_reg_n_112,
      PCIN(40) => product1_stage5_reg_n_113,
      PCIN(39) => product1_stage5_reg_n_114,
      PCIN(38) => product1_stage5_reg_n_115,
      PCIN(37) => product1_stage5_reg_n_116,
      PCIN(36) => product1_stage5_reg_n_117,
      PCIN(35) => product1_stage5_reg_n_118,
      PCIN(34) => product1_stage5_reg_n_119,
      PCIN(33) => product1_stage5_reg_n_120,
      PCIN(32) => product1_stage5_reg_n_121,
      PCIN(31) => product1_stage5_reg_n_122,
      PCIN(30) => product1_stage5_reg_n_123,
      PCIN(29) => product1_stage5_reg_n_124,
      PCIN(28) => product1_stage5_reg_n_125,
      PCIN(27) => product1_stage5_reg_n_126,
      PCIN(26) => product1_stage5_reg_n_127,
      PCIN(25) => product1_stage5_reg_n_128,
      PCIN(24) => product1_stage5_reg_n_129,
      PCIN(23) => product1_stage5_reg_n_130,
      PCIN(22) => product1_stage5_reg_n_131,
      PCIN(21) => product1_stage5_reg_n_132,
      PCIN(20) => product1_stage5_reg_n_133,
      PCIN(19) => product1_stage5_reg_n_134,
      PCIN(18) => product1_stage5_reg_n_135,
      PCIN(17) => product1_stage5_reg_n_136,
      PCIN(16) => product1_stage5_reg_n_137,
      PCIN(15) => product1_stage5_reg_n_138,
      PCIN(14) => product1_stage5_reg_n_139,
      PCIN(13) => product1_stage5_reg_n_140,
      PCIN(12) => product1_stage5_reg_n_141,
      PCIN(11) => product1_stage5_reg_n_142,
      PCIN(10) => product1_stage5_reg_n_143,
      PCIN(9) => product1_stage5_reg_n_144,
      PCIN(8) => product1_stage5_reg_n_145,
      PCIN(7) => product1_stage5_reg_n_146,
      PCIN(6) => product1_stage5_reg_n_147,
      PCIN(5) => product1_stage5_reg_n_148,
      PCIN(4) => product1_stage5_reg_n_149,
      PCIN(3) => product1_stage5_reg_n_150,
      PCIN(2) => product1_stage5_reg_n_151,
      PCIN(1) => product1_stage5_reg_n_152,
      PCIN(0) => product1_stage5_reg_n_153,
      PCOUT(47 downto 0) => NLW_product1_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \count[15]_i_2_n_0\,
      UNDERFLOW => NLW_product1_reg_UNDERFLOW_UNCONNECTED
    );
product1_stage1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \waveY_reg[1]_19\(11),
      A(28) => \waveY_reg[1]_19\(11),
      A(27) => \waveY_reg[1]_19\(11),
      A(26) => \waveY_reg[1]_19\(11),
      A(25) => \waveY_reg[1]_19\(11),
      A(24) => \waveY_reg[1]_19\(11),
      A(23) => \waveY_reg[1]_19\(11),
      A(22) => \waveY_reg[1]_19\(11),
      A(21) => \waveY_reg[1]_19\(11),
      A(20) => \waveY_reg[1]_19\(11),
      A(19) => \waveY_reg[1]_19\(11),
      A(18) => \waveY_reg[1]_19\(11),
      A(17) => \waveY_reg[1]_19\(11),
      A(16) => \waveY_reg[1]_19\(11),
      A(15) => \waveY_reg[1]_19\(11),
      A(14) => \waveY_reg[1]_19\(11),
      A(13) => \waveY_reg[1]_19\(11),
      A(12) => \waveY_reg[1]_19\(11),
      A(11 downto 0) => \waveY_reg[1]_19\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product1_stage1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => product_stage1_reg_0(11),
      B(16) => product_stage1_reg_0(11),
      B(15) => product_stage1_reg_0(11),
      B(14) => product_stage1_reg_0(11),
      B(13) => product_stage1_reg_0(11),
      B(12) => product_stage1_reg_0(11),
      B(11 downto 0) => product_stage1_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product1_stage1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product1_stage1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product1_stage1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => product,
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product1_stage1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_product1_stage1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_product1_stage1_reg_P_UNCONNECTED(47 downto 36),
      P(35) => product1_stage1_reg_n_70,
      P(34) => product1_stage1_reg_n_71,
      P(33) => product1_stage1_reg_n_72,
      P(32) => product1_stage1_reg_n_73,
      P(31) => product1_stage1_reg_n_74,
      P(30) => product1_stage1_reg_n_75,
      P(29) => product1_stage1_reg_n_76,
      P(28) => product1_stage1_reg_n_77,
      P(27) => product1_stage1_reg_n_78,
      P(26) => product1_stage1_reg_n_79,
      P(25) => product1_stage1_reg_n_80,
      P(24) => product1_stage1_reg_n_81,
      P(23) => product1_stage1_reg_n_82,
      P(22) => product1_stage1_reg_n_83,
      P(21) => product1_stage1_reg_n_84,
      P(20) => product1_stage1_reg_n_85,
      P(19) => product1_stage1_reg_n_86,
      P(18) => product1_stage1_reg_n_87,
      P(17) => product1_stage1_reg_n_88,
      P(16) => product1_stage1_reg_n_89,
      P(15) => product1_stage1_reg_n_90,
      P(14) => product1_stage1_reg_n_91,
      P(13) => product1_stage1_reg_n_92,
      P(12) => product1_stage1_reg_n_93,
      P(11) => product1_stage1_reg_n_94,
      P(10) => product1_stage1_reg_n_95,
      P(9) => product1_stage1_reg_n_96,
      P(8) => product1_stage1_reg_n_97,
      P(7) => product1_stage1_reg_n_98,
      P(6) => product1_stage1_reg_n_99,
      P(5) => product1_stage1_reg_n_100,
      P(4) => product1_stage1_reg_n_101,
      P(3) => product1_stage1_reg_n_102,
      P(2) => product1_stage1_reg_n_103,
      P(1) => product1_stage1_reg_n_104,
      P(0) => product1_stage1_reg_n_105,
      PATTERNBDETECT => NLW_product1_stage1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product1_stage1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => temp00_reg_n_106,
      PCIN(46) => temp00_reg_n_107,
      PCIN(45) => temp00_reg_n_108,
      PCIN(44) => temp00_reg_n_109,
      PCIN(43) => temp00_reg_n_110,
      PCIN(42) => temp00_reg_n_111,
      PCIN(41) => temp00_reg_n_112,
      PCIN(40) => temp00_reg_n_113,
      PCIN(39) => temp00_reg_n_114,
      PCIN(38) => temp00_reg_n_115,
      PCIN(37) => temp00_reg_n_116,
      PCIN(36) => temp00_reg_n_117,
      PCIN(35) => temp00_reg_n_118,
      PCIN(34) => temp00_reg_n_119,
      PCIN(33) => temp00_reg_n_120,
      PCIN(32) => temp00_reg_n_121,
      PCIN(31) => temp00_reg_n_122,
      PCIN(30) => temp00_reg_n_123,
      PCIN(29) => temp00_reg_n_124,
      PCIN(28) => temp00_reg_n_125,
      PCIN(27) => temp00_reg_n_126,
      PCIN(26) => temp00_reg_n_127,
      PCIN(25) => temp00_reg_n_128,
      PCIN(24) => temp00_reg_n_129,
      PCIN(23) => temp00_reg_n_130,
      PCIN(22) => temp00_reg_n_131,
      PCIN(21) => temp00_reg_n_132,
      PCIN(20) => temp00_reg_n_133,
      PCIN(19) => temp00_reg_n_134,
      PCIN(18) => temp00_reg_n_135,
      PCIN(17) => temp00_reg_n_136,
      PCIN(16) => temp00_reg_n_137,
      PCIN(15) => temp00_reg_n_138,
      PCIN(14) => temp00_reg_n_139,
      PCIN(13) => temp00_reg_n_140,
      PCIN(12) => temp00_reg_n_141,
      PCIN(11) => temp00_reg_n_142,
      PCIN(10) => temp00_reg_n_143,
      PCIN(9) => temp00_reg_n_144,
      PCIN(8) => temp00_reg_n_145,
      PCIN(7) => temp00_reg_n_146,
      PCIN(6) => temp00_reg_n_147,
      PCIN(5) => temp00_reg_n_148,
      PCIN(4) => temp00_reg_n_149,
      PCIN(3) => temp00_reg_n_150,
      PCIN(2) => temp00_reg_n_151,
      PCIN(1) => temp00_reg_n_152,
      PCIN(0) => temp00_reg_n_153,
      PCOUT(47 downto 0) => NLW_product1_stage1_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product1_stage1_reg_UNDERFLOW_UNCONNECTED
    );
product1_stage2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \waveY_reg[3]_15\(11),
      A(28) => \waveY_reg[3]_15\(11),
      A(27) => \waveY_reg[3]_15\(11),
      A(26) => \waveY_reg[3]_15\(11),
      A(25) => \waveY_reg[3]_15\(11),
      A(24) => \waveY_reg[3]_15\(11),
      A(23) => \waveY_reg[3]_15\(11),
      A(22) => \waveY_reg[3]_15\(11),
      A(21) => \waveY_reg[3]_15\(11),
      A(20) => \waveY_reg[3]_15\(11),
      A(19) => \waveY_reg[3]_15\(11),
      A(18) => \waveY_reg[3]_15\(11),
      A(17) => \waveY_reg[3]_15\(11),
      A(16) => \waveY_reg[3]_15\(11),
      A(15) => \waveY_reg[3]_15\(11),
      A(14) => \waveY_reg[3]_15\(11),
      A(13) => \waveY_reg[3]_15\(11),
      A(12) => \waveY_reg[3]_15\(11),
      A(11 downto 0) => \waveY_reg[3]_15\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product1_stage2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => product_stage2_reg_0(11),
      B(16) => product_stage2_reg_0(11),
      B(15) => product_stage2_reg_0(11),
      B(14) => product_stage2_reg_0(11),
      B(13) => product_stage2_reg_0(11),
      B(12) => product_stage2_reg_0(11),
      B(11 downto 0) => product_stage2_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product1_stage2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product1_stage2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product1_stage2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => product,
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product1_stage2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_product1_stage2_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_product1_stage2_reg_P_UNCONNECTED(47 downto 36),
      P(35) => product1_stage2_reg_n_70,
      P(34) => product1_stage2_reg_n_71,
      P(33) => product1_stage2_reg_n_72,
      P(32) => product1_stage2_reg_n_73,
      P(31) => product1_stage2_reg_n_74,
      P(30) => product1_stage2_reg_n_75,
      P(29) => product1_stage2_reg_n_76,
      P(28) => product1_stage2_reg_n_77,
      P(27) => product1_stage2_reg_n_78,
      P(26) => product1_stage2_reg_n_79,
      P(25) => product1_stage2_reg_n_80,
      P(24) => product1_stage2_reg_n_81,
      P(23) => product1_stage2_reg_n_82,
      P(22) => product1_stage2_reg_n_83,
      P(21) => product1_stage2_reg_n_84,
      P(20) => product1_stage2_reg_n_85,
      P(19) => product1_stage2_reg_n_86,
      P(18) => product1_stage2_reg_n_87,
      P(17) => product1_stage2_reg_n_88,
      P(16) => product1_stage2_reg_n_89,
      P(15) => product1_stage2_reg_n_90,
      P(14) => product1_stage2_reg_n_91,
      P(13) => product1_stage2_reg_n_92,
      P(12) => product1_stage2_reg_n_93,
      P(11) => product1_stage2_reg_n_94,
      P(10) => product1_stage2_reg_n_95,
      P(9) => product1_stage2_reg_n_96,
      P(8) => product1_stage2_reg_n_97,
      P(7) => product1_stage2_reg_n_98,
      P(6) => product1_stage2_reg_n_99,
      P(5) => product1_stage2_reg_n_100,
      P(4) => product1_stage2_reg_n_101,
      P(3) => product1_stage2_reg_n_102,
      P(2) => product1_stage2_reg_n_103,
      P(1) => product1_stage2_reg_n_104,
      P(0) => product1_stage2_reg_n_105,
      PATTERNBDETECT => NLW_product1_stage2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product1_stage2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => temp02_reg_n_106,
      PCIN(46) => temp02_reg_n_107,
      PCIN(45) => temp02_reg_n_108,
      PCIN(44) => temp02_reg_n_109,
      PCIN(43) => temp02_reg_n_110,
      PCIN(42) => temp02_reg_n_111,
      PCIN(41) => temp02_reg_n_112,
      PCIN(40) => temp02_reg_n_113,
      PCIN(39) => temp02_reg_n_114,
      PCIN(38) => temp02_reg_n_115,
      PCIN(37) => temp02_reg_n_116,
      PCIN(36) => temp02_reg_n_117,
      PCIN(35) => temp02_reg_n_118,
      PCIN(34) => temp02_reg_n_119,
      PCIN(33) => temp02_reg_n_120,
      PCIN(32) => temp02_reg_n_121,
      PCIN(31) => temp02_reg_n_122,
      PCIN(30) => temp02_reg_n_123,
      PCIN(29) => temp02_reg_n_124,
      PCIN(28) => temp02_reg_n_125,
      PCIN(27) => temp02_reg_n_126,
      PCIN(26) => temp02_reg_n_127,
      PCIN(25) => temp02_reg_n_128,
      PCIN(24) => temp02_reg_n_129,
      PCIN(23) => temp02_reg_n_130,
      PCIN(22) => temp02_reg_n_131,
      PCIN(21) => temp02_reg_n_132,
      PCIN(20) => temp02_reg_n_133,
      PCIN(19) => temp02_reg_n_134,
      PCIN(18) => temp02_reg_n_135,
      PCIN(17) => temp02_reg_n_136,
      PCIN(16) => temp02_reg_n_137,
      PCIN(15) => temp02_reg_n_138,
      PCIN(14) => temp02_reg_n_139,
      PCIN(13) => temp02_reg_n_140,
      PCIN(12) => temp02_reg_n_141,
      PCIN(11) => temp02_reg_n_142,
      PCIN(10) => temp02_reg_n_143,
      PCIN(9) => temp02_reg_n_144,
      PCIN(8) => temp02_reg_n_145,
      PCIN(7) => temp02_reg_n_146,
      PCIN(6) => temp02_reg_n_147,
      PCIN(5) => temp02_reg_n_148,
      PCIN(4) => temp02_reg_n_149,
      PCIN(3) => temp02_reg_n_150,
      PCIN(2) => temp02_reg_n_151,
      PCIN(1) => temp02_reg_n_152,
      PCIN(0) => temp02_reg_n_153,
      PCOUT(47) => product1_stage2_reg_n_106,
      PCOUT(46) => product1_stage2_reg_n_107,
      PCOUT(45) => product1_stage2_reg_n_108,
      PCOUT(44) => product1_stage2_reg_n_109,
      PCOUT(43) => product1_stage2_reg_n_110,
      PCOUT(42) => product1_stage2_reg_n_111,
      PCOUT(41) => product1_stage2_reg_n_112,
      PCOUT(40) => product1_stage2_reg_n_113,
      PCOUT(39) => product1_stage2_reg_n_114,
      PCOUT(38) => product1_stage2_reg_n_115,
      PCOUT(37) => product1_stage2_reg_n_116,
      PCOUT(36) => product1_stage2_reg_n_117,
      PCOUT(35) => product1_stage2_reg_n_118,
      PCOUT(34) => product1_stage2_reg_n_119,
      PCOUT(33) => product1_stage2_reg_n_120,
      PCOUT(32) => product1_stage2_reg_n_121,
      PCOUT(31) => product1_stage2_reg_n_122,
      PCOUT(30) => product1_stage2_reg_n_123,
      PCOUT(29) => product1_stage2_reg_n_124,
      PCOUT(28) => product1_stage2_reg_n_125,
      PCOUT(27) => product1_stage2_reg_n_126,
      PCOUT(26) => product1_stage2_reg_n_127,
      PCOUT(25) => product1_stage2_reg_n_128,
      PCOUT(24) => product1_stage2_reg_n_129,
      PCOUT(23) => product1_stage2_reg_n_130,
      PCOUT(22) => product1_stage2_reg_n_131,
      PCOUT(21) => product1_stage2_reg_n_132,
      PCOUT(20) => product1_stage2_reg_n_133,
      PCOUT(19) => product1_stage2_reg_n_134,
      PCOUT(18) => product1_stage2_reg_n_135,
      PCOUT(17) => product1_stage2_reg_n_136,
      PCOUT(16) => product1_stage2_reg_n_137,
      PCOUT(15) => product1_stage2_reg_n_138,
      PCOUT(14) => product1_stage2_reg_n_139,
      PCOUT(13) => product1_stage2_reg_n_140,
      PCOUT(12) => product1_stage2_reg_n_141,
      PCOUT(11) => product1_stage2_reg_n_142,
      PCOUT(10) => product1_stage2_reg_n_143,
      PCOUT(9) => product1_stage2_reg_n_144,
      PCOUT(8) => product1_stage2_reg_n_145,
      PCOUT(7) => product1_stage2_reg_n_146,
      PCOUT(6) => product1_stage2_reg_n_147,
      PCOUT(5) => product1_stage2_reg_n_148,
      PCOUT(4) => product1_stage2_reg_n_149,
      PCOUT(3) => product1_stage2_reg_n_150,
      PCOUT(2) => product1_stage2_reg_n_151,
      PCOUT(1) => product1_stage2_reg_n_152,
      PCOUT(0) => product1_stage2_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product1_stage2_reg_UNDERFLOW_UNCONNECTED
    );
product1_stage3_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \waveY_reg[5]_21\(11),
      A(28) => \waveY_reg[5]_21\(11),
      A(27) => \waveY_reg[5]_21\(11),
      A(26) => \waveY_reg[5]_21\(11),
      A(25) => \waveY_reg[5]_21\(11),
      A(24) => \waveY_reg[5]_21\(11),
      A(23) => \waveY_reg[5]_21\(11),
      A(22) => \waveY_reg[5]_21\(11),
      A(21) => \waveY_reg[5]_21\(11),
      A(20) => \waveY_reg[5]_21\(11),
      A(19) => \waveY_reg[5]_21\(11),
      A(18) => \waveY_reg[5]_21\(11),
      A(17) => \waveY_reg[5]_21\(11),
      A(16) => \waveY_reg[5]_21\(11),
      A(15) => \waveY_reg[5]_21\(11),
      A(14) => \waveY_reg[5]_21\(11),
      A(13) => \waveY_reg[5]_21\(11),
      A(12) => \waveY_reg[5]_21\(11),
      A(11 downto 0) => \waveY_reg[5]_21\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product1_stage3_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => product_stage3_reg_0(11),
      B(16) => product_stage3_reg_0(11),
      B(15) => product_stage3_reg_0(11),
      B(14) => product_stage3_reg_0(11),
      B(13) => product_stage3_reg_0(11),
      B(12) => product_stage3_reg_0(11),
      B(11 downto 0) => product_stage3_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product1_stage3_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product1_stage3_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product1_stage3_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => product,
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product1_stage3_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_product1_stage3_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_product1_stage3_reg_P_UNCONNECTED(47 downto 36),
      P(35) => product1_stage3_reg_n_70,
      P(34) => product1_stage3_reg_n_71,
      P(33) => product1_stage3_reg_n_72,
      P(32) => product1_stage3_reg_n_73,
      P(31) => product1_stage3_reg_n_74,
      P(30) => product1_stage3_reg_n_75,
      P(29) => product1_stage3_reg_n_76,
      P(28) => product1_stage3_reg_n_77,
      P(27) => product1_stage3_reg_n_78,
      P(26) => product1_stage3_reg_n_79,
      P(25) => product1_stage3_reg_n_80,
      P(24) => product1_stage3_reg_n_81,
      P(23) => product1_stage3_reg_n_82,
      P(22) => product1_stage3_reg_n_83,
      P(21) => product1_stage3_reg_n_84,
      P(20) => product1_stage3_reg_n_85,
      P(19) => product1_stage3_reg_n_86,
      P(18) => product1_stage3_reg_n_87,
      P(17) => product1_stage3_reg_n_88,
      P(16) => product1_stage3_reg_n_89,
      P(15) => product1_stage3_reg_n_90,
      P(14) => product1_stage3_reg_n_91,
      P(13) => product1_stage3_reg_n_92,
      P(12) => product1_stage3_reg_n_93,
      P(11) => product1_stage3_reg_n_94,
      P(10) => product1_stage3_reg_n_95,
      P(9) => product1_stage3_reg_n_96,
      P(8) => product1_stage3_reg_n_97,
      P(7) => product1_stage3_reg_n_98,
      P(6) => product1_stage3_reg_n_99,
      P(5) => product1_stage3_reg_n_100,
      P(4) => product1_stage3_reg_n_101,
      P(3) => product1_stage3_reg_n_102,
      P(2) => product1_stage3_reg_n_103,
      P(1) => product1_stage3_reg_n_104,
      P(0) => product1_stage3_reg_n_105,
      PATTERNBDETECT => NLW_product1_stage3_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product1_stage3_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => temp04_reg_n_106,
      PCIN(46) => temp04_reg_n_107,
      PCIN(45) => temp04_reg_n_108,
      PCIN(44) => temp04_reg_n_109,
      PCIN(43) => temp04_reg_n_110,
      PCIN(42) => temp04_reg_n_111,
      PCIN(41) => temp04_reg_n_112,
      PCIN(40) => temp04_reg_n_113,
      PCIN(39) => temp04_reg_n_114,
      PCIN(38) => temp04_reg_n_115,
      PCIN(37) => temp04_reg_n_116,
      PCIN(36) => temp04_reg_n_117,
      PCIN(35) => temp04_reg_n_118,
      PCIN(34) => temp04_reg_n_119,
      PCIN(33) => temp04_reg_n_120,
      PCIN(32) => temp04_reg_n_121,
      PCIN(31) => temp04_reg_n_122,
      PCIN(30) => temp04_reg_n_123,
      PCIN(29) => temp04_reg_n_124,
      PCIN(28) => temp04_reg_n_125,
      PCIN(27) => temp04_reg_n_126,
      PCIN(26) => temp04_reg_n_127,
      PCIN(25) => temp04_reg_n_128,
      PCIN(24) => temp04_reg_n_129,
      PCIN(23) => temp04_reg_n_130,
      PCIN(22) => temp04_reg_n_131,
      PCIN(21) => temp04_reg_n_132,
      PCIN(20) => temp04_reg_n_133,
      PCIN(19) => temp04_reg_n_134,
      PCIN(18) => temp04_reg_n_135,
      PCIN(17) => temp04_reg_n_136,
      PCIN(16) => temp04_reg_n_137,
      PCIN(15) => temp04_reg_n_138,
      PCIN(14) => temp04_reg_n_139,
      PCIN(13) => temp04_reg_n_140,
      PCIN(12) => temp04_reg_n_141,
      PCIN(11) => temp04_reg_n_142,
      PCIN(10) => temp04_reg_n_143,
      PCIN(9) => temp04_reg_n_144,
      PCIN(8) => temp04_reg_n_145,
      PCIN(7) => temp04_reg_n_146,
      PCIN(6) => temp04_reg_n_147,
      PCIN(5) => temp04_reg_n_148,
      PCIN(4) => temp04_reg_n_149,
      PCIN(3) => temp04_reg_n_150,
      PCIN(2) => temp04_reg_n_151,
      PCIN(1) => temp04_reg_n_152,
      PCIN(0) => temp04_reg_n_153,
      PCOUT(47 downto 0) => NLW_product1_stage3_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product1_stage3_reg_UNDERFLOW_UNCONNECTED
    );
product1_stage4_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \waveY_reg[7]_17\(11),
      A(28) => \waveY_reg[7]_17\(11),
      A(27) => \waveY_reg[7]_17\(11),
      A(26) => \waveY_reg[7]_17\(11),
      A(25) => \waveY_reg[7]_17\(11),
      A(24) => \waveY_reg[7]_17\(11),
      A(23) => \waveY_reg[7]_17\(11),
      A(22) => \waveY_reg[7]_17\(11),
      A(21) => \waveY_reg[7]_17\(11),
      A(20) => \waveY_reg[7]_17\(11),
      A(19) => \waveY_reg[7]_17\(11),
      A(18) => \waveY_reg[7]_17\(11),
      A(17) => \waveY_reg[7]_17\(11),
      A(16) => \waveY_reg[7]_17\(11),
      A(15) => \waveY_reg[7]_17\(11),
      A(14) => \waveY_reg[7]_17\(11),
      A(13) => \waveY_reg[7]_17\(11),
      A(12) => \waveY_reg[7]_17\(11),
      A(11 downto 0) => \waveY_reg[7]_17\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product1_stage4_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => product_stage4_reg_0(11),
      B(16) => product_stage4_reg_0(11),
      B(15) => product_stage4_reg_0(11),
      B(14) => product_stage4_reg_0(11),
      B(13) => product_stage4_reg_0(11),
      B(12) => product_stage4_reg_0(11),
      B(11 downto 0) => product_stage4_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product1_stage4_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product1_stage4_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product1_stage4_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => product,
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product1_stage4_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_product1_stage4_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_product1_stage4_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_product1_stage4_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product1_stage4_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => temp06_reg_n_106,
      PCIN(46) => temp06_reg_n_107,
      PCIN(45) => temp06_reg_n_108,
      PCIN(44) => temp06_reg_n_109,
      PCIN(43) => temp06_reg_n_110,
      PCIN(42) => temp06_reg_n_111,
      PCIN(41) => temp06_reg_n_112,
      PCIN(40) => temp06_reg_n_113,
      PCIN(39) => temp06_reg_n_114,
      PCIN(38) => temp06_reg_n_115,
      PCIN(37) => temp06_reg_n_116,
      PCIN(36) => temp06_reg_n_117,
      PCIN(35) => temp06_reg_n_118,
      PCIN(34) => temp06_reg_n_119,
      PCIN(33) => temp06_reg_n_120,
      PCIN(32) => temp06_reg_n_121,
      PCIN(31) => temp06_reg_n_122,
      PCIN(30) => temp06_reg_n_123,
      PCIN(29) => temp06_reg_n_124,
      PCIN(28) => temp06_reg_n_125,
      PCIN(27) => temp06_reg_n_126,
      PCIN(26) => temp06_reg_n_127,
      PCIN(25) => temp06_reg_n_128,
      PCIN(24) => temp06_reg_n_129,
      PCIN(23) => temp06_reg_n_130,
      PCIN(22) => temp06_reg_n_131,
      PCIN(21) => temp06_reg_n_132,
      PCIN(20) => temp06_reg_n_133,
      PCIN(19) => temp06_reg_n_134,
      PCIN(18) => temp06_reg_n_135,
      PCIN(17) => temp06_reg_n_136,
      PCIN(16) => temp06_reg_n_137,
      PCIN(15) => temp06_reg_n_138,
      PCIN(14) => temp06_reg_n_139,
      PCIN(13) => temp06_reg_n_140,
      PCIN(12) => temp06_reg_n_141,
      PCIN(11) => temp06_reg_n_142,
      PCIN(10) => temp06_reg_n_143,
      PCIN(9) => temp06_reg_n_144,
      PCIN(8) => temp06_reg_n_145,
      PCIN(7) => temp06_reg_n_146,
      PCIN(6) => temp06_reg_n_147,
      PCIN(5) => temp06_reg_n_148,
      PCIN(4) => temp06_reg_n_149,
      PCIN(3) => temp06_reg_n_150,
      PCIN(2) => temp06_reg_n_151,
      PCIN(1) => temp06_reg_n_152,
      PCIN(0) => temp06_reg_n_153,
      PCOUT(47) => product1_stage4_reg_n_106,
      PCOUT(46) => product1_stage4_reg_n_107,
      PCOUT(45) => product1_stage4_reg_n_108,
      PCOUT(44) => product1_stage4_reg_n_109,
      PCOUT(43) => product1_stage4_reg_n_110,
      PCOUT(42) => product1_stage4_reg_n_111,
      PCOUT(41) => product1_stage4_reg_n_112,
      PCOUT(40) => product1_stage4_reg_n_113,
      PCOUT(39) => product1_stage4_reg_n_114,
      PCOUT(38) => product1_stage4_reg_n_115,
      PCOUT(37) => product1_stage4_reg_n_116,
      PCOUT(36) => product1_stage4_reg_n_117,
      PCOUT(35) => product1_stage4_reg_n_118,
      PCOUT(34) => product1_stage4_reg_n_119,
      PCOUT(33) => product1_stage4_reg_n_120,
      PCOUT(32) => product1_stage4_reg_n_121,
      PCOUT(31) => product1_stage4_reg_n_122,
      PCOUT(30) => product1_stage4_reg_n_123,
      PCOUT(29) => product1_stage4_reg_n_124,
      PCOUT(28) => product1_stage4_reg_n_125,
      PCOUT(27) => product1_stage4_reg_n_126,
      PCOUT(26) => product1_stage4_reg_n_127,
      PCOUT(25) => product1_stage4_reg_n_128,
      PCOUT(24) => product1_stage4_reg_n_129,
      PCOUT(23) => product1_stage4_reg_n_130,
      PCOUT(22) => product1_stage4_reg_n_131,
      PCOUT(21) => product1_stage4_reg_n_132,
      PCOUT(20) => product1_stage4_reg_n_133,
      PCOUT(19) => product1_stage4_reg_n_134,
      PCOUT(18) => product1_stage4_reg_n_135,
      PCOUT(17) => product1_stage4_reg_n_136,
      PCOUT(16) => product1_stage4_reg_n_137,
      PCOUT(15) => product1_stage4_reg_n_138,
      PCOUT(14) => product1_stage4_reg_n_139,
      PCOUT(13) => product1_stage4_reg_n_140,
      PCOUT(12) => product1_stage4_reg_n_141,
      PCOUT(11) => product1_stage4_reg_n_142,
      PCOUT(10) => product1_stage4_reg_n_143,
      PCOUT(9) => product1_stage4_reg_n_144,
      PCOUT(8) => product1_stage4_reg_n_145,
      PCOUT(7) => product1_stage4_reg_n_146,
      PCOUT(6) => product1_stage4_reg_n_147,
      PCOUT(5) => product1_stage4_reg_n_148,
      PCOUT(4) => product1_stage4_reg_n_149,
      PCOUT(3) => product1_stage4_reg_n_150,
      PCOUT(2) => product1_stage4_reg_n_151,
      PCOUT(1) => product1_stage4_reg_n_152,
      PCOUT(0) => product1_stage4_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product1_stage4_reg_UNDERFLOW_UNCONNECTED
    );
product1_stage50: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => product1_stage3_reg_n_70,
      A(28) => product1_stage3_reg_n_70,
      A(27) => product1_stage3_reg_n_70,
      A(26) => product1_stage3_reg_n_70,
      A(25) => product1_stage3_reg_n_70,
      A(24) => product1_stage3_reg_n_70,
      A(23) => product1_stage3_reg_n_70,
      A(22) => product1_stage3_reg_n_70,
      A(21) => product1_stage3_reg_n_70,
      A(20) => product1_stage3_reg_n_70,
      A(19) => product1_stage3_reg_n_70,
      A(18) => product1_stage3_reg_n_70,
      A(17) => product1_stage3_reg_n_70,
      A(16) => product1_stage3_reg_n_71,
      A(15) => product1_stage3_reg_n_72,
      A(14) => product1_stage3_reg_n_73,
      A(13) => product1_stage3_reg_n_74,
      A(12) => product1_stage3_reg_n_75,
      A(11) => product1_stage3_reg_n_76,
      A(10) => product1_stage3_reg_n_77,
      A(9) => product1_stage3_reg_n_78,
      A(8) => product1_stage3_reg_n_79,
      A(7) => product1_stage3_reg_n_80,
      A(6) => product1_stage3_reg_n_81,
      A(5) => product1_stage3_reg_n_82,
      A(4) => product1_stage3_reg_n_83,
      A(3) => product1_stage3_reg_n_84,
      A(2) => product1_stage3_reg_n_85,
      A(1) => product1_stage3_reg_n_86,
      A(0) => product1_stage3_reg_n_87,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product1_stage50_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => product1_stage3_reg_n_88,
      B(16) => product1_stage3_reg_n_89,
      B(15) => product1_stage3_reg_n_90,
      B(14) => product1_stage3_reg_n_91,
      B(13) => product1_stage3_reg_n_92,
      B(12) => product1_stage3_reg_n_93,
      B(11) => product1_stage3_reg_n_94,
      B(10) => product1_stage3_reg_n_95,
      B(9) => product1_stage3_reg_n_96,
      B(8) => product1_stage3_reg_n_97,
      B(7) => product1_stage3_reg_n_98,
      B(6) => product1_stage3_reg_n_99,
      B(5) => product1_stage3_reg_n_100,
      B(4) => product1_stage3_reg_n_101,
      B(3) => product1_stage3_reg_n_102,
      B(2) => product1_stage3_reg_n_103,
      B(1) => product1_stage3_reg_n_104,
      B(0) => product1_stage3_reg_n_105,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product1_stage50_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => product1_stage1_reg_n_70,
      C(46) => product1_stage1_reg_n_70,
      C(45) => product1_stage1_reg_n_70,
      C(44) => product1_stage1_reg_n_70,
      C(43) => product1_stage1_reg_n_70,
      C(42) => product1_stage1_reg_n_70,
      C(41) => product1_stage1_reg_n_70,
      C(40) => product1_stage1_reg_n_70,
      C(39) => product1_stage1_reg_n_70,
      C(38) => product1_stage1_reg_n_70,
      C(37) => product1_stage1_reg_n_70,
      C(36) => product1_stage1_reg_n_70,
      C(35) => product1_stage1_reg_n_70,
      C(34) => product1_stage1_reg_n_71,
      C(33) => product1_stage1_reg_n_72,
      C(32) => product1_stage1_reg_n_73,
      C(31) => product1_stage1_reg_n_74,
      C(30) => product1_stage1_reg_n_75,
      C(29) => product1_stage1_reg_n_76,
      C(28) => product1_stage1_reg_n_77,
      C(27) => product1_stage1_reg_n_78,
      C(26) => product1_stage1_reg_n_79,
      C(25) => product1_stage1_reg_n_80,
      C(24) => product1_stage1_reg_n_81,
      C(23) => product1_stage1_reg_n_82,
      C(22) => product1_stage1_reg_n_83,
      C(21) => product1_stage1_reg_n_84,
      C(20) => product1_stage1_reg_n_85,
      C(19) => product1_stage1_reg_n_86,
      C(18) => product1_stage1_reg_n_87,
      C(17) => product1_stage1_reg_n_88,
      C(16) => product1_stage1_reg_n_89,
      C(15) => product1_stage1_reg_n_90,
      C(14) => product1_stage1_reg_n_91,
      C(13) => product1_stage1_reg_n_92,
      C(12) => product1_stage1_reg_n_93,
      C(11) => product1_stage1_reg_n_94,
      C(10) => product1_stage1_reg_n_95,
      C(9) => product1_stage1_reg_n_96,
      C(8) => product1_stage1_reg_n_97,
      C(7) => product1_stage1_reg_n_98,
      C(6) => product1_stage1_reg_n_99,
      C(5) => product1_stage1_reg_n_100,
      C(4) => product1_stage1_reg_n_101,
      C(3) => product1_stage1_reg_n_102,
      C(2) => product1_stage1_reg_n_103,
      C(1) => product1_stage1_reg_n_104,
      C(0) => product1_stage1_reg_n_105,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product1_stage50_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product1_stage50_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product1_stage50_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0011111",
      OVERFLOW => NLW_product1_stage50_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_product1_stage50_P_UNCONNECTED(47 downto 36),
      P(35) => product1_stage50_n_70,
      P(34) => product1_stage50_n_71,
      P(33) => product1_stage50_n_72,
      P(32) => product1_stage50_n_73,
      P(31) => product1_stage50_n_74,
      P(30) => product1_stage50_n_75,
      P(29) => product1_stage50_n_76,
      P(28) => product1_stage50_n_77,
      P(27) => product1_stage50_n_78,
      P(26) => product1_stage50_n_79,
      P(25) => product1_stage50_n_80,
      P(24) => product1_stage50_n_81,
      P(23) => product1_stage50_n_82,
      P(22) => product1_stage50_n_83,
      P(21) => product1_stage50_n_84,
      P(20) => product1_stage50_n_85,
      P(19) => product1_stage50_n_86,
      P(18) => product1_stage50_n_87,
      P(17) => product1_stage50_n_88,
      P(16) => product1_stage50_n_89,
      P(15) => product1_stage50_n_90,
      P(14) => product1_stage50_n_91,
      P(13) => product1_stage50_n_92,
      P(12) => product1_stage50_n_93,
      P(11) => product1_stage50_n_94,
      P(10) => product1_stage50_n_95,
      P(9) => product1_stage50_n_96,
      P(8) => product1_stage50_n_97,
      P(7) => product1_stage50_n_98,
      P(6) => product1_stage50_n_99,
      P(5) => product1_stage50_n_100,
      P(4) => product1_stage50_n_101,
      P(3) => product1_stage50_n_102,
      P(2) => product1_stage50_n_103,
      P(1) => product1_stage50_n_104,
      P(0) => product1_stage50_n_105,
      PATTERNBDETECT => NLW_product1_stage50_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product1_stage50_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product1_stage4_reg_n_106,
      PCIN(46) => product1_stage4_reg_n_107,
      PCIN(45) => product1_stage4_reg_n_108,
      PCIN(44) => product1_stage4_reg_n_109,
      PCIN(43) => product1_stage4_reg_n_110,
      PCIN(42) => product1_stage4_reg_n_111,
      PCIN(41) => product1_stage4_reg_n_112,
      PCIN(40) => product1_stage4_reg_n_113,
      PCIN(39) => product1_stage4_reg_n_114,
      PCIN(38) => product1_stage4_reg_n_115,
      PCIN(37) => product1_stage4_reg_n_116,
      PCIN(36) => product1_stage4_reg_n_117,
      PCIN(35) => product1_stage4_reg_n_118,
      PCIN(34) => product1_stage4_reg_n_119,
      PCIN(33) => product1_stage4_reg_n_120,
      PCIN(32) => product1_stage4_reg_n_121,
      PCIN(31) => product1_stage4_reg_n_122,
      PCIN(30) => product1_stage4_reg_n_123,
      PCIN(29) => product1_stage4_reg_n_124,
      PCIN(28) => product1_stage4_reg_n_125,
      PCIN(27) => product1_stage4_reg_n_126,
      PCIN(26) => product1_stage4_reg_n_127,
      PCIN(25) => product1_stage4_reg_n_128,
      PCIN(24) => product1_stage4_reg_n_129,
      PCIN(23) => product1_stage4_reg_n_130,
      PCIN(22) => product1_stage4_reg_n_131,
      PCIN(21) => product1_stage4_reg_n_132,
      PCIN(20) => product1_stage4_reg_n_133,
      PCIN(19) => product1_stage4_reg_n_134,
      PCIN(18) => product1_stage4_reg_n_135,
      PCIN(17) => product1_stage4_reg_n_136,
      PCIN(16) => product1_stage4_reg_n_137,
      PCIN(15) => product1_stage4_reg_n_138,
      PCIN(14) => product1_stage4_reg_n_139,
      PCIN(13) => product1_stage4_reg_n_140,
      PCIN(12) => product1_stage4_reg_n_141,
      PCIN(11) => product1_stage4_reg_n_142,
      PCIN(10) => product1_stage4_reg_n_143,
      PCIN(9) => product1_stage4_reg_n_144,
      PCIN(8) => product1_stage4_reg_n_145,
      PCIN(7) => product1_stage4_reg_n_146,
      PCIN(6) => product1_stage4_reg_n_147,
      PCIN(5) => product1_stage4_reg_n_148,
      PCIN(4) => product1_stage4_reg_n_149,
      PCIN(3) => product1_stage4_reg_n_150,
      PCIN(2) => product1_stage4_reg_n_151,
      PCIN(1) => product1_stage4_reg_n_152,
      PCIN(0) => product1_stage4_reg_n_153,
      PCOUT(47 downto 0) => NLW_product1_stage50_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product1_stage50_UNDERFLOW_UNCONNECTED
    );
product1_stage5_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => product1_stage50_n_70,
      A(28) => product1_stage50_n_70,
      A(27) => product1_stage50_n_70,
      A(26) => product1_stage50_n_70,
      A(25) => product1_stage50_n_70,
      A(24) => product1_stage50_n_70,
      A(23) => product1_stage50_n_70,
      A(22) => product1_stage50_n_70,
      A(21) => product1_stage50_n_70,
      A(20) => product1_stage50_n_70,
      A(19) => product1_stage50_n_70,
      A(18) => product1_stage50_n_70,
      A(17) => product1_stage50_n_70,
      A(16) => product1_stage50_n_71,
      A(15) => product1_stage50_n_72,
      A(14) => product1_stage50_n_73,
      A(13) => product1_stage50_n_74,
      A(12) => product1_stage50_n_75,
      A(11) => product1_stage50_n_76,
      A(10) => product1_stage50_n_77,
      A(9) => product1_stage50_n_78,
      A(8) => product1_stage50_n_79,
      A(7) => product1_stage50_n_80,
      A(6) => product1_stage50_n_81,
      A(5) => product1_stage50_n_82,
      A(4) => product1_stage50_n_83,
      A(3) => product1_stage50_n_84,
      A(2) => product1_stage50_n_85,
      A(1) => product1_stage50_n_86,
      A(0) => product1_stage50_n_87,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product1_stage5_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => product1_stage50_n_88,
      B(16) => product1_stage50_n_89,
      B(15) => product1_stage50_n_90,
      B(14) => product1_stage50_n_91,
      B(13) => product1_stage50_n_92,
      B(12) => product1_stage50_n_93,
      B(11) => product1_stage50_n_94,
      B(10) => product1_stage50_n_95,
      B(9) => product1_stage50_n_96,
      B(8) => product1_stage50_n_97,
      B(7) => product1_stage50_n_98,
      B(6) => product1_stage50_n_99,
      B(5) => product1_stage50_n_100,
      B(4) => product1_stage50_n_101,
      B(3) => product1_stage50_n_102,
      B(2) => product1_stage50_n_103,
      B(1) => product1_stage50_n_104,
      B(0) => product1_stage50_n_105,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product1_stage5_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product1_stage5_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product1_stage5_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product1_stage5_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010011",
      OVERFLOW => NLW_product1_stage5_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_product1_stage5_reg_P_UNCONNECTED(47 downto 36),
      P(35) => product1_stage5_reg_n_70,
      P(34) => product1_stage5_reg_n_71,
      P(33) => product1_stage5_reg_n_72,
      P(32) => product1_stage5_reg_n_73,
      P(31) => product1_stage5_reg_n_74,
      P(30) => product1_stage5_reg_n_75,
      P(29) => product1_stage5_reg_n_76,
      P(28) => product1_stage5_reg_n_77,
      P(27) => product1_stage5_reg_n_78,
      P(26) => product1_stage5_reg_n_79,
      P(25) => product1_stage5_reg_n_80,
      P(24) => product1_stage5_reg_n_81,
      P(23) => product1_stage5_reg_n_82,
      P(22) => product1_stage5_reg_n_83,
      P(21) => product1_stage5_reg_n_84,
      P(20) => product1_stage5_reg_n_85,
      P(19) => product1_stage5_reg_n_86,
      P(18) => product1_stage5_reg_n_87,
      P(17) => product1_stage5_reg_n_88,
      P(16) => product1_stage5_reg_n_89,
      P(15) => product1_stage5_reg_n_90,
      P(14) => product1_stage5_reg_n_91,
      P(13) => product1_stage5_reg_n_92,
      P(12) => product1_stage5_reg_n_93,
      P(11) => product1_stage5_reg_n_94,
      P(10) => product1_stage5_reg_n_95,
      P(9) => product1_stage5_reg_n_96,
      P(8) => product1_stage5_reg_n_97,
      P(7) => product1_stage5_reg_n_98,
      P(6) => product1_stage5_reg_n_99,
      P(5) => product1_stage5_reg_n_100,
      P(4) => product1_stage5_reg_n_101,
      P(3) => product1_stage5_reg_n_102,
      P(2) => product1_stage5_reg_n_103,
      P(1) => product1_stage5_reg_n_104,
      P(0) => product1_stage5_reg_n_105,
      PATTERNBDETECT => NLW_product1_stage5_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product1_stage5_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product1_stage2_reg_n_106,
      PCIN(46) => product1_stage2_reg_n_107,
      PCIN(45) => product1_stage2_reg_n_108,
      PCIN(44) => product1_stage2_reg_n_109,
      PCIN(43) => product1_stage2_reg_n_110,
      PCIN(42) => product1_stage2_reg_n_111,
      PCIN(41) => product1_stage2_reg_n_112,
      PCIN(40) => product1_stage2_reg_n_113,
      PCIN(39) => product1_stage2_reg_n_114,
      PCIN(38) => product1_stage2_reg_n_115,
      PCIN(37) => product1_stage2_reg_n_116,
      PCIN(36) => product1_stage2_reg_n_117,
      PCIN(35) => product1_stage2_reg_n_118,
      PCIN(34) => product1_stage2_reg_n_119,
      PCIN(33) => product1_stage2_reg_n_120,
      PCIN(32) => product1_stage2_reg_n_121,
      PCIN(31) => product1_stage2_reg_n_122,
      PCIN(30) => product1_stage2_reg_n_123,
      PCIN(29) => product1_stage2_reg_n_124,
      PCIN(28) => product1_stage2_reg_n_125,
      PCIN(27) => product1_stage2_reg_n_126,
      PCIN(26) => product1_stage2_reg_n_127,
      PCIN(25) => product1_stage2_reg_n_128,
      PCIN(24) => product1_stage2_reg_n_129,
      PCIN(23) => product1_stage2_reg_n_130,
      PCIN(22) => product1_stage2_reg_n_131,
      PCIN(21) => product1_stage2_reg_n_132,
      PCIN(20) => product1_stage2_reg_n_133,
      PCIN(19) => product1_stage2_reg_n_134,
      PCIN(18) => product1_stage2_reg_n_135,
      PCIN(17) => product1_stage2_reg_n_136,
      PCIN(16) => product1_stage2_reg_n_137,
      PCIN(15) => product1_stage2_reg_n_138,
      PCIN(14) => product1_stage2_reg_n_139,
      PCIN(13) => product1_stage2_reg_n_140,
      PCIN(12) => product1_stage2_reg_n_141,
      PCIN(11) => product1_stage2_reg_n_142,
      PCIN(10) => product1_stage2_reg_n_143,
      PCIN(9) => product1_stage2_reg_n_144,
      PCIN(8) => product1_stage2_reg_n_145,
      PCIN(7) => product1_stage2_reg_n_146,
      PCIN(6) => product1_stage2_reg_n_147,
      PCIN(5) => product1_stage2_reg_n_148,
      PCIN(4) => product1_stage2_reg_n_149,
      PCIN(3) => product1_stage2_reg_n_150,
      PCIN(2) => product1_stage2_reg_n_151,
      PCIN(1) => product1_stage2_reg_n_152,
      PCIN(0) => product1_stage2_reg_n_153,
      PCOUT(47) => product1_stage5_reg_n_106,
      PCOUT(46) => product1_stage5_reg_n_107,
      PCOUT(45) => product1_stage5_reg_n_108,
      PCOUT(44) => product1_stage5_reg_n_109,
      PCOUT(43) => product1_stage5_reg_n_110,
      PCOUT(42) => product1_stage5_reg_n_111,
      PCOUT(41) => product1_stage5_reg_n_112,
      PCOUT(40) => product1_stage5_reg_n_113,
      PCOUT(39) => product1_stage5_reg_n_114,
      PCOUT(38) => product1_stage5_reg_n_115,
      PCOUT(37) => product1_stage5_reg_n_116,
      PCOUT(36) => product1_stage5_reg_n_117,
      PCOUT(35) => product1_stage5_reg_n_118,
      PCOUT(34) => product1_stage5_reg_n_119,
      PCOUT(33) => product1_stage5_reg_n_120,
      PCOUT(32) => product1_stage5_reg_n_121,
      PCOUT(31) => product1_stage5_reg_n_122,
      PCOUT(30) => product1_stage5_reg_n_123,
      PCOUT(29) => product1_stage5_reg_n_124,
      PCOUT(28) => product1_stage5_reg_n_125,
      PCOUT(27) => product1_stage5_reg_n_126,
      PCOUT(26) => product1_stage5_reg_n_127,
      PCOUT(25) => product1_stage5_reg_n_128,
      PCOUT(24) => product1_stage5_reg_n_129,
      PCOUT(23) => product1_stage5_reg_n_130,
      PCOUT(22) => product1_stage5_reg_n_131,
      PCOUT(21) => product1_stage5_reg_n_132,
      PCOUT(20) => product1_stage5_reg_n_133,
      PCOUT(19) => product1_stage5_reg_n_134,
      PCOUT(18) => product1_stage5_reg_n_135,
      PCOUT(17) => product1_stage5_reg_n_136,
      PCOUT(16) => product1_stage5_reg_n_137,
      PCOUT(15) => product1_stage5_reg_n_138,
      PCOUT(14) => product1_stage5_reg_n_139,
      PCOUT(13) => product1_stage5_reg_n_140,
      PCOUT(12) => product1_stage5_reg_n_141,
      PCOUT(11) => product1_stage5_reg_n_142,
      PCOUT(10) => product1_stage5_reg_n_143,
      PCOUT(9) => product1_stage5_reg_n_144,
      PCOUT(8) => product1_stage5_reg_n_145,
      PCOUT(7) => product1_stage5_reg_n_146,
      PCOUT(6) => product1_stage5_reg_n_147,
      PCOUT(5) => product1_stage5_reg_n_148,
      PCOUT(4) => product1_stage5_reg_n_149,
      PCOUT(3) => product1_stage5_reg_n_150,
      PCOUT(2) => product1_stage5_reg_n_151,
      PCOUT(1) => product1_stage5_reg_n_152,
      PCOUT(0) => product1_stage5_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product1_stage5_reg_UNDERFLOW_UNCONNECTED
    );
product_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"111111111111111111111111111111",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010010",
      OVERFLOW => NLW_product_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_product_reg_P_UNCONNECTED(47 downto 36),
      P(35) => product_reg_n_70,
      P(34) => product_reg_n_71,
      P(33) => product_reg_n_72,
      P(32) => product_reg_n_73,
      P(31) => product_reg_n_74,
      P(30) => product_reg_n_75,
      P(29) => product_reg_n_76,
      P(28) => product_reg_n_77,
      P(27) => product_reg_n_78,
      P(26) => product_reg_n_79,
      P(25) => product_reg_n_80,
      P(24) => product_reg_n_81,
      P(23) => product_reg_n_82,
      P(22) => product_reg_n_83,
      P(21) => product_reg_n_84,
      P(20) => product_reg_n_85,
      P(19) => product_reg_n_86,
      P(18) => product_reg_n_87,
      P(17) => product_reg_n_88,
      P(16) => product_reg_n_89,
      P(15) => product_reg_n_90,
      P(14) => product_reg_n_91,
      P(13) => product_reg_n_92,
      P(12) => product_reg_n_93,
      P(11) => product_reg_n_94,
      P(10) => product_reg_n_95,
      P(9) => product_reg_n_96,
      P(8) => product_reg_n_97,
      P(7) => product_reg_n_98,
      P(6) => product_reg_n_99,
      P(5) => product_reg_n_100,
      P(4) => product_reg_n_101,
      P(3) => product_reg_n_102,
      P(2) => product_reg_n_103,
      P(1) => product_reg_n_104,
      P(0) => product_reg_n_105,
      PATTERNBDETECT => NLW_product_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product_stage5_reg_n_106,
      PCIN(46) => product_stage5_reg_n_107,
      PCIN(45) => product_stage5_reg_n_108,
      PCIN(44) => product_stage5_reg_n_109,
      PCIN(43) => product_stage5_reg_n_110,
      PCIN(42) => product_stage5_reg_n_111,
      PCIN(41) => product_stage5_reg_n_112,
      PCIN(40) => product_stage5_reg_n_113,
      PCIN(39) => product_stage5_reg_n_114,
      PCIN(38) => product_stage5_reg_n_115,
      PCIN(37) => product_stage5_reg_n_116,
      PCIN(36) => product_stage5_reg_n_117,
      PCIN(35) => product_stage5_reg_n_118,
      PCIN(34) => product_stage5_reg_n_119,
      PCIN(33) => product_stage5_reg_n_120,
      PCIN(32) => product_stage5_reg_n_121,
      PCIN(31) => product_stage5_reg_n_122,
      PCIN(30) => product_stage5_reg_n_123,
      PCIN(29) => product_stage5_reg_n_124,
      PCIN(28) => product_stage5_reg_n_125,
      PCIN(27) => product_stage5_reg_n_126,
      PCIN(26) => product_stage5_reg_n_127,
      PCIN(25) => product_stage5_reg_n_128,
      PCIN(24) => product_stage5_reg_n_129,
      PCIN(23) => product_stage5_reg_n_130,
      PCIN(22) => product_stage5_reg_n_131,
      PCIN(21) => product_stage5_reg_n_132,
      PCIN(20) => product_stage5_reg_n_133,
      PCIN(19) => product_stage5_reg_n_134,
      PCIN(18) => product_stage5_reg_n_135,
      PCIN(17) => product_stage5_reg_n_136,
      PCIN(16) => product_stage5_reg_n_137,
      PCIN(15) => product_stage5_reg_n_138,
      PCIN(14) => product_stage5_reg_n_139,
      PCIN(13) => product_stage5_reg_n_140,
      PCIN(12) => product_stage5_reg_n_141,
      PCIN(11) => product_stage5_reg_n_142,
      PCIN(10) => product_stage5_reg_n_143,
      PCIN(9) => product_stage5_reg_n_144,
      PCIN(8) => product_stage5_reg_n_145,
      PCIN(7) => product_stage5_reg_n_146,
      PCIN(6) => product_stage5_reg_n_147,
      PCIN(5) => product_stage5_reg_n_148,
      PCIN(4) => product_stage5_reg_n_149,
      PCIN(3) => product_stage5_reg_n_150,
      PCIN(2) => product_stage5_reg_n_151,
      PCIN(1) => product_stage5_reg_n_152,
      PCIN(0) => product_stage5_reg_n_153,
      PCOUT(47 downto 0) => NLW_product_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \count[15]_i_2_n_0\,
      UNDERFLOW => NLW_product_reg_UNDERFLOW_UNCONNECTED
    );
product_stage1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \waveX_reg[1]_11\(11),
      A(28) => \waveX_reg[1]_11\(11),
      A(27) => \waveX_reg[1]_11\(11),
      A(26) => \waveX_reg[1]_11\(11),
      A(25) => \waveX_reg[1]_11\(11),
      A(24) => \waveX_reg[1]_11\(11),
      A(23) => \waveX_reg[1]_11\(11),
      A(22) => \waveX_reg[1]_11\(11),
      A(21) => \waveX_reg[1]_11\(11),
      A(20) => \waveX_reg[1]_11\(11),
      A(19) => \waveX_reg[1]_11\(11),
      A(18) => \waveX_reg[1]_11\(11),
      A(17) => \waveX_reg[1]_11\(11),
      A(16) => \waveX_reg[1]_11\(11),
      A(15) => \waveX_reg[1]_11\(11),
      A(14) => \waveX_reg[1]_11\(11),
      A(13) => \waveX_reg[1]_11\(11),
      A(12) => \waveX_reg[1]_11\(11),
      A(11 downto 0) => \waveX_reg[1]_11\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_stage1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => product_stage1_reg_0(11),
      B(16) => product_stage1_reg_0(11),
      B(15) => product_stage1_reg_0(11),
      B(14) => product_stage1_reg_0(11),
      B(13) => product_stage1_reg_0(11),
      B(12) => product_stage1_reg_0(11),
      B(11 downto 0) => product_stage1_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_stage1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_stage1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_stage1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => product,
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_stage1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_product_stage1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_product_stage1_reg_P_UNCONNECTED(47 downto 36),
      P(35) => product_stage1_reg_n_70,
      P(34) => product_stage1_reg_n_71,
      P(33) => product_stage1_reg_n_72,
      P(32) => product_stage1_reg_n_73,
      P(31) => product_stage1_reg_n_74,
      P(30) => product_stage1_reg_n_75,
      P(29) => product_stage1_reg_n_76,
      P(28) => product_stage1_reg_n_77,
      P(27) => product_stage1_reg_n_78,
      P(26) => product_stage1_reg_n_79,
      P(25) => product_stage1_reg_n_80,
      P(24) => product_stage1_reg_n_81,
      P(23) => product_stage1_reg_n_82,
      P(22) => product_stage1_reg_n_83,
      P(21) => product_stage1_reg_n_84,
      P(20) => product_stage1_reg_n_85,
      P(19) => product_stage1_reg_n_86,
      P(18) => product_stage1_reg_n_87,
      P(17) => product_stage1_reg_n_88,
      P(16) => product_stage1_reg_n_89,
      P(15) => product_stage1_reg_n_90,
      P(14) => product_stage1_reg_n_91,
      P(13) => product_stage1_reg_n_92,
      P(12) => product_stage1_reg_n_93,
      P(11) => product_stage1_reg_n_94,
      P(10) => product_stage1_reg_n_95,
      P(9) => product_stage1_reg_n_96,
      P(8) => product_stage1_reg_n_97,
      P(7) => product_stage1_reg_n_98,
      P(6) => product_stage1_reg_n_99,
      P(5) => product_stage1_reg_n_100,
      P(4) => product_stage1_reg_n_101,
      P(3) => product_stage1_reg_n_102,
      P(2) => product_stage1_reg_n_103,
      P(1) => product_stage1_reg_n_104,
      P(0) => product_stage1_reg_n_105,
      PATTERNBDETECT => NLW_product_stage1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_stage1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => temp0_reg_n_106,
      PCIN(46) => temp0_reg_n_107,
      PCIN(45) => temp0_reg_n_108,
      PCIN(44) => temp0_reg_n_109,
      PCIN(43) => temp0_reg_n_110,
      PCIN(42) => temp0_reg_n_111,
      PCIN(41) => temp0_reg_n_112,
      PCIN(40) => temp0_reg_n_113,
      PCIN(39) => temp0_reg_n_114,
      PCIN(38) => temp0_reg_n_115,
      PCIN(37) => temp0_reg_n_116,
      PCIN(36) => temp0_reg_n_117,
      PCIN(35) => temp0_reg_n_118,
      PCIN(34) => temp0_reg_n_119,
      PCIN(33) => temp0_reg_n_120,
      PCIN(32) => temp0_reg_n_121,
      PCIN(31) => temp0_reg_n_122,
      PCIN(30) => temp0_reg_n_123,
      PCIN(29) => temp0_reg_n_124,
      PCIN(28) => temp0_reg_n_125,
      PCIN(27) => temp0_reg_n_126,
      PCIN(26) => temp0_reg_n_127,
      PCIN(25) => temp0_reg_n_128,
      PCIN(24) => temp0_reg_n_129,
      PCIN(23) => temp0_reg_n_130,
      PCIN(22) => temp0_reg_n_131,
      PCIN(21) => temp0_reg_n_132,
      PCIN(20) => temp0_reg_n_133,
      PCIN(19) => temp0_reg_n_134,
      PCIN(18) => temp0_reg_n_135,
      PCIN(17) => temp0_reg_n_136,
      PCIN(16) => temp0_reg_n_137,
      PCIN(15) => temp0_reg_n_138,
      PCIN(14) => temp0_reg_n_139,
      PCIN(13) => temp0_reg_n_140,
      PCIN(12) => temp0_reg_n_141,
      PCIN(11) => temp0_reg_n_142,
      PCIN(10) => temp0_reg_n_143,
      PCIN(9) => temp0_reg_n_144,
      PCIN(8) => temp0_reg_n_145,
      PCIN(7) => temp0_reg_n_146,
      PCIN(6) => temp0_reg_n_147,
      PCIN(5) => temp0_reg_n_148,
      PCIN(4) => temp0_reg_n_149,
      PCIN(3) => temp0_reg_n_150,
      PCIN(2) => temp0_reg_n_151,
      PCIN(1) => temp0_reg_n_152,
      PCIN(0) => temp0_reg_n_153,
      PCOUT(47 downto 0) => NLW_product_stage1_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_stage1_reg_UNDERFLOW_UNCONNECTED
    );
product_stage2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \waveX_reg[3]_7\(11),
      A(28) => \waveX_reg[3]_7\(11),
      A(27) => \waveX_reg[3]_7\(11),
      A(26) => \waveX_reg[3]_7\(11),
      A(25) => \waveX_reg[3]_7\(11),
      A(24) => \waveX_reg[3]_7\(11),
      A(23) => \waveX_reg[3]_7\(11),
      A(22) => \waveX_reg[3]_7\(11),
      A(21) => \waveX_reg[3]_7\(11),
      A(20) => \waveX_reg[3]_7\(11),
      A(19) => \waveX_reg[3]_7\(11),
      A(18) => \waveX_reg[3]_7\(11),
      A(17) => \waveX_reg[3]_7\(11),
      A(16) => \waveX_reg[3]_7\(11),
      A(15) => \waveX_reg[3]_7\(11),
      A(14) => \waveX_reg[3]_7\(11),
      A(13) => \waveX_reg[3]_7\(11),
      A(12) => \waveX_reg[3]_7\(11),
      A(11 downto 0) => \waveX_reg[3]_7\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_stage2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => product_stage2_reg_0(11),
      B(16) => product_stage2_reg_0(11),
      B(15) => product_stage2_reg_0(11),
      B(14) => product_stage2_reg_0(11),
      B(13) => product_stage2_reg_0(11),
      B(12) => product_stage2_reg_0(11),
      B(11 downto 0) => product_stage2_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_stage2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_stage2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_stage2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => product,
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_stage2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_product_stage2_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_product_stage2_reg_P_UNCONNECTED(47 downto 36),
      P(35) => product_stage2_reg_n_70,
      P(34) => product_stage2_reg_n_71,
      P(33) => product_stage2_reg_n_72,
      P(32) => product_stage2_reg_n_73,
      P(31) => product_stage2_reg_n_74,
      P(30) => product_stage2_reg_n_75,
      P(29) => product_stage2_reg_n_76,
      P(28) => product_stage2_reg_n_77,
      P(27) => product_stage2_reg_n_78,
      P(26) => product_stage2_reg_n_79,
      P(25) => product_stage2_reg_n_80,
      P(24) => product_stage2_reg_n_81,
      P(23) => product_stage2_reg_n_82,
      P(22) => product_stage2_reg_n_83,
      P(21) => product_stage2_reg_n_84,
      P(20) => product_stage2_reg_n_85,
      P(19) => product_stage2_reg_n_86,
      P(18) => product_stage2_reg_n_87,
      P(17) => product_stage2_reg_n_88,
      P(16) => product_stage2_reg_n_89,
      P(15) => product_stage2_reg_n_90,
      P(14) => product_stage2_reg_n_91,
      P(13) => product_stage2_reg_n_92,
      P(12) => product_stage2_reg_n_93,
      P(11) => product_stage2_reg_n_94,
      P(10) => product_stage2_reg_n_95,
      P(9) => product_stage2_reg_n_96,
      P(8) => product_stage2_reg_n_97,
      P(7) => product_stage2_reg_n_98,
      P(6) => product_stage2_reg_n_99,
      P(5) => product_stage2_reg_n_100,
      P(4) => product_stage2_reg_n_101,
      P(3) => product_stage2_reg_n_102,
      P(2) => product_stage2_reg_n_103,
      P(1) => product_stage2_reg_n_104,
      P(0) => product_stage2_reg_n_105,
      PATTERNBDETECT => NLW_product_stage2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_stage2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => temp2_reg_n_106,
      PCIN(46) => temp2_reg_n_107,
      PCIN(45) => temp2_reg_n_108,
      PCIN(44) => temp2_reg_n_109,
      PCIN(43) => temp2_reg_n_110,
      PCIN(42) => temp2_reg_n_111,
      PCIN(41) => temp2_reg_n_112,
      PCIN(40) => temp2_reg_n_113,
      PCIN(39) => temp2_reg_n_114,
      PCIN(38) => temp2_reg_n_115,
      PCIN(37) => temp2_reg_n_116,
      PCIN(36) => temp2_reg_n_117,
      PCIN(35) => temp2_reg_n_118,
      PCIN(34) => temp2_reg_n_119,
      PCIN(33) => temp2_reg_n_120,
      PCIN(32) => temp2_reg_n_121,
      PCIN(31) => temp2_reg_n_122,
      PCIN(30) => temp2_reg_n_123,
      PCIN(29) => temp2_reg_n_124,
      PCIN(28) => temp2_reg_n_125,
      PCIN(27) => temp2_reg_n_126,
      PCIN(26) => temp2_reg_n_127,
      PCIN(25) => temp2_reg_n_128,
      PCIN(24) => temp2_reg_n_129,
      PCIN(23) => temp2_reg_n_130,
      PCIN(22) => temp2_reg_n_131,
      PCIN(21) => temp2_reg_n_132,
      PCIN(20) => temp2_reg_n_133,
      PCIN(19) => temp2_reg_n_134,
      PCIN(18) => temp2_reg_n_135,
      PCIN(17) => temp2_reg_n_136,
      PCIN(16) => temp2_reg_n_137,
      PCIN(15) => temp2_reg_n_138,
      PCIN(14) => temp2_reg_n_139,
      PCIN(13) => temp2_reg_n_140,
      PCIN(12) => temp2_reg_n_141,
      PCIN(11) => temp2_reg_n_142,
      PCIN(10) => temp2_reg_n_143,
      PCIN(9) => temp2_reg_n_144,
      PCIN(8) => temp2_reg_n_145,
      PCIN(7) => temp2_reg_n_146,
      PCIN(6) => temp2_reg_n_147,
      PCIN(5) => temp2_reg_n_148,
      PCIN(4) => temp2_reg_n_149,
      PCIN(3) => temp2_reg_n_150,
      PCIN(2) => temp2_reg_n_151,
      PCIN(1) => temp2_reg_n_152,
      PCIN(0) => temp2_reg_n_153,
      PCOUT(47) => product_stage2_reg_n_106,
      PCOUT(46) => product_stage2_reg_n_107,
      PCOUT(45) => product_stage2_reg_n_108,
      PCOUT(44) => product_stage2_reg_n_109,
      PCOUT(43) => product_stage2_reg_n_110,
      PCOUT(42) => product_stage2_reg_n_111,
      PCOUT(41) => product_stage2_reg_n_112,
      PCOUT(40) => product_stage2_reg_n_113,
      PCOUT(39) => product_stage2_reg_n_114,
      PCOUT(38) => product_stage2_reg_n_115,
      PCOUT(37) => product_stage2_reg_n_116,
      PCOUT(36) => product_stage2_reg_n_117,
      PCOUT(35) => product_stage2_reg_n_118,
      PCOUT(34) => product_stage2_reg_n_119,
      PCOUT(33) => product_stage2_reg_n_120,
      PCOUT(32) => product_stage2_reg_n_121,
      PCOUT(31) => product_stage2_reg_n_122,
      PCOUT(30) => product_stage2_reg_n_123,
      PCOUT(29) => product_stage2_reg_n_124,
      PCOUT(28) => product_stage2_reg_n_125,
      PCOUT(27) => product_stage2_reg_n_126,
      PCOUT(26) => product_stage2_reg_n_127,
      PCOUT(25) => product_stage2_reg_n_128,
      PCOUT(24) => product_stage2_reg_n_129,
      PCOUT(23) => product_stage2_reg_n_130,
      PCOUT(22) => product_stage2_reg_n_131,
      PCOUT(21) => product_stage2_reg_n_132,
      PCOUT(20) => product_stage2_reg_n_133,
      PCOUT(19) => product_stage2_reg_n_134,
      PCOUT(18) => product_stage2_reg_n_135,
      PCOUT(17) => product_stage2_reg_n_136,
      PCOUT(16) => product_stage2_reg_n_137,
      PCOUT(15) => product_stage2_reg_n_138,
      PCOUT(14) => product_stage2_reg_n_139,
      PCOUT(13) => product_stage2_reg_n_140,
      PCOUT(12) => product_stage2_reg_n_141,
      PCOUT(11) => product_stage2_reg_n_142,
      PCOUT(10) => product_stage2_reg_n_143,
      PCOUT(9) => product_stage2_reg_n_144,
      PCOUT(8) => product_stage2_reg_n_145,
      PCOUT(7) => product_stage2_reg_n_146,
      PCOUT(6) => product_stage2_reg_n_147,
      PCOUT(5) => product_stage2_reg_n_148,
      PCOUT(4) => product_stage2_reg_n_149,
      PCOUT(3) => product_stage2_reg_n_150,
      PCOUT(2) => product_stage2_reg_n_151,
      PCOUT(1) => product_stage2_reg_n_152,
      PCOUT(0) => product_stage2_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_stage2_reg_UNDERFLOW_UNCONNECTED
    );
product_stage3_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \waveX_reg[5]_13\(11),
      A(28) => \waveX_reg[5]_13\(11),
      A(27) => \waveX_reg[5]_13\(11),
      A(26) => \waveX_reg[5]_13\(11),
      A(25) => \waveX_reg[5]_13\(11),
      A(24) => \waveX_reg[5]_13\(11),
      A(23) => \waveX_reg[5]_13\(11),
      A(22) => \waveX_reg[5]_13\(11),
      A(21) => \waveX_reg[5]_13\(11),
      A(20) => \waveX_reg[5]_13\(11),
      A(19) => \waveX_reg[5]_13\(11),
      A(18) => \waveX_reg[5]_13\(11),
      A(17) => \waveX_reg[5]_13\(11),
      A(16) => \waveX_reg[5]_13\(11),
      A(15) => \waveX_reg[5]_13\(11),
      A(14) => \waveX_reg[5]_13\(11),
      A(13) => \waveX_reg[5]_13\(11),
      A(12) => \waveX_reg[5]_13\(11),
      A(11 downto 0) => \waveX_reg[5]_13\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_stage3_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => product_stage3_reg_0(11),
      B(16) => product_stage3_reg_0(11),
      B(15) => product_stage3_reg_0(11),
      B(14) => product_stage3_reg_0(11),
      B(13) => product_stage3_reg_0(11),
      B(12) => product_stage3_reg_0(11),
      B(11 downto 0) => product_stage3_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_stage3_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_stage3_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_stage3_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => product,
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_stage3_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_product_stage3_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_product_stage3_reg_P_UNCONNECTED(47 downto 36),
      P(35) => product_stage3_reg_n_70,
      P(34) => product_stage3_reg_n_71,
      P(33) => product_stage3_reg_n_72,
      P(32) => product_stage3_reg_n_73,
      P(31) => product_stage3_reg_n_74,
      P(30) => product_stage3_reg_n_75,
      P(29) => product_stage3_reg_n_76,
      P(28) => product_stage3_reg_n_77,
      P(27) => product_stage3_reg_n_78,
      P(26) => product_stage3_reg_n_79,
      P(25) => product_stage3_reg_n_80,
      P(24) => product_stage3_reg_n_81,
      P(23) => product_stage3_reg_n_82,
      P(22) => product_stage3_reg_n_83,
      P(21) => product_stage3_reg_n_84,
      P(20) => product_stage3_reg_n_85,
      P(19) => product_stage3_reg_n_86,
      P(18) => product_stage3_reg_n_87,
      P(17) => product_stage3_reg_n_88,
      P(16) => product_stage3_reg_n_89,
      P(15) => product_stage3_reg_n_90,
      P(14) => product_stage3_reg_n_91,
      P(13) => product_stage3_reg_n_92,
      P(12) => product_stage3_reg_n_93,
      P(11) => product_stage3_reg_n_94,
      P(10) => product_stage3_reg_n_95,
      P(9) => product_stage3_reg_n_96,
      P(8) => product_stage3_reg_n_97,
      P(7) => product_stage3_reg_n_98,
      P(6) => product_stage3_reg_n_99,
      P(5) => product_stage3_reg_n_100,
      P(4) => product_stage3_reg_n_101,
      P(3) => product_stage3_reg_n_102,
      P(2) => product_stage3_reg_n_103,
      P(1) => product_stage3_reg_n_104,
      P(0) => product_stage3_reg_n_105,
      PATTERNBDETECT => NLW_product_stage3_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_stage3_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => temp4_reg_n_106,
      PCIN(46) => temp4_reg_n_107,
      PCIN(45) => temp4_reg_n_108,
      PCIN(44) => temp4_reg_n_109,
      PCIN(43) => temp4_reg_n_110,
      PCIN(42) => temp4_reg_n_111,
      PCIN(41) => temp4_reg_n_112,
      PCIN(40) => temp4_reg_n_113,
      PCIN(39) => temp4_reg_n_114,
      PCIN(38) => temp4_reg_n_115,
      PCIN(37) => temp4_reg_n_116,
      PCIN(36) => temp4_reg_n_117,
      PCIN(35) => temp4_reg_n_118,
      PCIN(34) => temp4_reg_n_119,
      PCIN(33) => temp4_reg_n_120,
      PCIN(32) => temp4_reg_n_121,
      PCIN(31) => temp4_reg_n_122,
      PCIN(30) => temp4_reg_n_123,
      PCIN(29) => temp4_reg_n_124,
      PCIN(28) => temp4_reg_n_125,
      PCIN(27) => temp4_reg_n_126,
      PCIN(26) => temp4_reg_n_127,
      PCIN(25) => temp4_reg_n_128,
      PCIN(24) => temp4_reg_n_129,
      PCIN(23) => temp4_reg_n_130,
      PCIN(22) => temp4_reg_n_131,
      PCIN(21) => temp4_reg_n_132,
      PCIN(20) => temp4_reg_n_133,
      PCIN(19) => temp4_reg_n_134,
      PCIN(18) => temp4_reg_n_135,
      PCIN(17) => temp4_reg_n_136,
      PCIN(16) => temp4_reg_n_137,
      PCIN(15) => temp4_reg_n_138,
      PCIN(14) => temp4_reg_n_139,
      PCIN(13) => temp4_reg_n_140,
      PCIN(12) => temp4_reg_n_141,
      PCIN(11) => temp4_reg_n_142,
      PCIN(10) => temp4_reg_n_143,
      PCIN(9) => temp4_reg_n_144,
      PCIN(8) => temp4_reg_n_145,
      PCIN(7) => temp4_reg_n_146,
      PCIN(6) => temp4_reg_n_147,
      PCIN(5) => temp4_reg_n_148,
      PCIN(4) => temp4_reg_n_149,
      PCIN(3) => temp4_reg_n_150,
      PCIN(2) => temp4_reg_n_151,
      PCIN(1) => temp4_reg_n_152,
      PCIN(0) => temp4_reg_n_153,
      PCOUT(47 downto 0) => NLW_product_stage3_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_stage3_reg_UNDERFLOW_UNCONNECTED
    );
product_stage4_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \waveX_reg[7]_9\(11),
      A(28) => \waveX_reg[7]_9\(11),
      A(27) => \waveX_reg[7]_9\(11),
      A(26) => \waveX_reg[7]_9\(11),
      A(25) => \waveX_reg[7]_9\(11),
      A(24) => \waveX_reg[7]_9\(11),
      A(23) => \waveX_reg[7]_9\(11),
      A(22) => \waveX_reg[7]_9\(11),
      A(21) => \waveX_reg[7]_9\(11),
      A(20) => \waveX_reg[7]_9\(11),
      A(19) => \waveX_reg[7]_9\(11),
      A(18) => \waveX_reg[7]_9\(11),
      A(17) => \waveX_reg[7]_9\(11),
      A(16) => \waveX_reg[7]_9\(11),
      A(15) => \waveX_reg[7]_9\(11),
      A(14) => \waveX_reg[7]_9\(11),
      A(13) => \waveX_reg[7]_9\(11),
      A(12) => \waveX_reg[7]_9\(11),
      A(11 downto 0) => \waveX_reg[7]_9\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_stage4_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => product_stage4_reg_0(11),
      B(16) => product_stage4_reg_0(11),
      B(15) => product_stage4_reg_0(11),
      B(14) => product_stage4_reg_0(11),
      B(13) => product_stage4_reg_0(11),
      B(12) => product_stage4_reg_0(11),
      B(11 downto 0) => product_stage4_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_stage4_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_stage4_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_stage4_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => product,
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_stage4_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_product_stage4_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_product_stage4_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_product_stage4_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_stage4_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => temp6_reg_n_106,
      PCIN(46) => temp6_reg_n_107,
      PCIN(45) => temp6_reg_n_108,
      PCIN(44) => temp6_reg_n_109,
      PCIN(43) => temp6_reg_n_110,
      PCIN(42) => temp6_reg_n_111,
      PCIN(41) => temp6_reg_n_112,
      PCIN(40) => temp6_reg_n_113,
      PCIN(39) => temp6_reg_n_114,
      PCIN(38) => temp6_reg_n_115,
      PCIN(37) => temp6_reg_n_116,
      PCIN(36) => temp6_reg_n_117,
      PCIN(35) => temp6_reg_n_118,
      PCIN(34) => temp6_reg_n_119,
      PCIN(33) => temp6_reg_n_120,
      PCIN(32) => temp6_reg_n_121,
      PCIN(31) => temp6_reg_n_122,
      PCIN(30) => temp6_reg_n_123,
      PCIN(29) => temp6_reg_n_124,
      PCIN(28) => temp6_reg_n_125,
      PCIN(27) => temp6_reg_n_126,
      PCIN(26) => temp6_reg_n_127,
      PCIN(25) => temp6_reg_n_128,
      PCIN(24) => temp6_reg_n_129,
      PCIN(23) => temp6_reg_n_130,
      PCIN(22) => temp6_reg_n_131,
      PCIN(21) => temp6_reg_n_132,
      PCIN(20) => temp6_reg_n_133,
      PCIN(19) => temp6_reg_n_134,
      PCIN(18) => temp6_reg_n_135,
      PCIN(17) => temp6_reg_n_136,
      PCIN(16) => temp6_reg_n_137,
      PCIN(15) => temp6_reg_n_138,
      PCIN(14) => temp6_reg_n_139,
      PCIN(13) => temp6_reg_n_140,
      PCIN(12) => temp6_reg_n_141,
      PCIN(11) => temp6_reg_n_142,
      PCIN(10) => temp6_reg_n_143,
      PCIN(9) => temp6_reg_n_144,
      PCIN(8) => temp6_reg_n_145,
      PCIN(7) => temp6_reg_n_146,
      PCIN(6) => temp6_reg_n_147,
      PCIN(5) => temp6_reg_n_148,
      PCIN(4) => temp6_reg_n_149,
      PCIN(3) => temp6_reg_n_150,
      PCIN(2) => temp6_reg_n_151,
      PCIN(1) => temp6_reg_n_152,
      PCIN(0) => temp6_reg_n_153,
      PCOUT(47) => product_stage4_reg_n_106,
      PCOUT(46) => product_stage4_reg_n_107,
      PCOUT(45) => product_stage4_reg_n_108,
      PCOUT(44) => product_stage4_reg_n_109,
      PCOUT(43) => product_stage4_reg_n_110,
      PCOUT(42) => product_stage4_reg_n_111,
      PCOUT(41) => product_stage4_reg_n_112,
      PCOUT(40) => product_stage4_reg_n_113,
      PCOUT(39) => product_stage4_reg_n_114,
      PCOUT(38) => product_stage4_reg_n_115,
      PCOUT(37) => product_stage4_reg_n_116,
      PCOUT(36) => product_stage4_reg_n_117,
      PCOUT(35) => product_stage4_reg_n_118,
      PCOUT(34) => product_stage4_reg_n_119,
      PCOUT(33) => product_stage4_reg_n_120,
      PCOUT(32) => product_stage4_reg_n_121,
      PCOUT(31) => product_stage4_reg_n_122,
      PCOUT(30) => product_stage4_reg_n_123,
      PCOUT(29) => product_stage4_reg_n_124,
      PCOUT(28) => product_stage4_reg_n_125,
      PCOUT(27) => product_stage4_reg_n_126,
      PCOUT(26) => product_stage4_reg_n_127,
      PCOUT(25) => product_stage4_reg_n_128,
      PCOUT(24) => product_stage4_reg_n_129,
      PCOUT(23) => product_stage4_reg_n_130,
      PCOUT(22) => product_stage4_reg_n_131,
      PCOUT(21) => product_stage4_reg_n_132,
      PCOUT(20) => product_stage4_reg_n_133,
      PCOUT(19) => product_stage4_reg_n_134,
      PCOUT(18) => product_stage4_reg_n_135,
      PCOUT(17) => product_stage4_reg_n_136,
      PCOUT(16) => product_stage4_reg_n_137,
      PCOUT(15) => product_stage4_reg_n_138,
      PCOUT(14) => product_stage4_reg_n_139,
      PCOUT(13) => product_stage4_reg_n_140,
      PCOUT(12) => product_stage4_reg_n_141,
      PCOUT(11) => product_stage4_reg_n_142,
      PCOUT(10) => product_stage4_reg_n_143,
      PCOUT(9) => product_stage4_reg_n_144,
      PCOUT(8) => product_stage4_reg_n_145,
      PCOUT(7) => product_stage4_reg_n_146,
      PCOUT(6) => product_stage4_reg_n_147,
      PCOUT(5) => product_stage4_reg_n_148,
      PCOUT(4) => product_stage4_reg_n_149,
      PCOUT(3) => product_stage4_reg_n_150,
      PCOUT(2) => product_stage4_reg_n_151,
      PCOUT(1) => product_stage4_reg_n_152,
      PCOUT(0) => product_stage4_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_stage4_reg_UNDERFLOW_UNCONNECTED
    );
product_stage50: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => product_stage3_reg_n_70,
      A(28) => product_stage3_reg_n_70,
      A(27) => product_stage3_reg_n_70,
      A(26) => product_stage3_reg_n_70,
      A(25) => product_stage3_reg_n_70,
      A(24) => product_stage3_reg_n_70,
      A(23) => product_stage3_reg_n_70,
      A(22) => product_stage3_reg_n_70,
      A(21) => product_stage3_reg_n_70,
      A(20) => product_stage3_reg_n_70,
      A(19) => product_stage3_reg_n_70,
      A(18) => product_stage3_reg_n_70,
      A(17) => product_stage3_reg_n_70,
      A(16) => product_stage3_reg_n_71,
      A(15) => product_stage3_reg_n_72,
      A(14) => product_stage3_reg_n_73,
      A(13) => product_stage3_reg_n_74,
      A(12) => product_stage3_reg_n_75,
      A(11) => product_stage3_reg_n_76,
      A(10) => product_stage3_reg_n_77,
      A(9) => product_stage3_reg_n_78,
      A(8) => product_stage3_reg_n_79,
      A(7) => product_stage3_reg_n_80,
      A(6) => product_stage3_reg_n_81,
      A(5) => product_stage3_reg_n_82,
      A(4) => product_stage3_reg_n_83,
      A(3) => product_stage3_reg_n_84,
      A(2) => product_stage3_reg_n_85,
      A(1) => product_stage3_reg_n_86,
      A(0) => product_stage3_reg_n_87,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_stage50_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => product_stage3_reg_n_88,
      B(16) => product_stage3_reg_n_89,
      B(15) => product_stage3_reg_n_90,
      B(14) => product_stage3_reg_n_91,
      B(13) => product_stage3_reg_n_92,
      B(12) => product_stage3_reg_n_93,
      B(11) => product_stage3_reg_n_94,
      B(10) => product_stage3_reg_n_95,
      B(9) => product_stage3_reg_n_96,
      B(8) => product_stage3_reg_n_97,
      B(7) => product_stage3_reg_n_98,
      B(6) => product_stage3_reg_n_99,
      B(5) => product_stage3_reg_n_100,
      B(4) => product_stage3_reg_n_101,
      B(3) => product_stage3_reg_n_102,
      B(2) => product_stage3_reg_n_103,
      B(1) => product_stage3_reg_n_104,
      B(0) => product_stage3_reg_n_105,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_stage50_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => product_stage1_reg_n_70,
      C(46) => product_stage1_reg_n_70,
      C(45) => product_stage1_reg_n_70,
      C(44) => product_stage1_reg_n_70,
      C(43) => product_stage1_reg_n_70,
      C(42) => product_stage1_reg_n_70,
      C(41) => product_stage1_reg_n_70,
      C(40) => product_stage1_reg_n_70,
      C(39) => product_stage1_reg_n_70,
      C(38) => product_stage1_reg_n_70,
      C(37) => product_stage1_reg_n_70,
      C(36) => product_stage1_reg_n_70,
      C(35) => product_stage1_reg_n_70,
      C(34) => product_stage1_reg_n_71,
      C(33) => product_stage1_reg_n_72,
      C(32) => product_stage1_reg_n_73,
      C(31) => product_stage1_reg_n_74,
      C(30) => product_stage1_reg_n_75,
      C(29) => product_stage1_reg_n_76,
      C(28) => product_stage1_reg_n_77,
      C(27) => product_stage1_reg_n_78,
      C(26) => product_stage1_reg_n_79,
      C(25) => product_stage1_reg_n_80,
      C(24) => product_stage1_reg_n_81,
      C(23) => product_stage1_reg_n_82,
      C(22) => product_stage1_reg_n_83,
      C(21) => product_stage1_reg_n_84,
      C(20) => product_stage1_reg_n_85,
      C(19) => product_stage1_reg_n_86,
      C(18) => product_stage1_reg_n_87,
      C(17) => product_stage1_reg_n_88,
      C(16) => product_stage1_reg_n_89,
      C(15) => product_stage1_reg_n_90,
      C(14) => product_stage1_reg_n_91,
      C(13) => product_stage1_reg_n_92,
      C(12) => product_stage1_reg_n_93,
      C(11) => product_stage1_reg_n_94,
      C(10) => product_stage1_reg_n_95,
      C(9) => product_stage1_reg_n_96,
      C(8) => product_stage1_reg_n_97,
      C(7) => product_stage1_reg_n_98,
      C(6) => product_stage1_reg_n_99,
      C(5) => product_stage1_reg_n_100,
      C(4) => product_stage1_reg_n_101,
      C(3) => product_stage1_reg_n_102,
      C(2) => product_stage1_reg_n_103,
      C(1) => product_stage1_reg_n_104,
      C(0) => product_stage1_reg_n_105,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_stage50_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_stage50_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_stage50_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0011111",
      OVERFLOW => NLW_product_stage50_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_product_stage50_P_UNCONNECTED(47 downto 36),
      P(35) => product_stage50_n_70,
      P(34) => product_stage50_n_71,
      P(33) => product_stage50_n_72,
      P(32) => product_stage50_n_73,
      P(31) => product_stage50_n_74,
      P(30) => product_stage50_n_75,
      P(29) => product_stage50_n_76,
      P(28) => product_stage50_n_77,
      P(27) => product_stage50_n_78,
      P(26) => product_stage50_n_79,
      P(25) => product_stage50_n_80,
      P(24) => product_stage50_n_81,
      P(23) => product_stage50_n_82,
      P(22) => product_stage50_n_83,
      P(21) => product_stage50_n_84,
      P(20) => product_stage50_n_85,
      P(19) => product_stage50_n_86,
      P(18) => product_stage50_n_87,
      P(17) => product_stage50_n_88,
      P(16) => product_stage50_n_89,
      P(15) => product_stage50_n_90,
      P(14) => product_stage50_n_91,
      P(13) => product_stage50_n_92,
      P(12) => product_stage50_n_93,
      P(11) => product_stage50_n_94,
      P(10) => product_stage50_n_95,
      P(9) => product_stage50_n_96,
      P(8) => product_stage50_n_97,
      P(7) => product_stage50_n_98,
      P(6) => product_stage50_n_99,
      P(5) => product_stage50_n_100,
      P(4) => product_stage50_n_101,
      P(3) => product_stage50_n_102,
      P(2) => product_stage50_n_103,
      P(1) => product_stage50_n_104,
      P(0) => product_stage50_n_105,
      PATTERNBDETECT => NLW_product_stage50_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_stage50_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product_stage4_reg_n_106,
      PCIN(46) => product_stage4_reg_n_107,
      PCIN(45) => product_stage4_reg_n_108,
      PCIN(44) => product_stage4_reg_n_109,
      PCIN(43) => product_stage4_reg_n_110,
      PCIN(42) => product_stage4_reg_n_111,
      PCIN(41) => product_stage4_reg_n_112,
      PCIN(40) => product_stage4_reg_n_113,
      PCIN(39) => product_stage4_reg_n_114,
      PCIN(38) => product_stage4_reg_n_115,
      PCIN(37) => product_stage4_reg_n_116,
      PCIN(36) => product_stage4_reg_n_117,
      PCIN(35) => product_stage4_reg_n_118,
      PCIN(34) => product_stage4_reg_n_119,
      PCIN(33) => product_stage4_reg_n_120,
      PCIN(32) => product_stage4_reg_n_121,
      PCIN(31) => product_stage4_reg_n_122,
      PCIN(30) => product_stage4_reg_n_123,
      PCIN(29) => product_stage4_reg_n_124,
      PCIN(28) => product_stage4_reg_n_125,
      PCIN(27) => product_stage4_reg_n_126,
      PCIN(26) => product_stage4_reg_n_127,
      PCIN(25) => product_stage4_reg_n_128,
      PCIN(24) => product_stage4_reg_n_129,
      PCIN(23) => product_stage4_reg_n_130,
      PCIN(22) => product_stage4_reg_n_131,
      PCIN(21) => product_stage4_reg_n_132,
      PCIN(20) => product_stage4_reg_n_133,
      PCIN(19) => product_stage4_reg_n_134,
      PCIN(18) => product_stage4_reg_n_135,
      PCIN(17) => product_stage4_reg_n_136,
      PCIN(16) => product_stage4_reg_n_137,
      PCIN(15) => product_stage4_reg_n_138,
      PCIN(14) => product_stage4_reg_n_139,
      PCIN(13) => product_stage4_reg_n_140,
      PCIN(12) => product_stage4_reg_n_141,
      PCIN(11) => product_stage4_reg_n_142,
      PCIN(10) => product_stage4_reg_n_143,
      PCIN(9) => product_stage4_reg_n_144,
      PCIN(8) => product_stage4_reg_n_145,
      PCIN(7) => product_stage4_reg_n_146,
      PCIN(6) => product_stage4_reg_n_147,
      PCIN(5) => product_stage4_reg_n_148,
      PCIN(4) => product_stage4_reg_n_149,
      PCIN(3) => product_stage4_reg_n_150,
      PCIN(2) => product_stage4_reg_n_151,
      PCIN(1) => product_stage4_reg_n_152,
      PCIN(0) => product_stage4_reg_n_153,
      PCOUT(47 downto 0) => NLW_product_stage50_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_stage50_UNDERFLOW_UNCONNECTED
    );
product_stage5_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => product_stage50_n_70,
      A(28) => product_stage50_n_70,
      A(27) => product_stage50_n_70,
      A(26) => product_stage50_n_70,
      A(25) => product_stage50_n_70,
      A(24) => product_stage50_n_70,
      A(23) => product_stage50_n_70,
      A(22) => product_stage50_n_70,
      A(21) => product_stage50_n_70,
      A(20) => product_stage50_n_70,
      A(19) => product_stage50_n_70,
      A(18) => product_stage50_n_70,
      A(17) => product_stage50_n_70,
      A(16) => product_stage50_n_71,
      A(15) => product_stage50_n_72,
      A(14) => product_stage50_n_73,
      A(13) => product_stage50_n_74,
      A(12) => product_stage50_n_75,
      A(11) => product_stage50_n_76,
      A(10) => product_stage50_n_77,
      A(9) => product_stage50_n_78,
      A(8) => product_stage50_n_79,
      A(7) => product_stage50_n_80,
      A(6) => product_stage50_n_81,
      A(5) => product_stage50_n_82,
      A(4) => product_stage50_n_83,
      A(3) => product_stage50_n_84,
      A(2) => product_stage50_n_85,
      A(1) => product_stage50_n_86,
      A(0) => product_stage50_n_87,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_stage5_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => product_stage50_n_88,
      B(16) => product_stage50_n_89,
      B(15) => product_stage50_n_90,
      B(14) => product_stage50_n_91,
      B(13) => product_stage50_n_92,
      B(12) => product_stage50_n_93,
      B(11) => product_stage50_n_94,
      B(10) => product_stage50_n_95,
      B(9) => product_stage50_n_96,
      B(8) => product_stage50_n_97,
      B(7) => product_stage50_n_98,
      B(6) => product_stage50_n_99,
      B(5) => product_stage50_n_100,
      B(4) => product_stage50_n_101,
      B(3) => product_stage50_n_102,
      B(2) => product_stage50_n_103,
      B(1) => product_stage50_n_104,
      B(0) => product_stage50_n_105,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_stage5_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_stage5_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_stage5_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_stage5_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010011",
      OVERFLOW => NLW_product_stage5_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_product_stage5_reg_P_UNCONNECTED(47 downto 36),
      P(35) => product_stage5_reg_n_70,
      P(34) => product_stage5_reg_n_71,
      P(33) => product_stage5_reg_n_72,
      P(32) => product_stage5_reg_n_73,
      P(31) => product_stage5_reg_n_74,
      P(30) => product_stage5_reg_n_75,
      P(29) => product_stage5_reg_n_76,
      P(28) => product_stage5_reg_n_77,
      P(27) => product_stage5_reg_n_78,
      P(26) => product_stage5_reg_n_79,
      P(25) => product_stage5_reg_n_80,
      P(24) => product_stage5_reg_n_81,
      P(23) => product_stage5_reg_n_82,
      P(22) => product_stage5_reg_n_83,
      P(21) => product_stage5_reg_n_84,
      P(20) => product_stage5_reg_n_85,
      P(19) => product_stage5_reg_n_86,
      P(18) => product_stage5_reg_n_87,
      P(17) => product_stage5_reg_n_88,
      P(16) => product_stage5_reg_n_89,
      P(15) => product_stage5_reg_n_90,
      P(14) => product_stage5_reg_n_91,
      P(13) => product_stage5_reg_n_92,
      P(12) => product_stage5_reg_n_93,
      P(11) => product_stage5_reg_n_94,
      P(10) => product_stage5_reg_n_95,
      P(9) => product_stage5_reg_n_96,
      P(8) => product_stage5_reg_n_97,
      P(7) => product_stage5_reg_n_98,
      P(6) => product_stage5_reg_n_99,
      P(5) => product_stage5_reg_n_100,
      P(4) => product_stage5_reg_n_101,
      P(3) => product_stage5_reg_n_102,
      P(2) => product_stage5_reg_n_103,
      P(1) => product_stage5_reg_n_104,
      P(0) => product_stage5_reg_n_105,
      PATTERNBDETECT => NLW_product_stage5_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_stage5_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product_stage2_reg_n_106,
      PCIN(46) => product_stage2_reg_n_107,
      PCIN(45) => product_stage2_reg_n_108,
      PCIN(44) => product_stage2_reg_n_109,
      PCIN(43) => product_stage2_reg_n_110,
      PCIN(42) => product_stage2_reg_n_111,
      PCIN(41) => product_stage2_reg_n_112,
      PCIN(40) => product_stage2_reg_n_113,
      PCIN(39) => product_stage2_reg_n_114,
      PCIN(38) => product_stage2_reg_n_115,
      PCIN(37) => product_stage2_reg_n_116,
      PCIN(36) => product_stage2_reg_n_117,
      PCIN(35) => product_stage2_reg_n_118,
      PCIN(34) => product_stage2_reg_n_119,
      PCIN(33) => product_stage2_reg_n_120,
      PCIN(32) => product_stage2_reg_n_121,
      PCIN(31) => product_stage2_reg_n_122,
      PCIN(30) => product_stage2_reg_n_123,
      PCIN(29) => product_stage2_reg_n_124,
      PCIN(28) => product_stage2_reg_n_125,
      PCIN(27) => product_stage2_reg_n_126,
      PCIN(26) => product_stage2_reg_n_127,
      PCIN(25) => product_stage2_reg_n_128,
      PCIN(24) => product_stage2_reg_n_129,
      PCIN(23) => product_stage2_reg_n_130,
      PCIN(22) => product_stage2_reg_n_131,
      PCIN(21) => product_stage2_reg_n_132,
      PCIN(20) => product_stage2_reg_n_133,
      PCIN(19) => product_stage2_reg_n_134,
      PCIN(18) => product_stage2_reg_n_135,
      PCIN(17) => product_stage2_reg_n_136,
      PCIN(16) => product_stage2_reg_n_137,
      PCIN(15) => product_stage2_reg_n_138,
      PCIN(14) => product_stage2_reg_n_139,
      PCIN(13) => product_stage2_reg_n_140,
      PCIN(12) => product_stage2_reg_n_141,
      PCIN(11) => product_stage2_reg_n_142,
      PCIN(10) => product_stage2_reg_n_143,
      PCIN(9) => product_stage2_reg_n_144,
      PCIN(8) => product_stage2_reg_n_145,
      PCIN(7) => product_stage2_reg_n_146,
      PCIN(6) => product_stage2_reg_n_147,
      PCIN(5) => product_stage2_reg_n_148,
      PCIN(4) => product_stage2_reg_n_149,
      PCIN(3) => product_stage2_reg_n_150,
      PCIN(2) => product_stage2_reg_n_151,
      PCIN(1) => product_stage2_reg_n_152,
      PCIN(0) => product_stage2_reg_n_153,
      PCOUT(47) => product_stage5_reg_n_106,
      PCOUT(46) => product_stage5_reg_n_107,
      PCOUT(45) => product_stage5_reg_n_108,
      PCOUT(44) => product_stage5_reg_n_109,
      PCOUT(43) => product_stage5_reg_n_110,
      PCOUT(42) => product_stage5_reg_n_111,
      PCOUT(41) => product_stage5_reg_n_112,
      PCOUT(40) => product_stage5_reg_n_113,
      PCOUT(39) => product_stage5_reg_n_114,
      PCOUT(38) => product_stage5_reg_n_115,
      PCOUT(37) => product_stage5_reg_n_116,
      PCOUT(36) => product_stage5_reg_n_117,
      PCOUT(35) => product_stage5_reg_n_118,
      PCOUT(34) => product_stage5_reg_n_119,
      PCOUT(33) => product_stage5_reg_n_120,
      PCOUT(32) => product_stage5_reg_n_121,
      PCOUT(31) => product_stage5_reg_n_122,
      PCOUT(30) => product_stage5_reg_n_123,
      PCOUT(29) => product_stage5_reg_n_124,
      PCOUT(28) => product_stage5_reg_n_125,
      PCOUT(27) => product_stage5_reg_n_126,
      PCOUT(26) => product_stage5_reg_n_127,
      PCOUT(25) => product_stage5_reg_n_128,
      PCOUT(24) => product_stage5_reg_n_129,
      PCOUT(23) => product_stage5_reg_n_130,
      PCOUT(22) => product_stage5_reg_n_131,
      PCOUT(21) => product_stage5_reg_n_132,
      PCOUT(20) => product_stage5_reg_n_133,
      PCOUT(19) => product_stage5_reg_n_134,
      PCOUT(18) => product_stage5_reg_n_135,
      PCOUT(17) => product_stage5_reg_n_136,
      PCOUT(16) => product_stage5_reg_n_137,
      PCOUT(15) => product_stage5_reg_n_138,
      PCOUT(14) => product_stage5_reg_n_139,
      PCOUT(13) => product_stage5_reg_n_140,
      PCOUT(12) => product_stage5_reg_n_141,
      PCOUT(11) => product_stage5_reg_n_142,
      PCOUT(10) => product_stage5_reg_n_143,
      PCOUT(9) => product_stage5_reg_n_144,
      PCOUT(8) => product_stage5_reg_n_145,
      PCOUT(7) => product_stage5_reg_n_146,
      PCOUT(6) => product_stage5_reg_n_147,
      PCOUT(5) => product_stage5_reg_n_148,
      PCOUT(4) => product_stage5_reg_n_149,
      PCOUT(3) => product_stage5_reg_n_150,
      PCOUT(2) => product_stage5_reg_n_151,
      PCOUT(1) => product_stage5_reg_n_152,
      PCOUT(0) => product_stage5_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_stage5_reg_UNDERFLOW_UNCONNECTED
    );
temp00_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \waveY_reg[0]_18\(11),
      A(28) => \waveY_reg[0]_18\(11),
      A(27) => \waveY_reg[0]_18\(11),
      A(26) => \waveY_reg[0]_18\(11),
      A(25) => \waveY_reg[0]_18\(11),
      A(24) => \waveY_reg[0]_18\(11),
      A(23) => \waveY_reg[0]_18\(11),
      A(22) => \waveY_reg[0]_18\(11),
      A(21) => \waveY_reg[0]_18\(11),
      A(20) => \waveY_reg[0]_18\(11),
      A(19) => \waveY_reg[0]_18\(11),
      A(18) => \waveY_reg[0]_18\(11),
      A(17) => \waveY_reg[0]_18\(11),
      A(16) => \waveY_reg[0]_18\(11),
      A(15) => \waveY_reg[0]_18\(11),
      A(14) => \waveY_reg[0]_18\(11),
      A(13) => \waveY_reg[0]_18\(11),
      A(12) => \waveY_reg[0]_18\(11),
      A(11 downto 0) => \waveY_reg[0]_18\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_temp00_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => temp0_reg_0(11),
      B(16) => temp0_reg_0(11),
      B(15) => temp0_reg_0(11),
      B(14) => temp0_reg_0(11),
      B(13) => temp0_reg_0(11),
      B(12) => temp0_reg_0(11),
      B(11 downto 0) => temp0_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_temp00_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_temp00_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_temp00_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_temp00_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_temp00_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_temp00_reg_P_UNCONNECTED(47 downto 24),
      P(23) => temp00_reg_n_82,
      P(22) => temp00_reg_n_83,
      P(21) => temp00_reg_n_84,
      P(20) => temp00_reg_n_85,
      P(19) => temp00_reg_n_86,
      P(18) => temp00_reg_n_87,
      P(17) => temp00_reg_n_88,
      P(16) => temp00_reg_n_89,
      P(15) => temp00_reg_n_90,
      P(14) => temp00_reg_n_91,
      P(13) => temp00_reg_n_92,
      P(12) => temp00_reg_n_93,
      P(11) => temp00_reg_n_94,
      P(10) => temp00_reg_n_95,
      P(9) => temp00_reg_n_96,
      P(8) => temp00_reg_n_97,
      P(7) => temp00_reg_n_98,
      P(6) => temp00_reg_n_99,
      P(5) => temp00_reg_n_100,
      P(4) => temp00_reg_n_101,
      P(3) => temp00_reg_n_102,
      P(2) => temp00_reg_n_103,
      P(1) => temp00_reg_n_104,
      P(0) => temp00_reg_n_105,
      PATTERNBDETECT => NLW_temp00_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_temp00_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => temp00_reg_n_106,
      PCOUT(46) => temp00_reg_n_107,
      PCOUT(45) => temp00_reg_n_108,
      PCOUT(44) => temp00_reg_n_109,
      PCOUT(43) => temp00_reg_n_110,
      PCOUT(42) => temp00_reg_n_111,
      PCOUT(41) => temp00_reg_n_112,
      PCOUT(40) => temp00_reg_n_113,
      PCOUT(39) => temp00_reg_n_114,
      PCOUT(38) => temp00_reg_n_115,
      PCOUT(37) => temp00_reg_n_116,
      PCOUT(36) => temp00_reg_n_117,
      PCOUT(35) => temp00_reg_n_118,
      PCOUT(34) => temp00_reg_n_119,
      PCOUT(33) => temp00_reg_n_120,
      PCOUT(32) => temp00_reg_n_121,
      PCOUT(31) => temp00_reg_n_122,
      PCOUT(30) => temp00_reg_n_123,
      PCOUT(29) => temp00_reg_n_124,
      PCOUT(28) => temp00_reg_n_125,
      PCOUT(27) => temp00_reg_n_126,
      PCOUT(26) => temp00_reg_n_127,
      PCOUT(25) => temp00_reg_n_128,
      PCOUT(24) => temp00_reg_n_129,
      PCOUT(23) => temp00_reg_n_130,
      PCOUT(22) => temp00_reg_n_131,
      PCOUT(21) => temp00_reg_n_132,
      PCOUT(20) => temp00_reg_n_133,
      PCOUT(19) => temp00_reg_n_134,
      PCOUT(18) => temp00_reg_n_135,
      PCOUT(17) => temp00_reg_n_136,
      PCOUT(16) => temp00_reg_n_137,
      PCOUT(15) => temp00_reg_n_138,
      PCOUT(14) => temp00_reg_n_139,
      PCOUT(13) => temp00_reg_n_140,
      PCOUT(12) => temp00_reg_n_141,
      PCOUT(11) => temp00_reg_n_142,
      PCOUT(10) => temp00_reg_n_143,
      PCOUT(9) => temp00_reg_n_144,
      PCOUT(8) => temp00_reg_n_145,
      PCOUT(7) => temp00_reg_n_146,
      PCOUT(6) => temp00_reg_n_147,
      PCOUT(5) => temp00_reg_n_148,
      PCOUT(4) => temp00_reg_n_149,
      PCOUT(3) => temp00_reg_n_150,
      PCOUT(2) => temp00_reg_n_151,
      PCOUT(1) => temp00_reg_n_152,
      PCOUT(0) => temp00_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_temp00_reg_UNDERFLOW_UNCONNECTED
    );
temp02_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \waveY_reg[2]_14\(11),
      A(28) => \waveY_reg[2]_14\(11),
      A(27) => \waveY_reg[2]_14\(11),
      A(26) => \waveY_reg[2]_14\(11),
      A(25) => \waveY_reg[2]_14\(11),
      A(24) => \waveY_reg[2]_14\(11),
      A(23) => \waveY_reg[2]_14\(11),
      A(22) => \waveY_reg[2]_14\(11),
      A(21) => \waveY_reg[2]_14\(11),
      A(20) => \waveY_reg[2]_14\(11),
      A(19) => \waveY_reg[2]_14\(11),
      A(18) => \waveY_reg[2]_14\(11),
      A(17) => \waveY_reg[2]_14\(11),
      A(16) => \waveY_reg[2]_14\(11),
      A(15) => \waveY_reg[2]_14\(11),
      A(14) => \waveY_reg[2]_14\(11),
      A(13) => \waveY_reg[2]_14\(11),
      A(12) => \waveY_reg[2]_14\(11),
      A(11 downto 0) => \waveY_reg[2]_14\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_temp02_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => temp2_reg_0(11),
      B(16) => temp2_reg_0(11),
      B(15) => temp2_reg_0(11),
      B(14) => temp2_reg_0(11),
      B(13) => temp2_reg_0(11),
      B(12) => temp2_reg_0(11),
      B(11 downto 0) => temp2_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_temp02_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_temp02_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_temp02_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_temp02_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_temp02_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_temp02_reg_P_UNCONNECTED(47 downto 24),
      P(23) => temp02_reg_n_82,
      P(22) => temp02_reg_n_83,
      P(21) => temp02_reg_n_84,
      P(20) => temp02_reg_n_85,
      P(19) => temp02_reg_n_86,
      P(18) => temp02_reg_n_87,
      P(17) => temp02_reg_n_88,
      P(16) => temp02_reg_n_89,
      P(15) => temp02_reg_n_90,
      P(14) => temp02_reg_n_91,
      P(13) => temp02_reg_n_92,
      P(12) => temp02_reg_n_93,
      P(11) => temp02_reg_n_94,
      P(10) => temp02_reg_n_95,
      P(9) => temp02_reg_n_96,
      P(8) => temp02_reg_n_97,
      P(7) => temp02_reg_n_98,
      P(6) => temp02_reg_n_99,
      P(5) => temp02_reg_n_100,
      P(4) => temp02_reg_n_101,
      P(3) => temp02_reg_n_102,
      P(2) => temp02_reg_n_103,
      P(1) => temp02_reg_n_104,
      P(0) => temp02_reg_n_105,
      PATTERNBDETECT => NLW_temp02_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_temp02_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => temp02_reg_n_106,
      PCOUT(46) => temp02_reg_n_107,
      PCOUT(45) => temp02_reg_n_108,
      PCOUT(44) => temp02_reg_n_109,
      PCOUT(43) => temp02_reg_n_110,
      PCOUT(42) => temp02_reg_n_111,
      PCOUT(41) => temp02_reg_n_112,
      PCOUT(40) => temp02_reg_n_113,
      PCOUT(39) => temp02_reg_n_114,
      PCOUT(38) => temp02_reg_n_115,
      PCOUT(37) => temp02_reg_n_116,
      PCOUT(36) => temp02_reg_n_117,
      PCOUT(35) => temp02_reg_n_118,
      PCOUT(34) => temp02_reg_n_119,
      PCOUT(33) => temp02_reg_n_120,
      PCOUT(32) => temp02_reg_n_121,
      PCOUT(31) => temp02_reg_n_122,
      PCOUT(30) => temp02_reg_n_123,
      PCOUT(29) => temp02_reg_n_124,
      PCOUT(28) => temp02_reg_n_125,
      PCOUT(27) => temp02_reg_n_126,
      PCOUT(26) => temp02_reg_n_127,
      PCOUT(25) => temp02_reg_n_128,
      PCOUT(24) => temp02_reg_n_129,
      PCOUT(23) => temp02_reg_n_130,
      PCOUT(22) => temp02_reg_n_131,
      PCOUT(21) => temp02_reg_n_132,
      PCOUT(20) => temp02_reg_n_133,
      PCOUT(19) => temp02_reg_n_134,
      PCOUT(18) => temp02_reg_n_135,
      PCOUT(17) => temp02_reg_n_136,
      PCOUT(16) => temp02_reg_n_137,
      PCOUT(15) => temp02_reg_n_138,
      PCOUT(14) => temp02_reg_n_139,
      PCOUT(13) => temp02_reg_n_140,
      PCOUT(12) => temp02_reg_n_141,
      PCOUT(11) => temp02_reg_n_142,
      PCOUT(10) => temp02_reg_n_143,
      PCOUT(9) => temp02_reg_n_144,
      PCOUT(8) => temp02_reg_n_145,
      PCOUT(7) => temp02_reg_n_146,
      PCOUT(6) => temp02_reg_n_147,
      PCOUT(5) => temp02_reg_n_148,
      PCOUT(4) => temp02_reg_n_149,
      PCOUT(3) => temp02_reg_n_150,
      PCOUT(2) => temp02_reg_n_151,
      PCOUT(1) => temp02_reg_n_152,
      PCOUT(0) => temp02_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_temp02_reg_UNDERFLOW_UNCONNECTED
    );
temp04_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \waveY_reg[4]_20\(11),
      A(28) => \waveY_reg[4]_20\(11),
      A(27) => \waveY_reg[4]_20\(11),
      A(26) => \waveY_reg[4]_20\(11),
      A(25) => \waveY_reg[4]_20\(11),
      A(24) => \waveY_reg[4]_20\(11),
      A(23) => \waveY_reg[4]_20\(11),
      A(22) => \waveY_reg[4]_20\(11),
      A(21) => \waveY_reg[4]_20\(11),
      A(20) => \waveY_reg[4]_20\(11),
      A(19) => \waveY_reg[4]_20\(11),
      A(18) => \waveY_reg[4]_20\(11),
      A(17) => \waveY_reg[4]_20\(11),
      A(16) => \waveY_reg[4]_20\(11),
      A(15) => \waveY_reg[4]_20\(11),
      A(14) => \waveY_reg[4]_20\(11),
      A(13) => \waveY_reg[4]_20\(11),
      A(12) => \waveY_reg[4]_20\(11),
      A(11 downto 0) => \waveY_reg[4]_20\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_temp04_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => temp4_reg_0(11),
      B(16) => temp4_reg_0(11),
      B(15) => temp4_reg_0(11),
      B(14) => temp4_reg_0(11),
      B(13) => temp4_reg_0(11),
      B(12) => temp4_reg_0(11),
      B(11 downto 0) => temp4_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_temp04_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_temp04_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_temp04_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_temp04_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_temp04_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_temp04_reg_P_UNCONNECTED(47 downto 24),
      P(23) => temp04_reg_n_82,
      P(22) => temp04_reg_n_83,
      P(21) => temp04_reg_n_84,
      P(20) => temp04_reg_n_85,
      P(19) => temp04_reg_n_86,
      P(18) => temp04_reg_n_87,
      P(17) => temp04_reg_n_88,
      P(16) => temp04_reg_n_89,
      P(15) => temp04_reg_n_90,
      P(14) => temp04_reg_n_91,
      P(13) => temp04_reg_n_92,
      P(12) => temp04_reg_n_93,
      P(11) => temp04_reg_n_94,
      P(10) => temp04_reg_n_95,
      P(9) => temp04_reg_n_96,
      P(8) => temp04_reg_n_97,
      P(7) => temp04_reg_n_98,
      P(6) => temp04_reg_n_99,
      P(5) => temp04_reg_n_100,
      P(4) => temp04_reg_n_101,
      P(3) => temp04_reg_n_102,
      P(2) => temp04_reg_n_103,
      P(1) => temp04_reg_n_104,
      P(0) => temp04_reg_n_105,
      PATTERNBDETECT => NLW_temp04_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_temp04_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => temp04_reg_n_106,
      PCOUT(46) => temp04_reg_n_107,
      PCOUT(45) => temp04_reg_n_108,
      PCOUT(44) => temp04_reg_n_109,
      PCOUT(43) => temp04_reg_n_110,
      PCOUT(42) => temp04_reg_n_111,
      PCOUT(41) => temp04_reg_n_112,
      PCOUT(40) => temp04_reg_n_113,
      PCOUT(39) => temp04_reg_n_114,
      PCOUT(38) => temp04_reg_n_115,
      PCOUT(37) => temp04_reg_n_116,
      PCOUT(36) => temp04_reg_n_117,
      PCOUT(35) => temp04_reg_n_118,
      PCOUT(34) => temp04_reg_n_119,
      PCOUT(33) => temp04_reg_n_120,
      PCOUT(32) => temp04_reg_n_121,
      PCOUT(31) => temp04_reg_n_122,
      PCOUT(30) => temp04_reg_n_123,
      PCOUT(29) => temp04_reg_n_124,
      PCOUT(28) => temp04_reg_n_125,
      PCOUT(27) => temp04_reg_n_126,
      PCOUT(26) => temp04_reg_n_127,
      PCOUT(25) => temp04_reg_n_128,
      PCOUT(24) => temp04_reg_n_129,
      PCOUT(23) => temp04_reg_n_130,
      PCOUT(22) => temp04_reg_n_131,
      PCOUT(21) => temp04_reg_n_132,
      PCOUT(20) => temp04_reg_n_133,
      PCOUT(19) => temp04_reg_n_134,
      PCOUT(18) => temp04_reg_n_135,
      PCOUT(17) => temp04_reg_n_136,
      PCOUT(16) => temp04_reg_n_137,
      PCOUT(15) => temp04_reg_n_138,
      PCOUT(14) => temp04_reg_n_139,
      PCOUT(13) => temp04_reg_n_140,
      PCOUT(12) => temp04_reg_n_141,
      PCOUT(11) => temp04_reg_n_142,
      PCOUT(10) => temp04_reg_n_143,
      PCOUT(9) => temp04_reg_n_144,
      PCOUT(8) => temp04_reg_n_145,
      PCOUT(7) => temp04_reg_n_146,
      PCOUT(6) => temp04_reg_n_147,
      PCOUT(5) => temp04_reg_n_148,
      PCOUT(4) => temp04_reg_n_149,
      PCOUT(3) => temp04_reg_n_150,
      PCOUT(2) => temp04_reg_n_151,
      PCOUT(1) => temp04_reg_n_152,
      PCOUT(0) => temp04_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_temp04_reg_UNDERFLOW_UNCONNECTED
    );
temp06_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \waveY_reg[6]_16\(11),
      A(28) => \waveY_reg[6]_16\(11),
      A(27) => \waveY_reg[6]_16\(11),
      A(26) => \waveY_reg[6]_16\(11),
      A(25) => \waveY_reg[6]_16\(11),
      A(24) => \waveY_reg[6]_16\(11),
      A(23) => \waveY_reg[6]_16\(11),
      A(22) => \waveY_reg[6]_16\(11),
      A(21) => \waveY_reg[6]_16\(11),
      A(20) => \waveY_reg[6]_16\(11),
      A(19) => \waveY_reg[6]_16\(11),
      A(18) => \waveY_reg[6]_16\(11),
      A(17) => \waveY_reg[6]_16\(11),
      A(16) => \waveY_reg[6]_16\(11),
      A(15) => \waveY_reg[6]_16\(11),
      A(14) => \waveY_reg[6]_16\(11),
      A(13) => \waveY_reg[6]_16\(11),
      A(12) => \waveY_reg[6]_16\(11),
      A(11 downto 0) => \waveY_reg[6]_16\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_temp06_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => temp6_reg_0(11),
      B(16) => temp6_reg_0(11),
      B(15) => temp6_reg_0(11),
      B(14) => temp6_reg_0(11),
      B(13) => temp6_reg_0(11),
      B(12) => temp6_reg_0(11),
      B(11 downto 0) => temp6_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_temp06_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_temp06_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_temp06_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_temp06_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_temp06_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_temp06_reg_P_UNCONNECTED(47 downto 24),
      P(23) => temp06_reg_n_82,
      P(22) => temp06_reg_n_83,
      P(21) => temp06_reg_n_84,
      P(20) => temp06_reg_n_85,
      P(19) => temp06_reg_n_86,
      P(18) => temp06_reg_n_87,
      P(17) => temp06_reg_n_88,
      P(16) => temp06_reg_n_89,
      P(15) => temp06_reg_n_90,
      P(14) => temp06_reg_n_91,
      P(13) => temp06_reg_n_92,
      P(12) => temp06_reg_n_93,
      P(11) => temp06_reg_n_94,
      P(10) => temp06_reg_n_95,
      P(9) => temp06_reg_n_96,
      P(8) => temp06_reg_n_97,
      P(7) => temp06_reg_n_98,
      P(6) => temp06_reg_n_99,
      P(5) => temp06_reg_n_100,
      P(4) => temp06_reg_n_101,
      P(3) => temp06_reg_n_102,
      P(2) => temp06_reg_n_103,
      P(1) => temp06_reg_n_104,
      P(0) => temp06_reg_n_105,
      PATTERNBDETECT => NLW_temp06_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_temp06_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => temp06_reg_n_106,
      PCOUT(46) => temp06_reg_n_107,
      PCOUT(45) => temp06_reg_n_108,
      PCOUT(44) => temp06_reg_n_109,
      PCOUT(43) => temp06_reg_n_110,
      PCOUT(42) => temp06_reg_n_111,
      PCOUT(41) => temp06_reg_n_112,
      PCOUT(40) => temp06_reg_n_113,
      PCOUT(39) => temp06_reg_n_114,
      PCOUT(38) => temp06_reg_n_115,
      PCOUT(37) => temp06_reg_n_116,
      PCOUT(36) => temp06_reg_n_117,
      PCOUT(35) => temp06_reg_n_118,
      PCOUT(34) => temp06_reg_n_119,
      PCOUT(33) => temp06_reg_n_120,
      PCOUT(32) => temp06_reg_n_121,
      PCOUT(31) => temp06_reg_n_122,
      PCOUT(30) => temp06_reg_n_123,
      PCOUT(29) => temp06_reg_n_124,
      PCOUT(28) => temp06_reg_n_125,
      PCOUT(27) => temp06_reg_n_126,
      PCOUT(26) => temp06_reg_n_127,
      PCOUT(25) => temp06_reg_n_128,
      PCOUT(24) => temp06_reg_n_129,
      PCOUT(23) => temp06_reg_n_130,
      PCOUT(22) => temp06_reg_n_131,
      PCOUT(21) => temp06_reg_n_132,
      PCOUT(20) => temp06_reg_n_133,
      PCOUT(19) => temp06_reg_n_134,
      PCOUT(18) => temp06_reg_n_135,
      PCOUT(17) => temp06_reg_n_136,
      PCOUT(16) => temp06_reg_n_137,
      PCOUT(15) => temp06_reg_n_138,
      PCOUT(14) => temp06_reg_n_139,
      PCOUT(13) => temp06_reg_n_140,
      PCOUT(12) => temp06_reg_n_141,
      PCOUT(11) => temp06_reg_n_142,
      PCOUT(10) => temp06_reg_n_143,
      PCOUT(9) => temp06_reg_n_144,
      PCOUT(8) => temp06_reg_n_145,
      PCOUT(7) => temp06_reg_n_146,
      PCOUT(6) => temp06_reg_n_147,
      PCOUT(5) => temp06_reg_n_148,
      PCOUT(4) => temp06_reg_n_149,
      PCOUT(3) => temp06_reg_n_150,
      PCOUT(2) => temp06_reg_n_151,
      PCOUT(1) => temp06_reg_n_152,
      PCOUT(0) => temp06_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_temp06_reg_UNDERFLOW_UNCONNECTED
    );
temp0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \waveX_reg[0]_10\(11),
      A(28) => \waveX_reg[0]_10\(11),
      A(27) => \waveX_reg[0]_10\(11),
      A(26) => \waveX_reg[0]_10\(11),
      A(25) => \waveX_reg[0]_10\(11),
      A(24) => \waveX_reg[0]_10\(11),
      A(23) => \waveX_reg[0]_10\(11),
      A(22) => \waveX_reg[0]_10\(11),
      A(21) => \waveX_reg[0]_10\(11),
      A(20) => \waveX_reg[0]_10\(11),
      A(19) => \waveX_reg[0]_10\(11),
      A(18) => \waveX_reg[0]_10\(11),
      A(17) => \waveX_reg[0]_10\(11),
      A(16) => \waveX_reg[0]_10\(11),
      A(15) => \waveX_reg[0]_10\(11),
      A(14) => \waveX_reg[0]_10\(11),
      A(13) => \waveX_reg[0]_10\(11),
      A(12) => \waveX_reg[0]_10\(11),
      A(11 downto 0) => \waveX_reg[0]_10\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_temp0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => temp0_reg_0(11),
      B(16) => temp0_reg_0(11),
      B(15) => temp0_reg_0(11),
      B(14) => temp0_reg_0(11),
      B(13) => temp0_reg_0(11),
      B(12) => temp0_reg_0(11),
      B(11 downto 0) => temp0_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_temp0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_temp0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_temp0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_temp0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_temp0_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_temp0_reg_P_UNCONNECTED(47 downto 24),
      P(23) => temp0_reg_n_82,
      P(22) => temp0_reg_n_83,
      P(21) => temp0_reg_n_84,
      P(20) => temp0_reg_n_85,
      P(19) => temp0_reg_n_86,
      P(18) => temp0_reg_n_87,
      P(17) => temp0_reg_n_88,
      P(16) => temp0_reg_n_89,
      P(15) => temp0_reg_n_90,
      P(14) => temp0_reg_n_91,
      P(13) => temp0_reg_n_92,
      P(12) => temp0_reg_n_93,
      P(11) => temp0_reg_n_94,
      P(10) => temp0_reg_n_95,
      P(9) => temp0_reg_n_96,
      P(8) => temp0_reg_n_97,
      P(7) => temp0_reg_n_98,
      P(6) => temp0_reg_n_99,
      P(5) => temp0_reg_n_100,
      P(4) => temp0_reg_n_101,
      P(3) => temp0_reg_n_102,
      P(2) => temp0_reg_n_103,
      P(1) => temp0_reg_n_104,
      P(0) => temp0_reg_n_105,
      PATTERNBDETECT => NLW_temp0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_temp0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => temp0_reg_n_106,
      PCOUT(46) => temp0_reg_n_107,
      PCOUT(45) => temp0_reg_n_108,
      PCOUT(44) => temp0_reg_n_109,
      PCOUT(43) => temp0_reg_n_110,
      PCOUT(42) => temp0_reg_n_111,
      PCOUT(41) => temp0_reg_n_112,
      PCOUT(40) => temp0_reg_n_113,
      PCOUT(39) => temp0_reg_n_114,
      PCOUT(38) => temp0_reg_n_115,
      PCOUT(37) => temp0_reg_n_116,
      PCOUT(36) => temp0_reg_n_117,
      PCOUT(35) => temp0_reg_n_118,
      PCOUT(34) => temp0_reg_n_119,
      PCOUT(33) => temp0_reg_n_120,
      PCOUT(32) => temp0_reg_n_121,
      PCOUT(31) => temp0_reg_n_122,
      PCOUT(30) => temp0_reg_n_123,
      PCOUT(29) => temp0_reg_n_124,
      PCOUT(28) => temp0_reg_n_125,
      PCOUT(27) => temp0_reg_n_126,
      PCOUT(26) => temp0_reg_n_127,
      PCOUT(25) => temp0_reg_n_128,
      PCOUT(24) => temp0_reg_n_129,
      PCOUT(23) => temp0_reg_n_130,
      PCOUT(22) => temp0_reg_n_131,
      PCOUT(21) => temp0_reg_n_132,
      PCOUT(20) => temp0_reg_n_133,
      PCOUT(19) => temp0_reg_n_134,
      PCOUT(18) => temp0_reg_n_135,
      PCOUT(17) => temp0_reg_n_136,
      PCOUT(16) => temp0_reg_n_137,
      PCOUT(15) => temp0_reg_n_138,
      PCOUT(14) => temp0_reg_n_139,
      PCOUT(13) => temp0_reg_n_140,
      PCOUT(12) => temp0_reg_n_141,
      PCOUT(11) => temp0_reg_n_142,
      PCOUT(10) => temp0_reg_n_143,
      PCOUT(9) => temp0_reg_n_144,
      PCOUT(8) => temp0_reg_n_145,
      PCOUT(7) => temp0_reg_n_146,
      PCOUT(6) => temp0_reg_n_147,
      PCOUT(5) => temp0_reg_n_148,
      PCOUT(4) => temp0_reg_n_149,
      PCOUT(3) => temp0_reg_n_150,
      PCOUT(2) => temp0_reg_n_151,
      PCOUT(1) => temp0_reg_n_152,
      PCOUT(0) => temp0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_temp0_reg_UNDERFLOW_UNCONNECTED
    );
temp2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \waveX_reg[2]_6\(11),
      A(28) => \waveX_reg[2]_6\(11),
      A(27) => \waveX_reg[2]_6\(11),
      A(26) => \waveX_reg[2]_6\(11),
      A(25) => \waveX_reg[2]_6\(11),
      A(24) => \waveX_reg[2]_6\(11),
      A(23) => \waveX_reg[2]_6\(11),
      A(22) => \waveX_reg[2]_6\(11),
      A(21) => \waveX_reg[2]_6\(11),
      A(20) => \waveX_reg[2]_6\(11),
      A(19) => \waveX_reg[2]_6\(11),
      A(18) => \waveX_reg[2]_6\(11),
      A(17) => \waveX_reg[2]_6\(11),
      A(16) => \waveX_reg[2]_6\(11),
      A(15) => \waveX_reg[2]_6\(11),
      A(14) => \waveX_reg[2]_6\(11),
      A(13) => \waveX_reg[2]_6\(11),
      A(12) => \waveX_reg[2]_6\(11),
      A(11 downto 0) => \waveX_reg[2]_6\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_temp2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => temp2_reg_0(11),
      B(16) => temp2_reg_0(11),
      B(15) => temp2_reg_0(11),
      B(14) => temp2_reg_0(11),
      B(13) => temp2_reg_0(11),
      B(12) => temp2_reg_0(11),
      B(11 downto 0) => temp2_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_temp2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_temp2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_temp2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_temp2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_temp2_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_temp2_reg_P_UNCONNECTED(47 downto 24),
      P(23) => temp2_reg_n_82,
      P(22) => temp2_reg_n_83,
      P(21) => temp2_reg_n_84,
      P(20) => temp2_reg_n_85,
      P(19) => temp2_reg_n_86,
      P(18) => temp2_reg_n_87,
      P(17) => temp2_reg_n_88,
      P(16) => temp2_reg_n_89,
      P(15) => temp2_reg_n_90,
      P(14) => temp2_reg_n_91,
      P(13) => temp2_reg_n_92,
      P(12) => temp2_reg_n_93,
      P(11) => temp2_reg_n_94,
      P(10) => temp2_reg_n_95,
      P(9) => temp2_reg_n_96,
      P(8) => temp2_reg_n_97,
      P(7) => temp2_reg_n_98,
      P(6) => temp2_reg_n_99,
      P(5) => temp2_reg_n_100,
      P(4) => temp2_reg_n_101,
      P(3) => temp2_reg_n_102,
      P(2) => temp2_reg_n_103,
      P(1) => temp2_reg_n_104,
      P(0) => temp2_reg_n_105,
      PATTERNBDETECT => NLW_temp2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_temp2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => temp2_reg_n_106,
      PCOUT(46) => temp2_reg_n_107,
      PCOUT(45) => temp2_reg_n_108,
      PCOUT(44) => temp2_reg_n_109,
      PCOUT(43) => temp2_reg_n_110,
      PCOUT(42) => temp2_reg_n_111,
      PCOUT(41) => temp2_reg_n_112,
      PCOUT(40) => temp2_reg_n_113,
      PCOUT(39) => temp2_reg_n_114,
      PCOUT(38) => temp2_reg_n_115,
      PCOUT(37) => temp2_reg_n_116,
      PCOUT(36) => temp2_reg_n_117,
      PCOUT(35) => temp2_reg_n_118,
      PCOUT(34) => temp2_reg_n_119,
      PCOUT(33) => temp2_reg_n_120,
      PCOUT(32) => temp2_reg_n_121,
      PCOUT(31) => temp2_reg_n_122,
      PCOUT(30) => temp2_reg_n_123,
      PCOUT(29) => temp2_reg_n_124,
      PCOUT(28) => temp2_reg_n_125,
      PCOUT(27) => temp2_reg_n_126,
      PCOUT(26) => temp2_reg_n_127,
      PCOUT(25) => temp2_reg_n_128,
      PCOUT(24) => temp2_reg_n_129,
      PCOUT(23) => temp2_reg_n_130,
      PCOUT(22) => temp2_reg_n_131,
      PCOUT(21) => temp2_reg_n_132,
      PCOUT(20) => temp2_reg_n_133,
      PCOUT(19) => temp2_reg_n_134,
      PCOUT(18) => temp2_reg_n_135,
      PCOUT(17) => temp2_reg_n_136,
      PCOUT(16) => temp2_reg_n_137,
      PCOUT(15) => temp2_reg_n_138,
      PCOUT(14) => temp2_reg_n_139,
      PCOUT(13) => temp2_reg_n_140,
      PCOUT(12) => temp2_reg_n_141,
      PCOUT(11) => temp2_reg_n_142,
      PCOUT(10) => temp2_reg_n_143,
      PCOUT(9) => temp2_reg_n_144,
      PCOUT(8) => temp2_reg_n_145,
      PCOUT(7) => temp2_reg_n_146,
      PCOUT(6) => temp2_reg_n_147,
      PCOUT(5) => temp2_reg_n_148,
      PCOUT(4) => temp2_reg_n_149,
      PCOUT(3) => temp2_reg_n_150,
      PCOUT(2) => temp2_reg_n_151,
      PCOUT(1) => temp2_reg_n_152,
      PCOUT(0) => temp2_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_temp2_reg_UNDERFLOW_UNCONNECTED
    );
temp2_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => countMulti_reg(2),
      I1 => countMulti_reg(3),
      I2 => countMulti_reg(11),
      I3 => \count[15]_i_4_n_0\,
      I4 => \xcorr[35]_i_3_n_0\,
      O => product
    );
temp4_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \waveX_reg[4]_12\(11),
      A(28) => \waveX_reg[4]_12\(11),
      A(27) => \waveX_reg[4]_12\(11),
      A(26) => \waveX_reg[4]_12\(11),
      A(25) => \waveX_reg[4]_12\(11),
      A(24) => \waveX_reg[4]_12\(11),
      A(23) => \waveX_reg[4]_12\(11),
      A(22) => \waveX_reg[4]_12\(11),
      A(21) => \waveX_reg[4]_12\(11),
      A(20) => \waveX_reg[4]_12\(11),
      A(19) => \waveX_reg[4]_12\(11),
      A(18) => \waveX_reg[4]_12\(11),
      A(17) => \waveX_reg[4]_12\(11),
      A(16) => \waveX_reg[4]_12\(11),
      A(15) => \waveX_reg[4]_12\(11),
      A(14) => \waveX_reg[4]_12\(11),
      A(13) => \waveX_reg[4]_12\(11),
      A(12) => \waveX_reg[4]_12\(11),
      A(11 downto 0) => \waveX_reg[4]_12\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_temp4_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => temp4_reg_0(11),
      B(16) => temp4_reg_0(11),
      B(15) => temp4_reg_0(11),
      B(14) => temp4_reg_0(11),
      B(13) => temp4_reg_0(11),
      B(12) => temp4_reg_0(11),
      B(11 downto 0) => temp4_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_temp4_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_temp4_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_temp4_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_temp4_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_temp4_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_temp4_reg_P_UNCONNECTED(47 downto 24),
      P(23) => temp4_reg_n_82,
      P(22) => temp4_reg_n_83,
      P(21) => temp4_reg_n_84,
      P(20) => temp4_reg_n_85,
      P(19) => temp4_reg_n_86,
      P(18) => temp4_reg_n_87,
      P(17) => temp4_reg_n_88,
      P(16) => temp4_reg_n_89,
      P(15) => temp4_reg_n_90,
      P(14) => temp4_reg_n_91,
      P(13) => temp4_reg_n_92,
      P(12) => temp4_reg_n_93,
      P(11) => temp4_reg_n_94,
      P(10) => temp4_reg_n_95,
      P(9) => temp4_reg_n_96,
      P(8) => temp4_reg_n_97,
      P(7) => temp4_reg_n_98,
      P(6) => temp4_reg_n_99,
      P(5) => temp4_reg_n_100,
      P(4) => temp4_reg_n_101,
      P(3) => temp4_reg_n_102,
      P(2) => temp4_reg_n_103,
      P(1) => temp4_reg_n_104,
      P(0) => temp4_reg_n_105,
      PATTERNBDETECT => NLW_temp4_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_temp4_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => temp4_reg_n_106,
      PCOUT(46) => temp4_reg_n_107,
      PCOUT(45) => temp4_reg_n_108,
      PCOUT(44) => temp4_reg_n_109,
      PCOUT(43) => temp4_reg_n_110,
      PCOUT(42) => temp4_reg_n_111,
      PCOUT(41) => temp4_reg_n_112,
      PCOUT(40) => temp4_reg_n_113,
      PCOUT(39) => temp4_reg_n_114,
      PCOUT(38) => temp4_reg_n_115,
      PCOUT(37) => temp4_reg_n_116,
      PCOUT(36) => temp4_reg_n_117,
      PCOUT(35) => temp4_reg_n_118,
      PCOUT(34) => temp4_reg_n_119,
      PCOUT(33) => temp4_reg_n_120,
      PCOUT(32) => temp4_reg_n_121,
      PCOUT(31) => temp4_reg_n_122,
      PCOUT(30) => temp4_reg_n_123,
      PCOUT(29) => temp4_reg_n_124,
      PCOUT(28) => temp4_reg_n_125,
      PCOUT(27) => temp4_reg_n_126,
      PCOUT(26) => temp4_reg_n_127,
      PCOUT(25) => temp4_reg_n_128,
      PCOUT(24) => temp4_reg_n_129,
      PCOUT(23) => temp4_reg_n_130,
      PCOUT(22) => temp4_reg_n_131,
      PCOUT(21) => temp4_reg_n_132,
      PCOUT(20) => temp4_reg_n_133,
      PCOUT(19) => temp4_reg_n_134,
      PCOUT(18) => temp4_reg_n_135,
      PCOUT(17) => temp4_reg_n_136,
      PCOUT(16) => temp4_reg_n_137,
      PCOUT(15) => temp4_reg_n_138,
      PCOUT(14) => temp4_reg_n_139,
      PCOUT(13) => temp4_reg_n_140,
      PCOUT(12) => temp4_reg_n_141,
      PCOUT(11) => temp4_reg_n_142,
      PCOUT(10) => temp4_reg_n_143,
      PCOUT(9) => temp4_reg_n_144,
      PCOUT(8) => temp4_reg_n_145,
      PCOUT(7) => temp4_reg_n_146,
      PCOUT(6) => temp4_reg_n_147,
      PCOUT(5) => temp4_reg_n_148,
      PCOUT(4) => temp4_reg_n_149,
      PCOUT(3) => temp4_reg_n_150,
      PCOUT(2) => temp4_reg_n_151,
      PCOUT(1) => temp4_reg_n_152,
      PCOUT(0) => temp4_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_temp4_reg_UNDERFLOW_UNCONNECTED
    );
temp6_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_CLK_INVERTED => '1',
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \waveX_reg[6]_8\(11),
      A(28) => \waveX_reg[6]_8\(11),
      A(27) => \waveX_reg[6]_8\(11),
      A(26) => \waveX_reg[6]_8\(11),
      A(25) => \waveX_reg[6]_8\(11),
      A(24) => \waveX_reg[6]_8\(11),
      A(23) => \waveX_reg[6]_8\(11),
      A(22) => \waveX_reg[6]_8\(11),
      A(21) => \waveX_reg[6]_8\(11),
      A(20) => \waveX_reg[6]_8\(11),
      A(19) => \waveX_reg[6]_8\(11),
      A(18) => \waveX_reg[6]_8\(11),
      A(17) => \waveX_reg[6]_8\(11),
      A(16) => \waveX_reg[6]_8\(11),
      A(15) => \waveX_reg[6]_8\(11),
      A(14) => \waveX_reg[6]_8\(11),
      A(13) => \waveX_reg[6]_8\(11),
      A(12) => \waveX_reg[6]_8\(11),
      A(11 downto 0) => \waveX_reg[6]_8\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_temp6_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => temp6_reg_0(11),
      B(16) => temp6_reg_0(11),
      B(15) => temp6_reg_0(11),
      B(14) => temp6_reg_0(11),
      B(13) => temp6_reg_0(11),
      B(12) => temp6_reg_0(11),
      B(11 downto 0) => temp6_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_temp6_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_temp6_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_temp6_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => product,
      CLK => product1_reg_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_temp6_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_temp6_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_temp6_reg_P_UNCONNECTED(47 downto 24),
      P(23) => temp6_reg_n_82,
      P(22) => temp6_reg_n_83,
      P(21) => temp6_reg_n_84,
      P(20) => temp6_reg_n_85,
      P(19) => temp6_reg_n_86,
      P(18) => temp6_reg_n_87,
      P(17) => temp6_reg_n_88,
      P(16) => temp6_reg_n_89,
      P(15) => temp6_reg_n_90,
      P(14) => temp6_reg_n_91,
      P(13) => temp6_reg_n_92,
      P(12) => temp6_reg_n_93,
      P(11) => temp6_reg_n_94,
      P(10) => temp6_reg_n_95,
      P(9) => temp6_reg_n_96,
      P(8) => temp6_reg_n_97,
      P(7) => temp6_reg_n_98,
      P(6) => temp6_reg_n_99,
      P(5) => temp6_reg_n_100,
      P(4) => temp6_reg_n_101,
      P(3) => temp6_reg_n_102,
      P(2) => temp6_reg_n_103,
      P(1) => temp6_reg_n_104,
      P(0) => temp6_reg_n_105,
      PATTERNBDETECT => NLW_temp6_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_temp6_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => temp6_reg_n_106,
      PCOUT(46) => temp6_reg_n_107,
      PCOUT(45) => temp6_reg_n_108,
      PCOUT(44) => temp6_reg_n_109,
      PCOUT(43) => temp6_reg_n_110,
      PCOUT(42) => temp6_reg_n_111,
      PCOUT(41) => temp6_reg_n_112,
      PCOUT(40) => temp6_reg_n_113,
      PCOUT(39) => temp6_reg_n_114,
      PCOUT(38) => temp6_reg_n_115,
      PCOUT(37) => temp6_reg_n_116,
      PCOUT(36) => temp6_reg_n_117,
      PCOUT(35) => temp6_reg_n_118,
      PCOUT(34) => temp6_reg_n_119,
      PCOUT(33) => temp6_reg_n_120,
      PCOUT(32) => temp6_reg_n_121,
      PCOUT(31) => temp6_reg_n_122,
      PCOUT(30) => temp6_reg_n_123,
      PCOUT(29) => temp6_reg_n_124,
      PCOUT(28) => temp6_reg_n_125,
      PCOUT(27) => temp6_reg_n_126,
      PCOUT(26) => temp6_reg_n_127,
      PCOUT(25) => temp6_reg_n_128,
      PCOUT(24) => temp6_reg_n_129,
      PCOUT(23) => temp6_reg_n_130,
      PCOUT(22) => temp6_reg_n_131,
      PCOUT(21) => temp6_reg_n_132,
      PCOUT(20) => temp6_reg_n_133,
      PCOUT(19) => temp6_reg_n_134,
      PCOUT(18) => temp6_reg_n_135,
      PCOUT(17) => temp6_reg_n_136,
      PCOUT(16) => temp6_reg_n_137,
      PCOUT(15) => temp6_reg_n_138,
      PCOUT(14) => temp6_reg_n_139,
      PCOUT(13) => temp6_reg_n_140,
      PCOUT(12) => temp6_reg_n_141,
      PCOUT(11) => temp6_reg_n_142,
      PCOUT(10) => temp6_reg_n_143,
      PCOUT(9) => temp6_reg_n_144,
      PCOUT(8) => temp6_reg_n_145,
      PCOUT(7) => temp6_reg_n_146,
      PCOUT(6) => temp6_reg_n_147,
      PCOUT(5) => temp6_reg_n_148,
      PCOUT(4) => temp6_reg_n_149,
      PCOUT(3) => temp6_reg_n_150,
      PCOUT(2) => temp6_reg_n_151,
      PCOUT(1) => temp6_reg_n_152,
      PCOUT(0) => temp6_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_temp6_reg_UNDERFLOW_UNCONNECTED
    );
\waveRefAddress[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      O => \waveRefAddress[0][0]_i_1_n_0\
    );
\waveRefAddress[0][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(11),
      I1 => \^count\(11),
      O => \waveRefAddress[0][11]_i_2_n_0\
    );
\waveRefAddress[0][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(10),
      I1 => \^count\(10),
      O => \waveRefAddress[0][11]_i_3_n_0\
    );
\waveRefAddress[0][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(9),
      I1 => \^count\(9),
      O => \waveRefAddress[0][11]_i_4_n_0\
    );
\waveRefAddress[0][11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(8),
      I1 => \^count\(8),
      O => \waveRefAddress[0][11]_i_5_n_0\
    );
\waveRefAddress[0][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_23_in,
      I1 => p_22_in,
      O => \waveRefAddress[0][13]_i_1_n_0\
    );
\waveRefAddress[0][13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \countMulti_reg__0\(13),
      I1 => \^count\(13),
      O => \waveRefAddress[0][13]_i_3_n_0\
    );
\waveRefAddress[0][13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \countMulti_reg__0\(12),
      I1 => \^count\(12),
      O => \waveRefAddress[0][13]_i_4_n_0\
    );
\waveRefAddress[0][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(3),
      I1 => \^count\(3),
      O => \waveRefAddress[0][3]_i_2_n_0\
    );
\waveRefAddress[0][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(2),
      I1 => \^count\(2),
      O => \waveRefAddress[0][3]_i_3_n_0\
    );
\waveRefAddress[0][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(1),
      I1 => \^count\(1),
      O => \waveRefAddress[0][3]_i_4_n_0\
    );
\waveRefAddress[0][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      O => \waveRefAddress[0][3]_i_5_n_0\
    );
\waveRefAddress[0][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(7),
      I1 => \^count\(7),
      O => \waveRefAddress[0][7]_i_2_n_0\
    );
\waveRefAddress[0][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(6),
      I1 => \^count\(6),
      O => \waveRefAddress[0][7]_i_3_n_0\
    );
\waveRefAddress[0][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(5),
      I1 => \^count\(5),
      O => \waveRefAddress[0][7]_i_4_n_0\
    );
\waveRefAddress[0][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(4),
      I1 => \^count\(4),
      O => \waveRefAddress[0][7]_i_5_n_0\
    );
\waveRefAddress[1][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(11),
      I1 => countMulti_reg(11),
      O => \waveRefAddress[1][11]_i_2_n_0\
    );
\waveRefAddress[1][11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(9),
      I1 => countMulti_reg(9),
      O => \waveRefAddress[1][11]_i_3__0_n_0\
    );
\waveRefAddress[1][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(8),
      I1 => \^count\(8),
      O => \waveRefAddress[1][11]_i_4_n_0\
    );
\waveRefAddress[1][11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(7),
      I1 => \^count\(7),
      O => \waveRefAddress[1][11]_i_5__0_n_0\
    );
\waveRefAddress[1][11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => countMulti_reg(11),
      I1 => \^count\(11),
      I2 => \^count\(10),
      I3 => countMulti_reg(10),
      O => \waveRefAddress[1][11]_i_6__0_n_0\
    );
\waveRefAddress[1][11]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^count\(9),
      I1 => countMulti_reg(9),
      I2 => countMulti_reg(10),
      I3 => \^count\(10),
      O => \waveRefAddress[1][11]_i_7__0_n_0\
    );
\waveRefAddress[1][11]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \^count\(8),
      I1 => countMulti_reg(8),
      I2 => \^count\(9),
      I3 => countMulti_reg(9),
      O => \waveRefAddress[1][11]_i_8__0_n_0\
    );
\waveRefAddress[1][11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => countMulti_reg(8),
      I1 => \^count\(8),
      I2 => countMulti_reg(7),
      I3 => \^count\(7),
      O => \waveRefAddress[1][11]_i_9_n_0\
    );
\waveRefAddress[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_20_in,
      I1 => p_19_in,
      O => \waveRefAddress[1][13]_i_1_n_0\
    );
\waveRefAddress[1][13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(11),
      I1 => \^count\(11),
      O => \waveRefAddress[1][13]_i_3_n_0\
    );
\waveRefAddress[1][13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \countMulti_reg__0\(13),
      I1 => \^count\(13),
      I2 => \^count\(12),
      I3 => \countMulti_reg__0\(12),
      O => \waveRefAddress[1][13]_i_4_n_0\
    );
\waveRefAddress[1][13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9996"
    )
        port map (
      I0 => \countMulti_reg__0\(12),
      I1 => \^count\(12),
      I2 => countMulti_reg(11),
      I3 => \^count\(11),
      O => \waveRefAddress[1][13]_i_5_n_0\
    );
\waveRefAddress[1][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^count\(2),
      I1 => countMulti_reg(3),
      I2 => \^count\(3),
      O => \waveRefAddress[1][3]_i_2_n_0\
    );
\waveRefAddress[1][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(2),
      I1 => countMulti_reg(2),
      O => \waveRefAddress[1][3]_i_3_n_0\
    );
\waveRefAddress[1][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(1),
      I1 => \^count\(1),
      O => \waveRefAddress[1][3]_i_4_n_0\
    );
\waveRefAddress[1][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      O => \waveRefAddress[1][3]_i_5_n_0\
    );
\waveRefAddress[1][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(6),
      I1 => \^count\(6),
      O => \waveRefAddress[1][7]_i_2_n_0\
    );
\waveRefAddress[1][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(6),
      I1 => countMulti_reg(6),
      O => \waveRefAddress[1][7]_i_3_n_0\
    );
\waveRefAddress[1][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(4),
      I1 => countMulti_reg(4),
      O => \waveRefAddress[1][7]_i_4_n_0\
    );
\waveRefAddress[1][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(3),
      I1 => countMulti_reg(3),
      O => \waveRefAddress[1][7]_i_5_n_0\
    );
\waveRefAddress[1][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => countMulti_reg(7),
      I1 => \^count\(7),
      I2 => countMulti_reg(6),
      I3 => \^count\(6),
      O => \waveRefAddress[1][7]_i_6_n_0\
    );
\waveRefAddress[1][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^count\(6),
      I1 => countMulti_reg(6),
      I2 => countMulti_reg(5),
      I3 => \^count\(5),
      O => \waveRefAddress[1][7]_i_7_n_0\
    );
\waveRefAddress[1][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => countMulti_reg(4),
      I1 => \^count\(4),
      I2 => \^count\(5),
      I3 => countMulti_reg(5),
      O => \waveRefAddress[1][7]_i_8_n_0\
    );
\waveRefAddress[1][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^count\(3),
      I1 => countMulti_reg(3),
      I2 => countMulti_reg(4),
      I3 => \^count\(4),
      O => \waveRefAddress[1][7]_i_9_n_0\
    );
\waveRefAddress[2][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(10),
      I1 => countMulti_reg(10),
      O => \waveRefAddress[2][11]_i_2_n_0\
    );
\waveRefAddress[2][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(9),
      I1 => \^count\(9),
      O => \waveRefAddress[2][11]_i_3_n_0\
    );
\waveRefAddress[2][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(8),
      I1 => \^count\(8),
      O => \waveRefAddress[2][11]_i_4_n_0\
    );
\waveRefAddress[2][11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(7),
      I1 => \^count\(7),
      O => \waveRefAddress[2][11]_i_5__0_n_0\
    );
\waveRefAddress[2][11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => countMulti_reg(10),
      I1 => \^count\(10),
      I2 => \^count\(11),
      I3 => countMulti_reg(11),
      O => \waveRefAddress[2][11]_i_6__0_n_0\
    );
\waveRefAddress[2][11]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \^count\(9),
      I1 => countMulti_reg(9),
      I2 => \^count\(10),
      I3 => countMulti_reg(10),
      O => \waveRefAddress[2][11]_i_7__0_n_0\
    );
\waveRefAddress[2][11]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => countMulti_reg(9),
      I1 => \^count\(9),
      I2 => countMulti_reg(8),
      I3 => \^count\(8),
      O => \waveRefAddress[2][11]_i_8__0_n_0\
    );
\waveRefAddress[2][11]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => countMulti_reg(8),
      I1 => \^count\(8),
      I2 => countMulti_reg(7),
      I3 => \^count\(7),
      O => \waveRefAddress[2][11]_i_9__0_n_0\
    );
\waveRefAddress[2][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_17_in,
      I1 => p_16_in,
      O => \waveRefAddress[2][13]_i_1_n_0\
    );
\waveRefAddress[2][13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(12),
      I1 => \countMulti_reg__0\(12),
      O => \waveRefAddress[2][13]_i_3_n_0\
    );
\waveRefAddress[2][13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \countMulti_reg__0\(12),
      I1 => \^count\(12),
      I2 => \^count\(13),
      I3 => \countMulti_reg__0\(13),
      O => \waveRefAddress[2][13]_i_4_n_0\
    );
\waveRefAddress[2][13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^count\(12),
      I1 => \countMulti_reg__0\(12),
      I2 => countMulti_reg(11),
      I3 => \^count\(11),
      O => \waveRefAddress[2][13]_i_5_n_0\
    );
\waveRefAddress[2][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(3),
      I1 => countMulti_reg(3),
      O => \waveRefAddress[2][3]_i_2_n_0\
    );
\waveRefAddress[2][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(2),
      I1 => \^count\(2),
      O => \waveRefAddress[2][3]_i_3_n_0\
    );
\waveRefAddress[2][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(1),
      I1 => \^count\(1),
      O => \waveRefAddress[2][3]_i_4_n_0\
    );
\waveRefAddress[2][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      O => \waveRefAddress[2][3]_i_5_n_0\
    );
\waveRefAddress[2][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(7),
      I1 => countMulti_reg(7),
      O => \waveRefAddress[2][7]_i_2_n_0\
    );
\waveRefAddress[2][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(5),
      I1 => countMulti_reg(5),
      O => \waveRefAddress[2][7]_i_3_n_0\
    );
\waveRefAddress[2][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(4),
      I1 => countMulti_reg(4),
      O => \waveRefAddress[2][7]_i_4_n_0\
    );
\waveRefAddress[2][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^count\(7),
      I1 => countMulti_reg(7),
      I2 => countMulti_reg(6),
      I3 => \^count\(6),
      O => \waveRefAddress[2][7]_i_5_n_0\
    );
\waveRefAddress[2][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^count\(5),
      I1 => countMulti_reg(5),
      I2 => countMulti_reg(6),
      I3 => \^count\(6),
      O => \waveRefAddress[2][7]_i_6_n_0\
    );
\waveRefAddress[2][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => countMulti_reg(4),
      I1 => \^count\(4),
      I2 => \^count\(5),
      I3 => countMulti_reg(5),
      O => \waveRefAddress[2][7]_i_7_n_0\
    );
\waveRefAddress[2][7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^count\(3),
      I1 => \^count\(4),
      I2 => countMulti_reg(4),
      O => \waveRefAddress[2][7]_i_8_n_0\
    );
\waveRefAddress[3][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(10),
      I1 => \^count\(10),
      O => \waveRefAddress[3][11]_i_2_n_0\
    );
\waveRefAddress[3][11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(10),
      I1 => countMulti_reg(10),
      O => \waveRefAddress[3][11]_i_3__0_n_0\
    );
\waveRefAddress[3][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(8),
      I1 => \^count\(8),
      O => \waveRefAddress[3][11]_i_4_n_0\
    );
\waveRefAddress[3][11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(8),
      I1 => countMulti_reg(8),
      O => \waveRefAddress[3][11]_i_5__0_n_0\
    );
\waveRefAddress[3][11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^count\(10),
      I1 => countMulti_reg(10),
      I2 => \^count\(11),
      I3 => countMulti_reg(11),
      O => \waveRefAddress[3][11]_i_6__0_n_0\
    );
\waveRefAddress[3][11]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^count\(10),
      I1 => countMulti_reg(10),
      I2 => countMulti_reg(9),
      I3 => \^count\(9),
      O => \waveRefAddress[3][11]_i_7__0_n_0\
    );
\waveRefAddress[3][11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \^count\(8),
      I1 => countMulti_reg(8),
      I2 => \^count\(9),
      I3 => countMulti_reg(9),
      O => \waveRefAddress[3][11]_i_8_n_0\
    );
\waveRefAddress[3][11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^count\(8),
      I1 => countMulti_reg(8),
      I2 => countMulti_reg(7),
      I3 => \^count\(7),
      O => \waveRefAddress[3][11]_i_9_n_0\
    );
\waveRefAddress[3][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_14_in,
      I1 => p_13_in,
      O => \waveRefAddress[3][13]_i_1_n_0\
    );
\waveRefAddress[3][13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(11),
      I1 => \^count\(11),
      O => \waveRefAddress[3][13]_i_3_n_0\
    );
\waveRefAddress[3][13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \countMulti_reg__0\(12),
      I1 => \^count\(12),
      I2 => \^count\(13),
      I3 => \countMulti_reg__0\(13),
      O => \waveRefAddress[3][13]_i_4_n_0\
    );
\waveRefAddress[3][13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^count\(11),
      I1 => countMulti_reg(11),
      I2 => \^count\(12),
      I3 => \countMulti_reg__0\(12),
      O => \waveRefAddress[3][13]_i_5_n_0\
    );
\waveRefAddress[3][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^count\(3),
      I1 => countMulti_reg(3),
      I2 => \^count\(2),
      O => \waveRefAddress[3][3]_i_2_n_0\
    );
\waveRefAddress[3][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(2),
      I1 => countMulti_reg(2),
      O => \waveRefAddress[3][3]_i_3_n_0\
    );
\waveRefAddress[3][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(1),
      I1 => \^count\(1),
      O => \waveRefAddress[3][3]_i_4_n_0\
    );
\waveRefAddress[3][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      O => \waveRefAddress[3][3]_i_5_n_0\
    );
\waveRefAddress[3][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(6),
      I1 => \^count\(6),
      O => \waveRefAddress[3][7]_i_2_n_0\
    );
\waveRefAddress[3][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(6),
      I1 => countMulti_reg(6),
      O => \waveRefAddress[3][7]_i_3_n_0\
    );
\waveRefAddress[3][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(4),
      I1 => countMulti_reg(4),
      O => \waveRefAddress[3][7]_i_4_n_0\
    );
\waveRefAddress[3][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(3),
      I1 => \^count\(3),
      O => \waveRefAddress[3][7]_i_5_n_0\
    );
\waveRefAddress[3][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \^count\(6),
      I1 => countMulti_reg(6),
      I2 => \^count\(7),
      I3 => countMulti_reg(7),
      O => \waveRefAddress[3][7]_i_6_n_0\
    );
\waveRefAddress[3][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^count\(6),
      I1 => countMulti_reg(6),
      I2 => countMulti_reg(5),
      I3 => \^count\(5),
      O => \waveRefAddress[3][7]_i_7_n_0\
    );
\waveRefAddress[3][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => countMulti_reg(4),
      I1 => \^count\(4),
      I2 => \^count\(5),
      I3 => countMulti_reg(5),
      O => \waveRefAddress[3][7]_i_8_n_0\
    );
\waveRefAddress[3][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \^count\(3),
      I1 => countMulti_reg(3),
      I2 => \^count\(4),
      I3 => countMulti_reg(4),
      O => \waveRefAddress[3][7]_i_9_n_0\
    );
\waveRefAddress[4][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_11_in,
      I1 => p_10_in,
      O => \waveRefAddress[4][13]_i_1_n_0\
    );
\waveRefAddress[5][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(10),
      I1 => countMulti_reg(10),
      O => \waveRefAddress[5][11]_i_2_n_0\
    );
\waveRefAddress[5][11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(9),
      I1 => countMulti_reg(9),
      O => \waveRefAddress[5][11]_i_3__0_n_0\
    );
\waveRefAddress[5][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(8),
      I1 => countMulti_reg(8),
      O => \waveRefAddress[5][11]_i_4_n_0\
    );
\waveRefAddress[5][11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(7),
      I1 => \^count\(7),
      O => \waveRefAddress[5][11]_i_5__0_n_0\
    );
\waveRefAddress[5][11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => countMulti_reg(10),
      I1 => \^count\(10),
      I2 => \^count\(11),
      I3 => countMulti_reg(11),
      O => \waveRefAddress[5][11]_i_6__0_n_0\
    );
\waveRefAddress[5][11]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^count\(9),
      I1 => countMulti_reg(9),
      I2 => countMulti_reg(10),
      I3 => \^count\(10),
      O => \waveRefAddress[5][11]_i_7__0_n_0\
    );
\waveRefAddress[5][11]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => countMulti_reg(8),
      I1 => \^count\(8),
      I2 => \^count\(9),
      I3 => countMulti_reg(9),
      O => \waveRefAddress[5][11]_i_8__0_n_0\
    );
\waveRefAddress[5][11]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \^count\(7),
      I1 => countMulti_reg(7),
      I2 => \^count\(8),
      I3 => countMulti_reg(8),
      O => \waveRefAddress[5][11]_i_9__0_n_0\
    );
\waveRefAddress[5][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_8_in,
      I1 => p_7_in,
      O => \waveRefAddress[5][13]_i_1_n_0\
    );
\waveRefAddress[5][13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(12),
      I1 => \countMulti_reg__0\(12),
      O => \waveRefAddress[5][13]_i_3_n_0\
    );
\waveRefAddress[5][13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => \countMulti_reg__0\(13),
      I1 => \^count\(13),
      I2 => \^count\(12),
      I3 => \countMulti_reg__0\(12),
      O => \waveRefAddress[5][13]_i_4_n_0\
    );
\waveRefAddress[5][13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^count\(12),
      I1 => \countMulti_reg__0\(12),
      I2 => countMulti_reg(11),
      I3 => \^count\(11),
      O => \waveRefAddress[5][13]_i_5_n_0\
    );
\waveRefAddress[5][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^count\(2),
      I1 => countMulti_reg(3),
      I2 => \^count\(3),
      O => \waveRefAddress[5][3]_i_2_n_0\
    );
\waveRefAddress[5][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(2),
      I1 => countMulti_reg(2),
      O => \waveRefAddress[5][3]_i_3_n_0\
    );
\waveRefAddress[5][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(1),
      I1 => \^count\(1),
      O => \waveRefAddress[5][3]_i_4_n_0\
    );
\waveRefAddress[5][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      O => \waveRefAddress[5][3]_i_5_n_0\
    );
\waveRefAddress[5][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(6),
      I1 => \^count\(6),
      O => \waveRefAddress[5][7]_i_2_n_0\
    );
\waveRefAddress[5][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(6),
      I1 => countMulti_reg(6),
      O => \waveRefAddress[5][7]_i_3_n_0\
    );
\waveRefAddress[5][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(4),
      I1 => \^count\(4),
      O => \waveRefAddress[5][7]_i_4_n_0\
    );
\waveRefAddress[5][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(4),
      I1 => countMulti_reg(4),
      O => \waveRefAddress[5][7]_i_5_n_0\
    );
\waveRefAddress[5][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => countMulti_reg(7),
      I1 => \^count\(7),
      I2 => countMulti_reg(6),
      I3 => \^count\(6),
      O => \waveRefAddress[5][7]_i_6_n_0\
    );
\waveRefAddress[5][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^count\(6),
      I1 => countMulti_reg(6),
      I2 => countMulti_reg(5),
      I3 => \^count\(5),
      O => \waveRefAddress[5][7]_i_7_n_0\
    );
\waveRefAddress[5][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \^count\(4),
      I1 => countMulti_reg(4),
      I2 => \^count\(5),
      I3 => countMulti_reg(5),
      O => \waveRefAddress[5][7]_i_8_n_0\
    );
\waveRefAddress[5][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^count\(4),
      I1 => countMulti_reg(4),
      I2 => countMulti_reg(3),
      I3 => \^count\(3),
      O => \waveRefAddress[5][7]_i_9_n_0\
    );
\waveRefAddress[6][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(11),
      I1 => countMulti_reg(11),
      O => \waveRefAddress[6][11]_i_2_n_0\
    );
\waveRefAddress[6][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(9),
      I1 => \^count\(9),
      O => \waveRefAddress[6][11]_i_3_n_0\
    );
\waveRefAddress[6][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(9),
      I1 => countMulti_reg(9),
      O => \waveRefAddress[6][11]_i_4_n_0\
    );
\waveRefAddress[6][11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(7),
      I1 => \^count\(7),
      O => \waveRefAddress[6][11]_i_5__0_n_0\
    );
\waveRefAddress[6][11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => countMulti_reg(11),
      I1 => \^count\(11),
      I2 => \^count\(10),
      I3 => countMulti_reg(10),
      O => \waveRefAddress[6][11]_i_6__0_n_0\
    );
\waveRefAddress[6][11]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \^count\(9),
      I1 => countMulti_reg(9),
      I2 => \^count\(10),
      I3 => countMulti_reg(10),
      O => \waveRefAddress[6][11]_i_7__0_n_0\
    );
\waveRefAddress[6][11]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => countMulti_reg(9),
      I1 => \^count\(9),
      I2 => \^count\(8),
      I3 => countMulti_reg(8),
      O => \waveRefAddress[6][11]_i_8__0_n_0\
    );
\waveRefAddress[6][11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \^count\(7),
      I1 => countMulti_reg(7),
      I2 => \^count\(8),
      I3 => countMulti_reg(8),
      O => \waveRefAddress[6][11]_i_9_n_0\
    );
\waveRefAddress[6][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_5_in,
      I1 => p_4_in,
      O => \waveRefAddress[6][13]_i_1_n_0\
    );
\waveRefAddress[6][13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(11),
      I1 => \^count\(11),
      O => \waveRefAddress[6][13]_i_3_n_0\
    );
\waveRefAddress[6][13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => \countMulti_reg__0\(13),
      I1 => \^count\(13),
      I2 => \^count\(12),
      I3 => \countMulti_reg__0\(12),
      O => \waveRefAddress[6][13]_i_4_n_0\
    );
\waveRefAddress[6][13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^count\(11),
      I1 => countMulti_reg(11),
      I2 => \^count\(12),
      I3 => \countMulti_reg__0\(12),
      O => \waveRefAddress[6][13]_i_5_n_0\
    );
\waveRefAddress[6][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(3),
      I1 => countMulti_reg(3),
      O => \waveRefAddress[6][3]_i_2_n_0\
    );
\waveRefAddress[6][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(2),
      I1 => \^count\(2),
      O => \waveRefAddress[6][3]_i_3_n_0\
    );
\waveRefAddress[6][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(1),
      I1 => \^count\(1),
      O => \waveRefAddress[6][3]_i_4_n_0\
    );
\waveRefAddress[6][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      O => \waveRefAddress[6][3]_i_5_n_0\
    );
\waveRefAddress[6][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(7),
      I1 => countMulti_reg(7),
      O => \waveRefAddress[6][7]_i_2_n_0\
    );
\waveRefAddress[6][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(5),
      I1 => countMulti_reg(5),
      O => \waveRefAddress[6][7]_i_3_n_0\
    );
\waveRefAddress[6][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(4),
      I1 => \^count\(4),
      O => \waveRefAddress[6][7]_i_4_n_0\
    );
\waveRefAddress[6][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^count\(7),
      I1 => countMulti_reg(7),
      I2 => countMulti_reg(6),
      I3 => \^count\(6),
      O => \waveRefAddress[6][7]_i_5_n_0\
    );
\waveRefAddress[6][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^count\(5),
      I1 => countMulti_reg(5),
      I2 => countMulti_reg(6),
      I3 => \^count\(6),
      O => \waveRefAddress[6][7]_i_6_n_0\
    );
\waveRefAddress[6][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \^count\(4),
      I1 => countMulti_reg(4),
      I2 => \^count\(5),
      I3 => countMulti_reg(5),
      O => \waveRefAddress[6][7]_i_7_n_0\
    );
\waveRefAddress[6][7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => countMulti_reg(4),
      I1 => \^count\(4),
      I2 => \^count\(3),
      O => \waveRefAddress[6][7]_i_8_n_0\
    );
\waveRefAddress[7][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(10),
      I1 => \^count\(10),
      O => \waveRefAddress[7][11]_i_2_n_0\
    );
\waveRefAddress[7][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(10),
      I1 => countMulti_reg(10),
      O => \waveRefAddress[7][11]_i_3_n_0\
    );
\waveRefAddress[7][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(8),
      I1 => countMulti_reg(8),
      O => \waveRefAddress[7][11]_i_4_n_0\
    );
\waveRefAddress[7][11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(7),
      I1 => countMulti_reg(7),
      O => \waveRefAddress[7][11]_i_5_n_0\
    );
\waveRefAddress[7][11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9996"
    )
        port map (
      I0 => countMulti_reg(11),
      I1 => \^count\(11),
      I2 => countMulti_reg(10),
      I3 => \^count\(10),
      O => \waveRefAddress[7][11]_i_6_n_0\
    );
\waveRefAddress[7][11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^count\(10),
      I1 => countMulti_reg(10),
      I2 => countMulti_reg(9),
      I3 => \^count\(9),
      O => \waveRefAddress[7][11]_i_7_n_0\
    );
\waveRefAddress[7][11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => countMulti_reg(8),
      I1 => \^count\(8),
      I2 => \^count\(9),
      I3 => countMulti_reg(9),
      O => \waveRefAddress[7][11]_i_8_n_0\
    );
\waveRefAddress[7][11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^count\(7),
      I1 => countMulti_reg(7),
      I2 => countMulti_reg(8),
      I3 => \^count\(8),
      O => \waveRefAddress[7][11]_i_9_n_0\
    );
\waveRefAddress[7][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_2_in,
      I1 => p_1_in,
      O => \waveRefAddress[7][13]_i_1_n_0\
    );
\waveRefAddress[7][13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count\(11),
      I1 => countMulti_reg(11),
      O => \waveRefAddress[7][13]_i_3_n_0\
    );
\waveRefAddress[7][13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \countMulti_reg__0\(13),
      I1 => \^count\(13),
      I2 => \^count\(12),
      I3 => \countMulti_reg__0\(12),
      O => \waveRefAddress[7][13]_i_4_n_0\
    );
\waveRefAddress[7][13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^count\(11),
      I1 => countMulti_reg(11),
      I2 => \countMulti_reg__0\(12),
      I3 => \^count\(12),
      O => \waveRefAddress[7][13]_i_5_n_0\
    );
\waveRefAddress[7][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^count\(3),
      I1 => countMulti_reg(3),
      I2 => \^count\(2),
      O => \waveRefAddress[7][3]_i_2_n_0\
    );
\waveRefAddress[7][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(2),
      I1 => countMulti_reg(2),
      O => \waveRefAddress[7][3]_i_3_n_0\
    );
\waveRefAddress[7][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(1),
      I1 => \^count\(1),
      O => \waveRefAddress[7][3]_i_4_n_0\
    );
\waveRefAddress[7][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countMulti_reg(0),
      I1 => \^count\(0),
      O => \waveRefAddress[7][3]_i_5_n_0\
    );
\waveRefAddress[7][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(6),
      I1 => \^count\(6),
      O => \waveRefAddress[7][7]_i_2_n_0\
    );
\waveRefAddress[7][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count\(6),
      I1 => countMulti_reg(6),
      O => \waveRefAddress[7][7]_i_3_n_0\
    );
\waveRefAddress[7][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(4),
      I1 => \^count\(4),
      O => \waveRefAddress[7][7]_i_4_n_0\
    );
\waveRefAddress[7][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countMulti_reg(3),
      I1 => \^count\(3),
      O => \waveRefAddress[7][7]_i_5_n_0\
    );
\waveRefAddress[7][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \^count\(6),
      I1 => countMulti_reg(6),
      I2 => \^count\(7),
      I3 => countMulti_reg(7),
      O => \waveRefAddress[7][7]_i_6_n_0\
    );
\waveRefAddress[7][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^count\(6),
      I1 => countMulti_reg(6),
      I2 => countMulti_reg(5),
      I3 => \^count\(5),
      O => \waveRefAddress[7][7]_i_7_n_0\
    );
\waveRefAddress[7][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \^count\(4),
      I1 => countMulti_reg(4),
      I2 => \^count\(5),
      I3 => countMulti_reg(5),
      O => \waveRefAddress[7][7]_i_8_n_0\
    );
\waveRefAddress[7][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => countMulti_reg(4),
      I1 => \^count\(4),
      I2 => countMulti_reg(3),
      I3 => \^count\(3),
      O => \waveRefAddress[7][7]_i_9_n_0\
    );
\waveRefAddress_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress[0][0]_i_1_n_0\,
      Q => \waveRefOutXCorr[0]_52\(0),
      R => \waveRefAddress[0][13]_i_1_n_0\
    );
\waveRefAddress_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[0][11]_i_1_n_5\,
      Q => \waveRefOutXCorr[0]_52\(10),
      R => \waveRefAddress[0][13]_i_1_n_0\
    );
\waveRefAddress_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[0][11]_i_1_n_4\,
      Q => \waveRefOutXCorr[0]_52\(11),
      R => \waveRefAddress[0][13]_i_1_n_0\
    );
\waveRefAddress_reg[0][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[0][7]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[0][11]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[0][11]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[0][11]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[0][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => countMulti_reg(11 downto 8),
      O(3) => \waveRefAddress_reg[0][11]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[0][11]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[0][11]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[0][11]_i_1_n_7\,
      S(3) => \waveRefAddress[0][11]_i_2_n_0\,
      S(2) => \waveRefAddress[0][11]_i_3_n_0\,
      S(1) => \waveRefAddress[0][11]_i_4_n_0\,
      S(0) => \waveRefAddress[0][11]_i_5_n_0\
    );
\waveRefAddress_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[0][13]_i_2_n_7\,
      Q => \waveRefOutXCorr[0]_52\(12),
      R => \waveRefAddress[0][13]_i_1_n_0\
    );
\waveRefAddress_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[0][13]_i_2_n_6\,
      Q => \waveRefOutXCorr[0]_52\(13),
      R => \waveRefAddress[0][13]_i_1_n_0\
    );
\waveRefAddress_reg[0][13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[0][11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_waveRefAddress_reg[0][13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \waveRefAddress_reg[0][13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \countMulti_reg__0\(12),
      O(3 downto 2) => \NLW_waveRefAddress_reg[0][13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \waveRefAddress_reg[0][13]_i_2_n_6\,
      O(0) => \waveRefAddress_reg[0][13]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \waveRefAddress[0][13]_i_3_n_0\,
      S(0) => \waveRefAddress[0][13]_i_4_n_0\
    );
\waveRefAddress_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[0][3]_i_1_n_6\,
      Q => \waveRefOutXCorr[0]_52\(1),
      R => \waveRefAddress[0][13]_i_1_n_0\
    );
\waveRefAddress_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[0][3]_i_1_n_5\,
      Q => \waveRefOutXCorr[0]_52\(2),
      R => \waveRefAddress[0][13]_i_1_n_0\
    );
\waveRefAddress_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[0][3]_i_1_n_4\,
      Q => \waveRefOutXCorr[0]_52\(3),
      R => \waveRefAddress[0][13]_i_1_n_0\
    );
\waveRefAddress_reg[0][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveRefAddress_reg[0][3]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[0][3]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[0][3]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[0][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => countMulti_reg(3 downto 0),
      O(3) => \waveRefAddress_reg[0][3]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[0][3]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[0][3]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[0][3]_i_1_n_7\,
      S(3) => \waveRefAddress[0][3]_i_2_n_0\,
      S(2) => \waveRefAddress[0][3]_i_3_n_0\,
      S(1) => \waveRefAddress[0][3]_i_4_n_0\,
      S(0) => \waveRefAddress[0][3]_i_5_n_0\
    );
\waveRefAddress_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[0][7]_i_1_n_7\,
      Q => \waveRefOutXCorr[0]_52\(4),
      R => \waveRefAddress[0][13]_i_1_n_0\
    );
\waveRefAddress_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[0][7]_i_1_n_6\,
      Q => \waveRefOutXCorr[0]_52\(5),
      R => \waveRefAddress[0][13]_i_1_n_0\
    );
\waveRefAddress_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[0][7]_i_1_n_5\,
      Q => \waveRefOutXCorr[0]_52\(6),
      R => \waveRefAddress[0][13]_i_1_n_0\
    );
\waveRefAddress_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[0][7]_i_1_n_4\,
      Q => \waveRefOutXCorr[0]_52\(7),
      R => \waveRefAddress[0][13]_i_1_n_0\
    );
\waveRefAddress_reg[0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[0][3]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[0][7]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[0][7]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[0][7]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[0][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => countMulti_reg(7 downto 4),
      O(3) => \waveRefAddress_reg[0][7]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[0][7]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[0][7]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[0][7]_i_1_n_7\,
      S(3) => \waveRefAddress[0][7]_i_2_n_0\,
      S(2) => \waveRefAddress[0][7]_i_3_n_0\,
      S(1) => \waveRefAddress[0][7]_i_4_n_0\,
      S(0) => \waveRefAddress[0][7]_i_5_n_0\
    );
\waveRefAddress_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[0][11]_i_1_n_7\,
      Q => \waveRefOutXCorr[0]_52\(8),
      R => \waveRefAddress[0][13]_i_1_n_0\
    );
\waveRefAddress_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[0][11]_i_1_n_6\,
      Q => \waveRefOutXCorr[0]_52\(9),
      R => \waveRefAddress[0][13]_i_1_n_0\
    );
\waveRefAddress_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress[0][0]_i_1_n_0\,
      Q => \waveRefOutXCorr[1]_53\(0),
      R => \waveRefAddress[1][13]_i_1_n_0\
    );
\waveRefAddress_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[1][11]_i_1_n_5\,
      Q => \waveRefOutXCorr[1]_53\(10),
      R => \waveRefAddress[1][13]_i_1_n_0\
    );
\waveRefAddress_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[1][11]_i_1_n_4\,
      Q => \waveRefOutXCorr[1]_53\(11),
      R => \waveRefAddress[1][13]_i_1_n_0\
    );
\waveRefAddress_reg[1][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[1][7]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[1][11]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[1][11]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[1][11]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[1][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefAddress[1][11]_i_2_n_0\,
      DI(2) => \waveRefAddress[1][11]_i_3__0_n_0\,
      DI(1) => \waveRefAddress[1][11]_i_4_n_0\,
      DI(0) => \waveRefAddress[1][11]_i_5__0_n_0\,
      O(3) => \waveRefAddress_reg[1][11]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[1][11]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[1][11]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[1][11]_i_1_n_7\,
      S(3) => \waveRefAddress[1][11]_i_6__0_n_0\,
      S(2) => \waveRefAddress[1][11]_i_7__0_n_0\,
      S(1) => \waveRefAddress[1][11]_i_8__0_n_0\,
      S(0) => \waveRefAddress[1][11]_i_9_n_0\
    );
\waveRefAddress_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[1][13]_i_2_n_7\,
      Q => \waveRefOutXCorr[1]_53\(12),
      R => \waveRefAddress[1][13]_i_1_n_0\
    );
\waveRefAddress_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[1][13]_i_2_n_6\,
      Q => \waveRefOutXCorr[1]_53\(13),
      R => \waveRefAddress[1][13]_i_1_n_0\
    );
\waveRefAddress_reg[1][13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[1][11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_waveRefAddress_reg[1][13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \waveRefAddress_reg[1][13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefAddress[1][13]_i_3_n_0\,
      O(3 downto 2) => \NLW_waveRefAddress_reg[1][13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \waveRefAddress_reg[1][13]_i_2_n_6\,
      O(0) => \waveRefAddress_reg[1][13]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \waveRefAddress[1][13]_i_4_n_0\,
      S(0) => \waveRefAddress[1][13]_i_5_n_0\
    );
\waveRefAddress_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[1][3]_i_1_n_6\,
      Q => \waveRefOutXCorr[1]_53\(1),
      R => \waveRefAddress[1][13]_i_1_n_0\
    );
\waveRefAddress_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[1][3]_i_1_n_5\,
      Q => \waveRefOutXCorr[1]_53\(2),
      R => \waveRefAddress[1][13]_i_1_n_0\
    );
\waveRefAddress_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[1][3]_i_1_n_4\,
      Q => \waveRefOutXCorr[1]_53\(3),
      R => \waveRefAddress[1][13]_i_1_n_0\
    );
\waveRefAddress_reg[1][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveRefAddress_reg[1][3]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[1][3]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[1][3]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[1][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \^count\(2),
      DI(2 downto 0) => countMulti_reg(2 downto 0),
      O(3) => \waveRefAddress_reg[1][3]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[1][3]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[1][3]_i_1_n_6\,
      O(0) => \NLW_waveRefAddress_reg[1][3]_i_1_O_UNCONNECTED\(0),
      S(3) => \waveRefAddress[1][3]_i_2_n_0\,
      S(2) => \waveRefAddress[1][3]_i_3_n_0\,
      S(1) => \waveRefAddress[1][3]_i_4_n_0\,
      S(0) => \waveRefAddress[1][3]_i_5_n_0\
    );
\waveRefAddress_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[1][7]_i_1_n_7\,
      Q => \waveRefOutXCorr[1]_53\(4),
      R => \waveRefAddress[1][13]_i_1_n_0\
    );
\waveRefAddress_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[1][7]_i_1_n_6\,
      Q => \waveRefOutXCorr[1]_53\(5),
      R => \waveRefAddress[1][13]_i_1_n_0\
    );
\waveRefAddress_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[1][7]_i_1_n_5\,
      Q => \waveRefOutXCorr[1]_53\(6),
      R => \waveRefAddress[1][13]_i_1_n_0\
    );
\waveRefAddress_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[1][7]_i_1_n_4\,
      Q => \waveRefOutXCorr[1]_53\(7),
      R => \waveRefAddress[1][13]_i_1_n_0\
    );
\waveRefAddress_reg[1][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[1][3]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[1][7]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[1][7]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[1][7]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[1][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefAddress[1][7]_i_2_n_0\,
      DI(2) => \waveRefAddress[1][7]_i_3_n_0\,
      DI(1) => \waveRefAddress[1][7]_i_4_n_0\,
      DI(0) => \waveRefAddress[1][7]_i_5_n_0\,
      O(3) => \waveRefAddress_reg[1][7]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[1][7]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[1][7]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[1][7]_i_1_n_7\,
      S(3) => \waveRefAddress[1][7]_i_6_n_0\,
      S(2) => \waveRefAddress[1][7]_i_7_n_0\,
      S(1) => \waveRefAddress[1][7]_i_8_n_0\,
      S(0) => \waveRefAddress[1][7]_i_9_n_0\
    );
\waveRefAddress_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[1][11]_i_1_n_7\,
      Q => \waveRefOutXCorr[1]_53\(8),
      R => \waveRefAddress[1][13]_i_1_n_0\
    );
\waveRefAddress_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[1][11]_i_1_n_6\,
      Q => \waveRefOutXCorr[1]_53\(9),
      R => \waveRefAddress[1][13]_i_1_n_0\
    );
\waveRefAddress_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress[0][0]_i_1_n_0\,
      Q => \waveRefOutXCorr[2]_54\(0),
      R => \waveRefAddress[2][13]_i_1_n_0\
    );
\waveRefAddress_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[2][11]_i_1_n_5\,
      Q => \waveRefOutXCorr[2]_54\(10),
      R => \waveRefAddress[2][13]_i_1_n_0\
    );
\waveRefAddress_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[2][11]_i_1_n_4\,
      Q => \waveRefOutXCorr[2]_54\(11),
      R => \waveRefAddress[2][13]_i_1_n_0\
    );
\waveRefAddress_reg[2][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[2][7]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[2][11]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[2][11]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[2][11]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[2][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefAddress[2][11]_i_2_n_0\,
      DI(2) => \waveRefAddress[2][11]_i_3_n_0\,
      DI(1) => \waveRefAddress[2][11]_i_4_n_0\,
      DI(0) => \waveRefAddress[2][11]_i_5__0_n_0\,
      O(3) => \waveRefAddress_reg[2][11]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[2][11]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[2][11]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[2][11]_i_1_n_7\,
      S(3) => \waveRefAddress[2][11]_i_6__0_n_0\,
      S(2) => \waveRefAddress[2][11]_i_7__0_n_0\,
      S(1) => \waveRefAddress[2][11]_i_8__0_n_0\,
      S(0) => \waveRefAddress[2][11]_i_9__0_n_0\
    );
\waveRefAddress_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[2][13]_i_2_n_7\,
      Q => \waveRefOutXCorr[2]_54\(12),
      R => \waveRefAddress[2][13]_i_1_n_0\
    );
\waveRefAddress_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[2][13]_i_2_n_6\,
      Q => \waveRefOutXCorr[2]_54\(13),
      R => \waveRefAddress[2][13]_i_1_n_0\
    );
\waveRefAddress_reg[2][13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[2][11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_waveRefAddress_reg[2][13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \waveRefAddress_reg[2][13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefAddress[2][13]_i_3_n_0\,
      O(3 downto 2) => \NLW_waveRefAddress_reg[2][13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \waveRefAddress_reg[2][13]_i_2_n_6\,
      O(0) => \waveRefAddress_reg[2][13]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \waveRefAddress[2][13]_i_4_n_0\,
      S(0) => \waveRefAddress[2][13]_i_5_n_0\
    );
\waveRefAddress_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[2][3]_i_1_n_6\,
      Q => \waveRefOutXCorr[2]_54\(1),
      R => \waveRefAddress[2][13]_i_1_n_0\
    );
\waveRefAddress_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[2][3]_i_1_n_5\,
      Q => \waveRefOutXCorr[2]_54\(2),
      R => \waveRefAddress[2][13]_i_1_n_0\
    );
\waveRefAddress_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[2][3]_i_1_n_4\,
      Q => \waveRefOutXCorr[2]_54\(3),
      R => \waveRefAddress[2][13]_i_1_n_0\
    );
\waveRefAddress_reg[2][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveRefAddress_reg[2][3]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[2][3]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[2][3]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[2][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => countMulti_reg(3 downto 0),
      O(3) => \waveRefAddress_reg[2][3]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[2][3]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[2][3]_i_1_n_6\,
      O(0) => \NLW_waveRefAddress_reg[2][3]_i_1_O_UNCONNECTED\(0),
      S(3) => \waveRefAddress[2][3]_i_2_n_0\,
      S(2) => \waveRefAddress[2][3]_i_3_n_0\,
      S(1) => \waveRefAddress[2][3]_i_4_n_0\,
      S(0) => \waveRefAddress[2][3]_i_5_n_0\
    );
\waveRefAddress_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[2][7]_i_1_n_7\,
      Q => \waveRefOutXCorr[2]_54\(4),
      R => \waveRefAddress[2][13]_i_1_n_0\
    );
\waveRefAddress_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[2][7]_i_1_n_6\,
      Q => \waveRefOutXCorr[2]_54\(5),
      R => \waveRefAddress[2][13]_i_1_n_0\
    );
\waveRefAddress_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[2][7]_i_1_n_5\,
      Q => \waveRefOutXCorr[2]_54\(6),
      R => \waveRefAddress[2][13]_i_1_n_0\
    );
\waveRefAddress_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[2][7]_i_1_n_4\,
      Q => \waveRefOutXCorr[2]_54\(7),
      R => \waveRefAddress[2][13]_i_1_n_0\
    );
\waveRefAddress_reg[2][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[2][3]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[2][7]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[2][7]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[2][7]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[2][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefAddress[2][7]_i_2_n_0\,
      DI(2) => \waveRefAddress[2][7]_i_3_n_0\,
      DI(1) => \waveRefAddress[2][7]_i_4_n_0\,
      DI(0) => \^count\(3),
      O(3) => \waveRefAddress_reg[2][7]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[2][7]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[2][7]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[2][7]_i_1_n_7\,
      S(3) => \waveRefAddress[2][7]_i_5_n_0\,
      S(2) => \waveRefAddress[2][7]_i_6_n_0\,
      S(1) => \waveRefAddress[2][7]_i_7_n_0\,
      S(0) => \waveRefAddress[2][7]_i_8_n_0\
    );
\waveRefAddress_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[2][11]_i_1_n_7\,
      Q => \waveRefOutXCorr[2]_54\(8),
      R => \waveRefAddress[2][13]_i_1_n_0\
    );
\waveRefAddress_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[2][11]_i_1_n_6\,
      Q => \waveRefOutXCorr[2]_54\(9),
      R => \waveRefAddress[2][13]_i_1_n_0\
    );
\waveRefAddress_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress[0][0]_i_1_n_0\,
      Q => \waveRefOutXCorr[3]_55\(0),
      R => \waveRefAddress[3][13]_i_1_n_0\
    );
\waveRefAddress_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[3][11]_i_1_n_5\,
      Q => \waveRefOutXCorr[3]_55\(10),
      R => \waveRefAddress[3][13]_i_1_n_0\
    );
\waveRefAddress_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[3][11]_i_1_n_4\,
      Q => \waveRefOutXCorr[3]_55\(11),
      R => \waveRefAddress[3][13]_i_1_n_0\
    );
\waveRefAddress_reg[3][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[3][7]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[3][11]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[3][11]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[3][11]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[3][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefAddress[3][11]_i_2_n_0\,
      DI(2) => \waveRefAddress[3][11]_i_3__0_n_0\,
      DI(1) => \waveRefAddress[3][11]_i_4_n_0\,
      DI(0) => \waveRefAddress[3][11]_i_5__0_n_0\,
      O(3) => \waveRefAddress_reg[3][11]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[3][11]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[3][11]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[3][11]_i_1_n_7\,
      S(3) => \waveRefAddress[3][11]_i_6__0_n_0\,
      S(2) => \waveRefAddress[3][11]_i_7__0_n_0\,
      S(1) => \waveRefAddress[3][11]_i_8_n_0\,
      S(0) => \waveRefAddress[3][11]_i_9_n_0\
    );
\waveRefAddress_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[3][13]_i_2_n_7\,
      Q => \waveRefOutXCorr[3]_55\(12),
      R => \waveRefAddress[3][13]_i_1_n_0\
    );
\waveRefAddress_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[3][13]_i_2_n_6\,
      Q => \waveRefOutXCorr[3]_55\(13),
      R => \waveRefAddress[3][13]_i_1_n_0\
    );
\waveRefAddress_reg[3][13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[3][11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_waveRefAddress_reg[3][13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \waveRefAddress_reg[3][13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefAddress[3][13]_i_3_n_0\,
      O(3 downto 2) => \NLW_waveRefAddress_reg[3][13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \waveRefAddress_reg[3][13]_i_2_n_6\,
      O(0) => \waveRefAddress_reg[3][13]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \waveRefAddress[3][13]_i_4_n_0\,
      S(0) => \waveRefAddress[3][13]_i_5_n_0\
    );
\waveRefAddress_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[3][3]_i_1_n_6\,
      Q => \waveRefOutXCorr[3]_55\(1),
      R => \waveRefAddress[3][13]_i_1_n_0\
    );
\waveRefAddress_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[3][3]_i_1_n_5\,
      Q => \waveRefOutXCorr[3]_55\(2),
      R => \waveRefAddress[3][13]_i_1_n_0\
    );
\waveRefAddress_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[3][3]_i_1_n_4\,
      Q => \waveRefOutXCorr[3]_55\(3),
      R => \waveRefAddress[3][13]_i_1_n_0\
    );
\waveRefAddress_reg[3][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveRefAddress_reg[3][3]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[3][3]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[3][3]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[3][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \^count\(2),
      DI(2 downto 0) => countMulti_reg(2 downto 0),
      O(3) => \waveRefAddress_reg[3][3]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[3][3]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[3][3]_i_1_n_6\,
      O(0) => \NLW_waveRefAddress_reg[3][3]_i_1_O_UNCONNECTED\(0),
      S(3) => \waveRefAddress[3][3]_i_2_n_0\,
      S(2) => \waveRefAddress[3][3]_i_3_n_0\,
      S(1) => \waveRefAddress[3][3]_i_4_n_0\,
      S(0) => \waveRefAddress[3][3]_i_5_n_0\
    );
\waveRefAddress_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[3][7]_i_1_n_7\,
      Q => \waveRefOutXCorr[3]_55\(4),
      R => \waveRefAddress[3][13]_i_1_n_0\
    );
\waveRefAddress_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[3][7]_i_1_n_6\,
      Q => \waveRefOutXCorr[3]_55\(5),
      R => \waveRefAddress[3][13]_i_1_n_0\
    );
\waveRefAddress_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[3][7]_i_1_n_5\,
      Q => \waveRefOutXCorr[3]_55\(6),
      R => \waveRefAddress[3][13]_i_1_n_0\
    );
\waveRefAddress_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[3][7]_i_1_n_4\,
      Q => \waveRefOutXCorr[3]_55\(7),
      R => \waveRefAddress[3][13]_i_1_n_0\
    );
\waveRefAddress_reg[3][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[3][3]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[3][7]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[3][7]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[3][7]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[3][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefAddress[3][7]_i_2_n_0\,
      DI(2) => \waveRefAddress[3][7]_i_3_n_0\,
      DI(1) => \waveRefAddress[3][7]_i_4_n_0\,
      DI(0) => \waveRefAddress[3][7]_i_5_n_0\,
      O(3) => \waveRefAddress_reg[3][7]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[3][7]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[3][7]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[3][7]_i_1_n_7\,
      S(3) => \waveRefAddress[3][7]_i_6_n_0\,
      S(2) => \waveRefAddress[3][7]_i_7_n_0\,
      S(1) => \waveRefAddress[3][7]_i_8_n_0\,
      S(0) => \waveRefAddress[3][7]_i_9_n_0\
    );
\waveRefAddress_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[3][11]_i_1_n_7\,
      Q => \waveRefOutXCorr[3]_55\(8),
      R => \waveRefAddress[3][13]_i_1_n_0\
    );
\waveRefAddress_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[3][11]_i_1_n_6\,
      Q => \waveRefOutXCorr[3]_55\(9),
      R => \waveRefAddress[3][13]_i_1_n_0\
    );
\waveRefAddress_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress[0][0]_i_1_n_0\,
      Q => \waveRefOutXCorr[4]_56\(0),
      R => \waveRefAddress[4][13]_i_1_n_0\
    );
\waveRefAddress_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_out_inferred__5/i__carry__1_n_5\,
      Q => \waveRefOutXCorr[4]_56\(10),
      R => \waveRefAddress[4][13]_i_1_n_0\
    );
\waveRefAddress_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_out_inferred__5/i__carry__1_n_4\,
      Q => \waveRefOutXCorr[4]_56\(11),
      R => \waveRefAddress[4][13]_i_1_n_0\
    );
\waveRefAddress_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_out_inferred__5/i__carry__2_n_7\,
      Q => \waveRefOutXCorr[4]_56\(12),
      R => \waveRefAddress[4][13]_i_1_n_0\
    );
\waveRefAddress_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_out_inferred__5/i__carry__2_n_6\,
      Q => \waveRefOutXCorr[4]_56\(13),
      R => \waveRefAddress[4][13]_i_1_n_0\
    );
\waveRefAddress_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_out_inferred__5/i__carry_n_6\,
      Q => \waveRefOutXCorr[4]_56\(1),
      R => \waveRefAddress[4][13]_i_1_n_0\
    );
\waveRefAddress_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_out_inferred__5/i__carry_n_5\,
      Q => \waveRefOutXCorr[4]_56\(2),
      R => \waveRefAddress[4][13]_i_1_n_0\
    );
\waveRefAddress_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_out_inferred__5/i__carry_n_4\,
      Q => \waveRefOutXCorr[4]_56\(3),
      R => \waveRefAddress[4][13]_i_1_n_0\
    );
\waveRefAddress_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_out_inferred__5/i__carry__0_n_7\,
      Q => \waveRefOutXCorr[4]_56\(4),
      R => \waveRefAddress[4][13]_i_1_n_0\
    );
\waveRefAddress_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_out_inferred__5/i__carry__0_n_6\,
      Q => \waveRefOutXCorr[4]_56\(5),
      R => \waveRefAddress[4][13]_i_1_n_0\
    );
\waveRefAddress_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_out_inferred__5/i__carry__0_n_5\,
      Q => \waveRefOutXCorr[4]_56\(6),
      R => \waveRefAddress[4][13]_i_1_n_0\
    );
\waveRefAddress_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_out_inferred__5/i__carry__0_n_4\,
      Q => \waveRefOutXCorr[4]_56\(7),
      R => \waveRefAddress[4][13]_i_1_n_0\
    );
\waveRefAddress_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_out_inferred__5/i__carry__1_n_7\,
      Q => \waveRefOutXCorr[4]_56\(8),
      R => \waveRefAddress[4][13]_i_1_n_0\
    );
\waveRefAddress_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_out_inferred__5/i__carry__1_n_6\,
      Q => \waveRefOutXCorr[4]_56\(9),
      R => \waveRefAddress[4][13]_i_1_n_0\
    );
\waveRefAddress_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress[0][0]_i_1_n_0\,
      Q => \waveRefOutXCorr[5]_57\(0),
      R => \waveRefAddress[5][13]_i_1_n_0\
    );
\waveRefAddress_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[5][11]_i_1_n_5\,
      Q => \waveRefOutXCorr[5]_57\(10),
      R => \waveRefAddress[5][13]_i_1_n_0\
    );
\waveRefAddress_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[5][11]_i_1_n_4\,
      Q => \waveRefOutXCorr[5]_57\(11),
      R => \waveRefAddress[5][13]_i_1_n_0\
    );
\waveRefAddress_reg[5][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[5][7]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[5][11]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[5][11]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[5][11]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[5][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefAddress[5][11]_i_2_n_0\,
      DI(2) => \waveRefAddress[5][11]_i_3__0_n_0\,
      DI(1) => \waveRefAddress[5][11]_i_4_n_0\,
      DI(0) => \waveRefAddress[5][11]_i_5__0_n_0\,
      O(3) => \waveRefAddress_reg[5][11]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[5][11]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[5][11]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[5][11]_i_1_n_7\,
      S(3) => \waveRefAddress[5][11]_i_6__0_n_0\,
      S(2) => \waveRefAddress[5][11]_i_7__0_n_0\,
      S(1) => \waveRefAddress[5][11]_i_8__0_n_0\,
      S(0) => \waveRefAddress[5][11]_i_9__0_n_0\
    );
\waveRefAddress_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[5][13]_i_2_n_7\,
      Q => \waveRefOutXCorr[5]_57\(12),
      R => \waveRefAddress[5][13]_i_1_n_0\
    );
\waveRefAddress_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[5][13]_i_2_n_6\,
      Q => \waveRefOutXCorr[5]_57\(13),
      R => \waveRefAddress[5][13]_i_1_n_0\
    );
\waveRefAddress_reg[5][13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[5][11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_waveRefAddress_reg[5][13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \waveRefAddress_reg[5][13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefAddress[5][13]_i_3_n_0\,
      O(3 downto 2) => \NLW_waveRefAddress_reg[5][13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \waveRefAddress_reg[5][13]_i_2_n_6\,
      O(0) => \waveRefAddress_reg[5][13]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \waveRefAddress[5][13]_i_4_n_0\,
      S(0) => \waveRefAddress[5][13]_i_5_n_0\
    );
\waveRefAddress_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[5][3]_i_1_n_6\,
      Q => \waveRefOutXCorr[5]_57\(1),
      R => \waveRefAddress[5][13]_i_1_n_0\
    );
\waveRefAddress_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[5][3]_i_1_n_5\,
      Q => \waveRefOutXCorr[5]_57\(2),
      R => \waveRefAddress[5][13]_i_1_n_0\
    );
\waveRefAddress_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[5][3]_i_1_n_4\,
      Q => \waveRefOutXCorr[5]_57\(3),
      R => \waveRefAddress[5][13]_i_1_n_0\
    );
\waveRefAddress_reg[5][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveRefAddress_reg[5][3]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[5][3]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[5][3]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[5][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \^count\(2),
      DI(2 downto 0) => countMulti_reg(2 downto 0),
      O(3) => \waveRefAddress_reg[5][3]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[5][3]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[5][3]_i_1_n_6\,
      O(0) => \NLW_waveRefAddress_reg[5][3]_i_1_O_UNCONNECTED\(0),
      S(3) => \waveRefAddress[5][3]_i_2_n_0\,
      S(2) => \waveRefAddress[5][3]_i_3_n_0\,
      S(1) => \waveRefAddress[5][3]_i_4_n_0\,
      S(0) => \waveRefAddress[5][3]_i_5_n_0\
    );
\waveRefAddress_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[5][7]_i_1_n_7\,
      Q => \waveRefOutXCorr[5]_57\(4),
      R => \waveRefAddress[5][13]_i_1_n_0\
    );
\waveRefAddress_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[5][7]_i_1_n_6\,
      Q => \waveRefOutXCorr[5]_57\(5),
      R => \waveRefAddress[5][13]_i_1_n_0\
    );
\waveRefAddress_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[5][7]_i_1_n_5\,
      Q => \waveRefOutXCorr[5]_57\(6),
      R => \waveRefAddress[5][13]_i_1_n_0\
    );
\waveRefAddress_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[5][7]_i_1_n_4\,
      Q => \waveRefOutXCorr[5]_57\(7),
      R => \waveRefAddress[5][13]_i_1_n_0\
    );
\waveRefAddress_reg[5][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[5][3]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[5][7]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[5][7]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[5][7]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[5][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefAddress[5][7]_i_2_n_0\,
      DI(2) => \waveRefAddress[5][7]_i_3_n_0\,
      DI(1) => \waveRefAddress[5][7]_i_4_n_0\,
      DI(0) => \waveRefAddress[5][7]_i_5_n_0\,
      O(3) => \waveRefAddress_reg[5][7]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[5][7]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[5][7]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[5][7]_i_1_n_7\,
      S(3) => \waveRefAddress[5][7]_i_6_n_0\,
      S(2) => \waveRefAddress[5][7]_i_7_n_0\,
      S(1) => \waveRefAddress[5][7]_i_8_n_0\,
      S(0) => \waveRefAddress[5][7]_i_9_n_0\
    );
\waveRefAddress_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[5][11]_i_1_n_7\,
      Q => \waveRefOutXCorr[5]_57\(8),
      R => \waveRefAddress[5][13]_i_1_n_0\
    );
\waveRefAddress_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[5][11]_i_1_n_6\,
      Q => \waveRefOutXCorr[5]_57\(9),
      R => \waveRefAddress[5][13]_i_1_n_0\
    );
\waveRefAddress_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress[0][0]_i_1_n_0\,
      Q => \waveRefOutXCorr[6]_58\(0),
      R => \waveRefAddress[6][13]_i_1_n_0\
    );
\waveRefAddress_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[6][11]_i_1_n_5\,
      Q => \waveRefOutXCorr[6]_58\(10),
      R => \waveRefAddress[6][13]_i_1_n_0\
    );
\waveRefAddress_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[6][11]_i_1_n_4\,
      Q => \waveRefOutXCorr[6]_58\(11),
      R => \waveRefAddress[6][13]_i_1_n_0\
    );
\waveRefAddress_reg[6][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[6][7]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[6][11]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[6][11]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[6][11]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[6][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefAddress[6][11]_i_2_n_0\,
      DI(2) => \waveRefAddress[6][11]_i_3_n_0\,
      DI(1) => \waveRefAddress[6][11]_i_4_n_0\,
      DI(0) => \waveRefAddress[6][11]_i_5__0_n_0\,
      O(3) => \waveRefAddress_reg[6][11]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[6][11]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[6][11]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[6][11]_i_1_n_7\,
      S(3) => \waveRefAddress[6][11]_i_6__0_n_0\,
      S(2) => \waveRefAddress[6][11]_i_7__0_n_0\,
      S(1) => \waveRefAddress[6][11]_i_8__0_n_0\,
      S(0) => \waveRefAddress[6][11]_i_9_n_0\
    );
\waveRefAddress_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[6][13]_i_2_n_7\,
      Q => \waveRefOutXCorr[6]_58\(12),
      R => \waveRefAddress[6][13]_i_1_n_0\
    );
\waveRefAddress_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[6][13]_i_2_n_6\,
      Q => \waveRefOutXCorr[6]_58\(13),
      R => \waveRefAddress[6][13]_i_1_n_0\
    );
\waveRefAddress_reg[6][13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[6][11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_waveRefAddress_reg[6][13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \waveRefAddress_reg[6][13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefAddress[6][13]_i_3_n_0\,
      O(3 downto 2) => \NLW_waveRefAddress_reg[6][13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \waveRefAddress_reg[6][13]_i_2_n_6\,
      O(0) => \waveRefAddress_reg[6][13]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \waveRefAddress[6][13]_i_4_n_0\,
      S(0) => \waveRefAddress[6][13]_i_5_n_0\
    );
\waveRefAddress_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[6][3]_i_1_n_6\,
      Q => \waveRefOutXCorr[6]_58\(1),
      R => \waveRefAddress[6][13]_i_1_n_0\
    );
\waveRefAddress_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[6][3]_i_1_n_5\,
      Q => \waveRefOutXCorr[6]_58\(2),
      R => \waveRefAddress[6][13]_i_1_n_0\
    );
\waveRefAddress_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[6][3]_i_1_n_4\,
      Q => \waveRefOutXCorr[6]_58\(3),
      R => \waveRefAddress[6][13]_i_1_n_0\
    );
\waveRefAddress_reg[6][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveRefAddress_reg[6][3]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[6][3]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[6][3]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[6][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => countMulti_reg(3 downto 0),
      O(3) => \waveRefAddress_reg[6][3]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[6][3]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[6][3]_i_1_n_6\,
      O(0) => \NLW_waveRefAddress_reg[6][3]_i_1_O_UNCONNECTED\(0),
      S(3) => \waveRefAddress[6][3]_i_2_n_0\,
      S(2) => \waveRefAddress[6][3]_i_3_n_0\,
      S(1) => \waveRefAddress[6][3]_i_4_n_0\,
      S(0) => \waveRefAddress[6][3]_i_5_n_0\
    );
\waveRefAddress_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[6][7]_i_1_n_7\,
      Q => \waveRefOutXCorr[6]_58\(4),
      R => \waveRefAddress[6][13]_i_1_n_0\
    );
\waveRefAddress_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[6][7]_i_1_n_6\,
      Q => \waveRefOutXCorr[6]_58\(5),
      R => \waveRefAddress[6][13]_i_1_n_0\
    );
\waveRefAddress_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[6][7]_i_1_n_5\,
      Q => \waveRefOutXCorr[6]_58\(6),
      R => \waveRefAddress[6][13]_i_1_n_0\
    );
\waveRefAddress_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[6][7]_i_1_n_4\,
      Q => \waveRefOutXCorr[6]_58\(7),
      R => \waveRefAddress[6][13]_i_1_n_0\
    );
\waveRefAddress_reg[6][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[6][3]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[6][7]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[6][7]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[6][7]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[6][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefAddress[6][7]_i_2_n_0\,
      DI(2) => \waveRefAddress[6][7]_i_3_n_0\,
      DI(1) => \waveRefAddress[6][7]_i_4_n_0\,
      DI(0) => \^count\(3),
      O(3) => \waveRefAddress_reg[6][7]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[6][7]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[6][7]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[6][7]_i_1_n_7\,
      S(3) => \waveRefAddress[6][7]_i_5_n_0\,
      S(2) => \waveRefAddress[6][7]_i_6_n_0\,
      S(1) => \waveRefAddress[6][7]_i_7_n_0\,
      S(0) => \waveRefAddress[6][7]_i_8_n_0\
    );
\waveRefAddress_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[6][11]_i_1_n_7\,
      Q => \waveRefOutXCorr[6]_58\(8),
      R => \waveRefAddress[6][13]_i_1_n_0\
    );
\waveRefAddress_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[6][11]_i_1_n_6\,
      Q => \waveRefOutXCorr[6]_58\(9),
      R => \waveRefAddress[6][13]_i_1_n_0\
    );
\waveRefAddress_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[0][3]_i_1_n_7\,
      Q => \waveRefOutXCorr[7]_59\(0),
      R => \waveRefAddress[7][13]_i_1_n_0\
    );
\waveRefAddress_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[7][11]_i_1_n_5\,
      Q => \waveRefOutXCorr[7]_59\(10),
      R => \waveRefAddress[7][13]_i_1_n_0\
    );
\waveRefAddress_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[7][11]_i_1_n_4\,
      Q => \waveRefOutXCorr[7]_59\(11),
      R => \waveRefAddress[7][13]_i_1_n_0\
    );
\waveRefAddress_reg[7][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[7][7]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[7][11]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[7][11]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[7][11]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[7][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefAddress[7][11]_i_2_n_0\,
      DI(2) => \waveRefAddress[7][11]_i_3_n_0\,
      DI(1) => \waveRefAddress[7][11]_i_4_n_0\,
      DI(0) => \waveRefAddress[7][11]_i_5_n_0\,
      O(3) => \waveRefAddress_reg[7][11]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[7][11]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[7][11]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[7][11]_i_1_n_7\,
      S(3) => \waveRefAddress[7][11]_i_6_n_0\,
      S(2) => \waveRefAddress[7][11]_i_7_n_0\,
      S(1) => \waveRefAddress[7][11]_i_8_n_0\,
      S(0) => \waveRefAddress[7][11]_i_9_n_0\
    );
\waveRefAddress_reg[7][12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[7][13]_i_2_n_7\,
      Q => \waveRefOutXCorr[7]_59\(12),
      R => \waveRefAddress[7][13]_i_1_n_0\
    );
\waveRefAddress_reg[7][13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[7][13]_i_2_n_6\,
      Q => \waveRefOutXCorr[7]_59\(13),
      R => \waveRefAddress[7][13]_i_1_n_0\
    );
\waveRefAddress_reg[7][13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[7][11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_waveRefAddress_reg[7][13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \waveRefAddress_reg[7][13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \waveRefAddress[7][13]_i_3_n_0\,
      O(3 downto 2) => \NLW_waveRefAddress_reg[7][13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \waveRefAddress_reg[7][13]_i_2_n_6\,
      O(0) => \waveRefAddress_reg[7][13]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \waveRefAddress[7][13]_i_4_n_0\,
      S(0) => \waveRefAddress[7][13]_i_5_n_0\
    );
\waveRefAddress_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[7][3]_i_1_n_6\,
      Q => \waveRefOutXCorr[7]_59\(1),
      R => \waveRefAddress[7][13]_i_1_n_0\
    );
\waveRefAddress_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[7][3]_i_1_n_5\,
      Q => \waveRefOutXCorr[7]_59\(2),
      R => \waveRefAddress[7][13]_i_1_n_0\
    );
\waveRefAddress_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[7][3]_i_1_n_4\,
      Q => \waveRefOutXCorr[7]_59\(3),
      R => \waveRefAddress[7][13]_i_1_n_0\
    );
\waveRefAddress_reg[7][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveRefAddress_reg[7][3]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[7][3]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[7][3]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[7][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \^count\(2),
      DI(2 downto 0) => countMulti_reg(2 downto 0),
      O(3) => \waveRefAddress_reg[7][3]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[7][3]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[7][3]_i_1_n_6\,
      O(0) => \NLW_waveRefAddress_reg[7][3]_i_1_O_UNCONNECTED\(0),
      S(3) => \waveRefAddress[7][3]_i_2_n_0\,
      S(2) => \waveRefAddress[7][3]_i_3_n_0\,
      S(1) => \waveRefAddress[7][3]_i_4_n_0\,
      S(0) => \waveRefAddress[7][3]_i_5_n_0\
    );
\waveRefAddress_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[7][7]_i_1_n_7\,
      Q => \waveRefOutXCorr[7]_59\(4),
      R => \waveRefAddress[7][13]_i_1_n_0\
    );
\waveRefAddress_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[7][7]_i_1_n_6\,
      Q => \waveRefOutXCorr[7]_59\(5),
      R => \waveRefAddress[7][13]_i_1_n_0\
    );
\waveRefAddress_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[7][7]_i_1_n_5\,
      Q => \waveRefOutXCorr[7]_59\(6),
      R => \waveRefAddress[7][13]_i_1_n_0\
    );
\waveRefAddress_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[7][7]_i_1_n_4\,
      Q => \waveRefOutXCorr[7]_59\(7),
      R => \waveRefAddress[7][13]_i_1_n_0\
    );
\waveRefAddress_reg[7][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[7][3]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[7][7]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[7][7]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[7][7]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[7][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \waveRefAddress[7][7]_i_2_n_0\,
      DI(2) => \waveRefAddress[7][7]_i_3_n_0\,
      DI(1) => \waveRefAddress[7][7]_i_4_n_0\,
      DI(0) => \waveRefAddress[7][7]_i_5_n_0\,
      O(3) => \waveRefAddress_reg[7][7]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[7][7]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[7][7]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[7][7]_i_1_n_7\,
      S(3) => \waveRefAddress[7][7]_i_6_n_0\,
      S(2) => \waveRefAddress[7][7]_i_7_n_0\,
      S(1) => \waveRefAddress[7][7]_i_8_n_0\,
      S(0) => \waveRefAddress[7][7]_i_9_n_0\
    );
\waveRefAddress_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[7][11]_i_1_n_7\,
      Q => \waveRefOutXCorr[7]_59\(8),
      R => \waveRefAddress[7][13]_i_1_n_0\
    );
\waveRefAddress_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \waveRefAddress_reg[7][11]_i_1_n_6\,
      Q => \waveRefOutXCorr[7]_59\(9),
      R => \waveRefAddress[7][13]_i_1_n_0\
    );
\waveXAddress_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => countMulti_reg(0),
      Q => Q(0),
      R => '0'
    );
\waveXAddress_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => countMulti_reg(10),
      Q => Q(10),
      R => '0'
    );
\waveXAddress_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => countMulti_reg(11),
      Q => Q(11),
      R => '0'
    );
\waveXAddress_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => countMulti_reg(1),
      Q => Q(1),
      R => '0'
    );
\waveXAddress_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => countMulti_reg(2),
      Q => Q(2),
      R => '0'
    );
\waveXAddress_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => countMulti_reg(3),
      Q => Q(3),
      R => '0'
    );
\waveXAddress_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => countMulti_reg(4),
      Q => Q(4),
      R => '0'
    );
\waveXAddress_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => countMulti_reg(5),
      Q => Q(5),
      R => '0'
    );
\waveXAddress_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => countMulti_reg(6),
      Q => Q(6),
      R => '0'
    );
\waveXAddress_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => countMulti_reg(7),
      Q => Q(7),
      R => '0'
    );
\waveXAddress_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => countMulti_reg(8),
      Q => Q(8),
      R => '0'
    );
\waveXAddress_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => countMulti_reg(9),
      Q => Q(9),
      R => '0'
    );
\xcorr1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_105,
      Q => xcorr1(0),
      R => '0'
    );
\xcorr1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_95,
      Q => xcorr1(10),
      R => '0'
    );
\xcorr1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_94,
      Q => xcorr1(11),
      R => '0'
    );
\xcorr1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_93,
      Q => xcorr1(12),
      R => '0'
    );
\xcorr1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_92,
      Q => xcorr1(13),
      R => '0'
    );
\xcorr1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_91,
      Q => xcorr1(14),
      R => '0'
    );
\xcorr1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_90,
      Q => xcorr1(15),
      R => '0'
    );
\xcorr1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_89,
      Q => xcorr1(16),
      R => '0'
    );
\xcorr1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_88,
      Q => xcorr1(17),
      R => '0'
    );
\xcorr1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_87,
      Q => xcorr1(18),
      R => '0'
    );
\xcorr1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_86,
      Q => xcorr1(19),
      R => '0'
    );
\xcorr1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_104,
      Q => xcorr1(1),
      R => '0'
    );
\xcorr1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_85,
      Q => xcorr1(20),
      R => '0'
    );
\xcorr1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_84,
      Q => xcorr1(21),
      R => '0'
    );
\xcorr1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_83,
      Q => xcorr1(22),
      R => '0'
    );
\xcorr1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_82,
      Q => xcorr1(23),
      R => '0'
    );
\xcorr1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_81,
      Q => xcorr1(24),
      R => '0'
    );
\xcorr1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_80,
      Q => xcorr1(25),
      R => '0'
    );
\xcorr1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_79,
      Q => xcorr1(26),
      R => '0'
    );
\xcorr1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_78,
      Q => xcorr1(27),
      R => '0'
    );
\xcorr1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_77,
      Q => xcorr1(28),
      R => '0'
    );
\xcorr1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_76,
      Q => xcorr1(29),
      R => '0'
    );
\xcorr1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_103,
      Q => xcorr1(2),
      R => '0'
    );
\xcorr1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_75,
      Q => xcorr1(30),
      R => '0'
    );
\xcorr1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_74,
      Q => xcorr1(31),
      R => '0'
    );
\xcorr1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_73,
      Q => xcorr1(32),
      R => '0'
    );
\xcorr1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_72,
      Q => xcorr1(33),
      R => '0'
    );
\xcorr1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_71,
      Q => xcorr1(34),
      R => '0'
    );
\xcorr1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_70,
      Q => xcorr1(35),
      R => '0'
    );
\xcorr1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_102,
      Q => xcorr1(3),
      R => '0'
    );
\xcorr1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_101,
      Q => xcorr1(4),
      R => '0'
    );
\xcorr1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_100,
      Q => xcorr1(5),
      R => '0'
    );
\xcorr1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_99,
      Q => xcorr1(6),
      R => '0'
    );
\xcorr1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_98,
      Q => xcorr1(7),
      R => '0'
    );
\xcorr1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_97,
      Q => xcorr1(8),
      R => '0'
    );
\xcorr1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product1_reg_n_96,
      Q => xcorr1(9),
      R => '0'
    );
\xcorr[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => countMulti_reg(3),
      I1 => countMulti_reg(2),
      I2 => countMulti_reg(0),
      I3 => \xcorr[35]_i_2_n_0\,
      I4 => \xcorr[35]_i_3_n_0\,
      O => \xcorr[35]_i_1_n_0\
    );
\xcorr[35]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => countMulti_reg(11),
      I1 => countMulti_reg(8),
      I2 => countMulti_reg(7),
      I3 => countMulti_reg(6),
      O => \xcorr[35]_i_2_n_0\
    );
\xcorr[35]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \xcorr[35]_i_4_n_0\,
      I1 => countMulti_reg(1),
      I2 => \countMulti_reg__0\(12),
      I3 => countMulti_reg(4),
      I4 => countMulti_reg(5),
      O => \xcorr[35]_i_3_n_0\
    );
\xcorr[35]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \countMulti_reg__0\(15),
      I1 => \countMulti_reg__0\(13),
      I2 => \countMulti_reg__0\(14),
      I3 => countMulti_reg(10),
      I4 => countMulti_reg(9),
      O => \xcorr[35]_i_4_n_0\
    );
\xcorr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_105,
      Q => xcorr(0),
      R => '0'
    );
\xcorr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_95,
      Q => xcorr(10),
      R => '0'
    );
\xcorr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_94,
      Q => xcorr(11),
      R => '0'
    );
\xcorr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_93,
      Q => xcorr(12),
      R => '0'
    );
\xcorr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_92,
      Q => xcorr(13),
      R => '0'
    );
\xcorr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_91,
      Q => xcorr(14),
      R => '0'
    );
\xcorr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_90,
      Q => xcorr(15),
      R => '0'
    );
\xcorr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_89,
      Q => xcorr(16),
      R => '0'
    );
\xcorr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_88,
      Q => xcorr(17),
      R => '0'
    );
\xcorr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_87,
      Q => xcorr(18),
      R => '0'
    );
\xcorr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_86,
      Q => xcorr(19),
      R => '0'
    );
\xcorr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_104,
      Q => xcorr(1),
      R => '0'
    );
\xcorr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_85,
      Q => xcorr(20),
      R => '0'
    );
\xcorr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_84,
      Q => xcorr(21),
      R => '0'
    );
\xcorr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_83,
      Q => xcorr(22),
      R => '0'
    );
\xcorr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_82,
      Q => xcorr(23),
      R => '0'
    );
\xcorr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_81,
      Q => xcorr(24),
      R => '0'
    );
\xcorr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_80,
      Q => xcorr(25),
      R => '0'
    );
\xcorr_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_79,
      Q => xcorr(26),
      R => '0'
    );
\xcorr_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_78,
      Q => xcorr(27),
      R => '0'
    );
\xcorr_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_77,
      Q => xcorr(28),
      R => '0'
    );
\xcorr_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_76,
      Q => xcorr(29),
      R => '0'
    );
\xcorr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_103,
      Q => xcorr(2),
      R => '0'
    );
\xcorr_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_75,
      Q => xcorr(30),
      R => '0'
    );
\xcorr_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_74,
      Q => xcorr(31),
      R => '0'
    );
\xcorr_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_73,
      Q => xcorr(32),
      R => '0'
    );
\xcorr_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_72,
      Q => xcorr(33),
      R => '0'
    );
\xcorr_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_71,
      Q => xcorr(34),
      R => '0'
    );
\xcorr_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_70,
      Q => xcorr(35),
      R => '0'
    );
\xcorr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_102,
      Q => xcorr(3),
      R => '0'
    );
\xcorr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_101,
      Q => xcorr(4),
      R => '0'
    );
\xcorr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_100,
      Q => xcorr(5),
      R => '0'
    );
\xcorr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_99,
      Q => xcorr(6),
      R => '0'
    );
\xcorr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_98,
      Q => xcorr(7),
      R => '0'
    );
\xcorr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_97,
      Q => xcorr(8),
      R => '0'
    );
\xcorr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \xcorr[35]_i_1_n_0\,
      D => product_reg_n_96,
      Q => xcorr(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MicroBlaze_Wrapper_XCorr_0_0_XCorr_BramMux is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \Ref0_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \Ref0_reg[2][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \Ref0_reg[3][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \Ref0_reg[4][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \Ref0_reg[5][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \Ref0_reg[6][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \Ref0_reg[7][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \RefAddress_reg[0][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \RefAddress_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \RefAddress_reg[2][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \RefAddress_reg[3][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \RefAddress_reg[4][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \RefAddress_reg[5][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \RefAddress_reg[6][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    \Ref0_reg[1][11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \Ref0_reg[2][11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \Ref0_reg[3][11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \Ref0_reg[4][11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \Ref0_reg[5][11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \Ref0_reg[6][11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \Ref0_reg[7][11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \RefAddress_reg[0][11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RefAddress_reg[1][11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \RefAddress_reg[2][11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RefAddress_reg[2][11]_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \RefAddress_reg[3][11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RefAddress_reg[3][11]_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \RefAddress_reg[4][11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RefAddress_reg[4][11]_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \RefAddress_reg[5][11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RefAddress_reg[5][11]_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \RefAddress_reg[6][11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RefAddress_reg[6][11]_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MicroBlaze_Wrapper_XCorr_0_0_XCorr_BramMux : entity is "XCorr_BramMux";
end MicroBlaze_Wrapper_XCorr_0_0_XCorr_BramMux;

architecture STRUCTURE of MicroBlaze_Wrapper_XCorr_0_0_XCorr_BramMux is
begin
\Ref0_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\Ref0_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\Ref0_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\Ref0_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\Ref0_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\Ref0_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\Ref0_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\Ref0_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\Ref0_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\Ref0_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\Ref0_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\Ref0_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => '0'
    );
\Ref0_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[1][11]_1\(0),
      Q => \Ref0_reg[1][11]_0\(0),
      R => '0'
    );
\Ref0_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[1][11]_1\(10),
      Q => \Ref0_reg[1][11]_0\(10),
      R => '0'
    );
\Ref0_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[1][11]_1\(11),
      Q => \Ref0_reg[1][11]_0\(11),
      R => '0'
    );
\Ref0_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[1][11]_1\(1),
      Q => \Ref0_reg[1][11]_0\(1),
      R => '0'
    );
\Ref0_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[1][11]_1\(2),
      Q => \Ref0_reg[1][11]_0\(2),
      R => '0'
    );
\Ref0_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[1][11]_1\(3),
      Q => \Ref0_reg[1][11]_0\(3),
      R => '0'
    );
\Ref0_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[1][11]_1\(4),
      Q => \Ref0_reg[1][11]_0\(4),
      R => '0'
    );
\Ref0_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[1][11]_1\(5),
      Q => \Ref0_reg[1][11]_0\(5),
      R => '0'
    );
\Ref0_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[1][11]_1\(6),
      Q => \Ref0_reg[1][11]_0\(6),
      R => '0'
    );
\Ref0_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[1][11]_1\(7),
      Q => \Ref0_reg[1][11]_0\(7),
      R => '0'
    );
\Ref0_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[1][11]_1\(8),
      Q => \Ref0_reg[1][11]_0\(8),
      R => '0'
    );
\Ref0_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[1][11]_1\(9),
      Q => \Ref0_reg[1][11]_0\(9),
      R => '0'
    );
\Ref0_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[2][11]_1\(0),
      Q => \Ref0_reg[2][11]_0\(0),
      R => '0'
    );
\Ref0_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[2][11]_1\(10),
      Q => \Ref0_reg[2][11]_0\(10),
      R => '0'
    );
\Ref0_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[2][11]_1\(11),
      Q => \Ref0_reg[2][11]_0\(11),
      R => '0'
    );
\Ref0_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[2][11]_1\(1),
      Q => \Ref0_reg[2][11]_0\(1),
      R => '0'
    );
\Ref0_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[2][11]_1\(2),
      Q => \Ref0_reg[2][11]_0\(2),
      R => '0'
    );
\Ref0_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[2][11]_1\(3),
      Q => \Ref0_reg[2][11]_0\(3),
      R => '0'
    );
\Ref0_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[2][11]_1\(4),
      Q => \Ref0_reg[2][11]_0\(4),
      R => '0'
    );
\Ref0_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[2][11]_1\(5),
      Q => \Ref0_reg[2][11]_0\(5),
      R => '0'
    );
\Ref0_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[2][11]_1\(6),
      Q => \Ref0_reg[2][11]_0\(6),
      R => '0'
    );
\Ref0_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[2][11]_1\(7),
      Q => \Ref0_reg[2][11]_0\(7),
      R => '0'
    );
\Ref0_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[2][11]_1\(8),
      Q => \Ref0_reg[2][11]_0\(8),
      R => '0'
    );
\Ref0_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[2][11]_1\(9),
      Q => \Ref0_reg[2][11]_0\(9),
      R => '0'
    );
\Ref0_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[3][11]_1\(0),
      Q => \Ref0_reg[3][11]_0\(0),
      R => '0'
    );
\Ref0_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[3][11]_1\(10),
      Q => \Ref0_reg[3][11]_0\(10),
      R => '0'
    );
\Ref0_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[3][11]_1\(11),
      Q => \Ref0_reg[3][11]_0\(11),
      R => '0'
    );
\Ref0_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[3][11]_1\(1),
      Q => \Ref0_reg[3][11]_0\(1),
      R => '0'
    );
\Ref0_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[3][11]_1\(2),
      Q => \Ref0_reg[3][11]_0\(2),
      R => '0'
    );
\Ref0_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[3][11]_1\(3),
      Q => \Ref0_reg[3][11]_0\(3),
      R => '0'
    );
\Ref0_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[3][11]_1\(4),
      Q => \Ref0_reg[3][11]_0\(4),
      R => '0'
    );
\Ref0_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[3][11]_1\(5),
      Q => \Ref0_reg[3][11]_0\(5),
      R => '0'
    );
\Ref0_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[3][11]_1\(6),
      Q => \Ref0_reg[3][11]_0\(6),
      R => '0'
    );
\Ref0_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[3][11]_1\(7),
      Q => \Ref0_reg[3][11]_0\(7),
      R => '0'
    );
\Ref0_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[3][11]_1\(8),
      Q => \Ref0_reg[3][11]_0\(8),
      R => '0'
    );
\Ref0_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[3][11]_1\(9),
      Q => \Ref0_reg[3][11]_0\(9),
      R => '0'
    );
\Ref0_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[4][11]_1\(0),
      Q => \Ref0_reg[4][11]_0\(0),
      R => '0'
    );
\Ref0_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[4][11]_1\(10),
      Q => \Ref0_reg[4][11]_0\(10),
      R => '0'
    );
\Ref0_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[4][11]_1\(11),
      Q => \Ref0_reg[4][11]_0\(11),
      R => '0'
    );
\Ref0_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[4][11]_1\(1),
      Q => \Ref0_reg[4][11]_0\(1),
      R => '0'
    );
\Ref0_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[4][11]_1\(2),
      Q => \Ref0_reg[4][11]_0\(2),
      R => '0'
    );
\Ref0_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[4][11]_1\(3),
      Q => \Ref0_reg[4][11]_0\(3),
      R => '0'
    );
\Ref0_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[4][11]_1\(4),
      Q => \Ref0_reg[4][11]_0\(4),
      R => '0'
    );
\Ref0_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[4][11]_1\(5),
      Q => \Ref0_reg[4][11]_0\(5),
      R => '0'
    );
\Ref0_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[4][11]_1\(6),
      Q => \Ref0_reg[4][11]_0\(6),
      R => '0'
    );
\Ref0_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[4][11]_1\(7),
      Q => \Ref0_reg[4][11]_0\(7),
      R => '0'
    );
\Ref0_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[4][11]_1\(8),
      Q => \Ref0_reg[4][11]_0\(8),
      R => '0'
    );
\Ref0_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[4][11]_1\(9),
      Q => \Ref0_reg[4][11]_0\(9),
      R => '0'
    );
\Ref0_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[5][11]_1\(0),
      Q => \Ref0_reg[5][11]_0\(0),
      R => '0'
    );
\Ref0_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[5][11]_1\(10),
      Q => \Ref0_reg[5][11]_0\(10),
      R => '0'
    );
\Ref0_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[5][11]_1\(11),
      Q => \Ref0_reg[5][11]_0\(11),
      R => '0'
    );
\Ref0_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[5][11]_1\(1),
      Q => \Ref0_reg[5][11]_0\(1),
      R => '0'
    );
\Ref0_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[5][11]_1\(2),
      Q => \Ref0_reg[5][11]_0\(2),
      R => '0'
    );
\Ref0_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[5][11]_1\(3),
      Q => \Ref0_reg[5][11]_0\(3),
      R => '0'
    );
\Ref0_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[5][11]_1\(4),
      Q => \Ref0_reg[5][11]_0\(4),
      R => '0'
    );
\Ref0_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[5][11]_1\(5),
      Q => \Ref0_reg[5][11]_0\(5),
      R => '0'
    );
\Ref0_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[5][11]_1\(6),
      Q => \Ref0_reg[5][11]_0\(6),
      R => '0'
    );
\Ref0_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[5][11]_1\(7),
      Q => \Ref0_reg[5][11]_0\(7),
      R => '0'
    );
\Ref0_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[5][11]_1\(8),
      Q => \Ref0_reg[5][11]_0\(8),
      R => '0'
    );
\Ref0_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[5][11]_1\(9),
      Q => \Ref0_reg[5][11]_0\(9),
      R => '0'
    );
\Ref0_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[6][11]_1\(0),
      Q => \Ref0_reg[6][11]_0\(0),
      R => '0'
    );
\Ref0_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[6][11]_1\(10),
      Q => \Ref0_reg[6][11]_0\(10),
      R => '0'
    );
\Ref0_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[6][11]_1\(11),
      Q => \Ref0_reg[6][11]_0\(11),
      R => '0'
    );
\Ref0_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[6][11]_1\(1),
      Q => \Ref0_reg[6][11]_0\(1),
      R => '0'
    );
\Ref0_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[6][11]_1\(2),
      Q => \Ref0_reg[6][11]_0\(2),
      R => '0'
    );
\Ref0_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[6][11]_1\(3),
      Q => \Ref0_reg[6][11]_0\(3),
      R => '0'
    );
\Ref0_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[6][11]_1\(4),
      Q => \Ref0_reg[6][11]_0\(4),
      R => '0'
    );
\Ref0_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[6][11]_1\(5),
      Q => \Ref0_reg[6][11]_0\(5),
      R => '0'
    );
\Ref0_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[6][11]_1\(6),
      Q => \Ref0_reg[6][11]_0\(6),
      R => '0'
    );
\Ref0_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[6][11]_1\(7),
      Q => \Ref0_reg[6][11]_0\(7),
      R => '0'
    );
\Ref0_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[6][11]_1\(8),
      Q => \Ref0_reg[6][11]_0\(8),
      R => '0'
    );
\Ref0_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[6][11]_1\(9),
      Q => \Ref0_reg[6][11]_0\(9),
      R => '0'
    );
\Ref0_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[7][11]_1\(0),
      Q => \Ref0_reg[7][11]_0\(0),
      R => '0'
    );
\Ref0_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[7][11]_1\(10),
      Q => \Ref0_reg[7][11]_0\(10),
      R => '0'
    );
\Ref0_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[7][11]_1\(11),
      Q => \Ref0_reg[7][11]_0\(11),
      R => '0'
    );
\Ref0_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[7][11]_1\(1),
      Q => \Ref0_reg[7][11]_0\(1),
      R => '0'
    );
\Ref0_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[7][11]_1\(2),
      Q => \Ref0_reg[7][11]_0\(2),
      R => '0'
    );
\Ref0_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[7][11]_1\(3),
      Q => \Ref0_reg[7][11]_0\(3),
      R => '0'
    );
\Ref0_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[7][11]_1\(4),
      Q => \Ref0_reg[7][11]_0\(4),
      R => '0'
    );
\Ref0_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[7][11]_1\(5),
      Q => \Ref0_reg[7][11]_0\(5),
      R => '0'
    );
\Ref0_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[7][11]_1\(6),
      Q => \Ref0_reg[7][11]_0\(6),
      R => '0'
    );
\Ref0_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[7][11]_1\(7),
      Q => \Ref0_reg[7][11]_0\(7),
      R => '0'
    );
\Ref0_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[7][11]_1\(8),
      Q => \Ref0_reg[7][11]_0\(8),
      R => '0'
    );
\Ref0_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Ref0_reg[7][11]_1\(9),
      Q => \Ref0_reg[7][11]_0\(9),
      R => '0'
    );
\RefAddress_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[0][11]_1\(0),
      Q => \RefAddress_reg[0][11]_0\(0),
      R => '0'
    );
\RefAddress_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[0][11]_1\(10),
      Q => \RefAddress_reg[0][11]_0\(10),
      R => '0'
    );
\RefAddress_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[0][11]_1\(11),
      Q => \RefAddress_reg[0][11]_0\(11),
      R => '0'
    );
\RefAddress_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[0][11]_1\(1),
      Q => \RefAddress_reg[0][11]_0\(1),
      R => '0'
    );
\RefAddress_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[0][11]_1\(2),
      Q => \RefAddress_reg[0][11]_0\(2),
      R => '0'
    );
\RefAddress_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[0][11]_1\(3),
      Q => \RefAddress_reg[0][11]_0\(3),
      R => '0'
    );
\RefAddress_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[0][11]_1\(4),
      Q => \RefAddress_reg[0][11]_0\(4),
      R => '0'
    );
\RefAddress_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[0][11]_1\(5),
      Q => \RefAddress_reg[0][11]_0\(5),
      R => '0'
    );
\RefAddress_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[0][11]_1\(6),
      Q => \RefAddress_reg[0][11]_0\(6),
      R => '0'
    );
\RefAddress_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[0][11]_1\(7),
      Q => \RefAddress_reg[0][11]_0\(7),
      R => '0'
    );
\RefAddress_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[0][11]_1\(8),
      Q => \RefAddress_reg[0][11]_0\(8),
      R => '0'
    );
\RefAddress_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[0][11]_1\(9),
      Q => \RefAddress_reg[0][11]_0\(9),
      R => '0'
    );
\RefAddress_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[1][11]_1\(0),
      Q => \RefAddress_reg[1][11]_0\(0),
      R => SR(0)
    );
\RefAddress_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[1][11]_1\(10),
      Q => \RefAddress_reg[1][11]_0\(10),
      R => SR(0)
    );
\RefAddress_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[1][11]_1\(11),
      Q => \RefAddress_reg[1][11]_0\(11),
      R => SR(0)
    );
\RefAddress_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[1][11]_1\(1),
      Q => \RefAddress_reg[1][11]_0\(1),
      R => SR(0)
    );
\RefAddress_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[1][11]_1\(2),
      Q => \RefAddress_reg[1][11]_0\(2),
      R => SR(0)
    );
\RefAddress_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[1][11]_1\(3),
      Q => \RefAddress_reg[1][11]_0\(3),
      R => SR(0)
    );
\RefAddress_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[1][11]_1\(4),
      Q => \RefAddress_reg[1][11]_0\(4),
      R => SR(0)
    );
\RefAddress_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[1][11]_1\(5),
      Q => \RefAddress_reg[1][11]_0\(5),
      R => SR(0)
    );
\RefAddress_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[1][11]_1\(6),
      Q => \RefAddress_reg[1][11]_0\(6),
      R => SR(0)
    );
\RefAddress_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[1][11]_1\(7),
      Q => \RefAddress_reg[1][11]_0\(7),
      R => SR(0)
    );
\RefAddress_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[1][11]_1\(8),
      Q => \RefAddress_reg[1][11]_0\(8),
      R => SR(0)
    );
\RefAddress_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[1][11]_1\(9),
      Q => \RefAddress_reg[1][11]_0\(9),
      R => SR(0)
    );
\RefAddress_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[2][11]_2\(0),
      Q => \RefAddress_reg[2][11]_0\(0),
      R => \RefAddress_reg[2][11]_1\(0)
    );
\RefAddress_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[2][11]_2\(10),
      Q => \RefAddress_reg[2][11]_0\(10),
      R => \RefAddress_reg[2][11]_1\(0)
    );
\RefAddress_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[2][11]_2\(11),
      Q => \RefAddress_reg[2][11]_0\(11),
      R => \RefAddress_reg[2][11]_1\(0)
    );
\RefAddress_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[2][11]_2\(1),
      Q => \RefAddress_reg[2][11]_0\(1),
      R => \RefAddress_reg[2][11]_1\(0)
    );
\RefAddress_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[2][11]_2\(2),
      Q => \RefAddress_reg[2][11]_0\(2),
      R => \RefAddress_reg[2][11]_1\(0)
    );
\RefAddress_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[2][11]_2\(3),
      Q => \RefAddress_reg[2][11]_0\(3),
      R => \RefAddress_reg[2][11]_1\(0)
    );
\RefAddress_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[2][11]_2\(4),
      Q => \RefAddress_reg[2][11]_0\(4),
      R => \RefAddress_reg[2][11]_1\(0)
    );
\RefAddress_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[2][11]_2\(5),
      Q => \RefAddress_reg[2][11]_0\(5),
      R => \RefAddress_reg[2][11]_1\(0)
    );
\RefAddress_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[2][11]_2\(6),
      Q => \RefAddress_reg[2][11]_0\(6),
      R => \RefAddress_reg[2][11]_1\(0)
    );
\RefAddress_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[2][11]_2\(7),
      Q => \RefAddress_reg[2][11]_0\(7),
      R => \RefAddress_reg[2][11]_1\(0)
    );
\RefAddress_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[2][11]_2\(8),
      Q => \RefAddress_reg[2][11]_0\(8),
      R => \RefAddress_reg[2][11]_1\(0)
    );
\RefAddress_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[2][11]_2\(9),
      Q => \RefAddress_reg[2][11]_0\(9),
      R => \RefAddress_reg[2][11]_1\(0)
    );
\RefAddress_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[3][11]_2\(0),
      Q => \RefAddress_reg[3][11]_0\(0),
      R => \RefAddress_reg[3][11]_1\(0)
    );
\RefAddress_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[3][11]_2\(10),
      Q => \RefAddress_reg[3][11]_0\(10),
      R => \RefAddress_reg[3][11]_1\(0)
    );
\RefAddress_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[3][11]_2\(11),
      Q => \RefAddress_reg[3][11]_0\(11),
      R => \RefAddress_reg[3][11]_1\(0)
    );
\RefAddress_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[3][11]_2\(1),
      Q => \RefAddress_reg[3][11]_0\(1),
      R => \RefAddress_reg[3][11]_1\(0)
    );
\RefAddress_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[3][11]_2\(2),
      Q => \RefAddress_reg[3][11]_0\(2),
      R => \RefAddress_reg[3][11]_1\(0)
    );
\RefAddress_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[3][11]_2\(3),
      Q => \RefAddress_reg[3][11]_0\(3),
      R => \RefAddress_reg[3][11]_1\(0)
    );
\RefAddress_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[3][11]_2\(4),
      Q => \RefAddress_reg[3][11]_0\(4),
      R => \RefAddress_reg[3][11]_1\(0)
    );
\RefAddress_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[3][11]_2\(5),
      Q => \RefAddress_reg[3][11]_0\(5),
      R => \RefAddress_reg[3][11]_1\(0)
    );
\RefAddress_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[3][11]_2\(6),
      Q => \RefAddress_reg[3][11]_0\(6),
      R => \RefAddress_reg[3][11]_1\(0)
    );
\RefAddress_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[3][11]_2\(7),
      Q => \RefAddress_reg[3][11]_0\(7),
      R => \RefAddress_reg[3][11]_1\(0)
    );
\RefAddress_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[3][11]_2\(8),
      Q => \RefAddress_reg[3][11]_0\(8),
      R => \RefAddress_reg[3][11]_1\(0)
    );
\RefAddress_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[3][11]_2\(9),
      Q => \RefAddress_reg[3][11]_0\(9),
      R => \RefAddress_reg[3][11]_1\(0)
    );
\RefAddress_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[4][11]_2\(0),
      Q => \RefAddress_reg[4][11]_0\(0),
      R => \RefAddress_reg[4][11]_1\(0)
    );
\RefAddress_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[4][11]_2\(10),
      Q => \RefAddress_reg[4][11]_0\(10),
      R => \RefAddress_reg[4][11]_1\(0)
    );
\RefAddress_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[4][11]_2\(11),
      Q => \RefAddress_reg[4][11]_0\(11),
      R => \RefAddress_reg[4][11]_1\(0)
    );
\RefAddress_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[4][11]_2\(1),
      Q => \RefAddress_reg[4][11]_0\(1),
      R => \RefAddress_reg[4][11]_1\(0)
    );
\RefAddress_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[4][11]_2\(2),
      Q => \RefAddress_reg[4][11]_0\(2),
      R => \RefAddress_reg[4][11]_1\(0)
    );
\RefAddress_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[4][11]_2\(3),
      Q => \RefAddress_reg[4][11]_0\(3),
      R => \RefAddress_reg[4][11]_1\(0)
    );
\RefAddress_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[4][11]_2\(4),
      Q => \RefAddress_reg[4][11]_0\(4),
      R => \RefAddress_reg[4][11]_1\(0)
    );
\RefAddress_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[4][11]_2\(5),
      Q => \RefAddress_reg[4][11]_0\(5),
      R => \RefAddress_reg[4][11]_1\(0)
    );
\RefAddress_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[4][11]_2\(6),
      Q => \RefAddress_reg[4][11]_0\(6),
      R => \RefAddress_reg[4][11]_1\(0)
    );
\RefAddress_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[4][11]_2\(7),
      Q => \RefAddress_reg[4][11]_0\(7),
      R => \RefAddress_reg[4][11]_1\(0)
    );
\RefAddress_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[4][11]_2\(8),
      Q => \RefAddress_reg[4][11]_0\(8),
      R => \RefAddress_reg[4][11]_1\(0)
    );
\RefAddress_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[4][11]_2\(9),
      Q => \RefAddress_reg[4][11]_0\(9),
      R => \RefAddress_reg[4][11]_1\(0)
    );
\RefAddress_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[5][11]_2\(0),
      Q => \RefAddress_reg[5][11]_0\(0),
      R => \RefAddress_reg[5][11]_1\(0)
    );
\RefAddress_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[5][11]_2\(10),
      Q => \RefAddress_reg[5][11]_0\(10),
      R => \RefAddress_reg[5][11]_1\(0)
    );
\RefAddress_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[5][11]_2\(11),
      Q => \RefAddress_reg[5][11]_0\(11),
      R => \RefAddress_reg[5][11]_1\(0)
    );
\RefAddress_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[5][11]_2\(1),
      Q => \RefAddress_reg[5][11]_0\(1),
      R => \RefAddress_reg[5][11]_1\(0)
    );
\RefAddress_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[5][11]_2\(2),
      Q => \RefAddress_reg[5][11]_0\(2),
      R => \RefAddress_reg[5][11]_1\(0)
    );
\RefAddress_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[5][11]_2\(3),
      Q => \RefAddress_reg[5][11]_0\(3),
      R => \RefAddress_reg[5][11]_1\(0)
    );
\RefAddress_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[5][11]_2\(4),
      Q => \RefAddress_reg[5][11]_0\(4),
      R => \RefAddress_reg[5][11]_1\(0)
    );
\RefAddress_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[5][11]_2\(5),
      Q => \RefAddress_reg[5][11]_0\(5),
      R => \RefAddress_reg[5][11]_1\(0)
    );
\RefAddress_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[5][11]_2\(6),
      Q => \RefAddress_reg[5][11]_0\(6),
      R => \RefAddress_reg[5][11]_1\(0)
    );
\RefAddress_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[5][11]_2\(7),
      Q => \RefAddress_reg[5][11]_0\(7),
      R => \RefAddress_reg[5][11]_1\(0)
    );
\RefAddress_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[5][11]_2\(8),
      Q => \RefAddress_reg[5][11]_0\(8),
      R => \RefAddress_reg[5][11]_1\(0)
    );
\RefAddress_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[5][11]_2\(9),
      Q => \RefAddress_reg[5][11]_0\(9),
      R => \RefAddress_reg[5][11]_1\(0)
    );
\RefAddress_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[6][11]_2\(0),
      Q => \RefAddress_reg[6][11]_0\(0),
      R => \RefAddress_reg[6][11]_1\(0)
    );
\RefAddress_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[6][11]_2\(10),
      Q => \RefAddress_reg[6][11]_0\(10),
      R => \RefAddress_reg[6][11]_1\(0)
    );
\RefAddress_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[6][11]_2\(11),
      Q => \RefAddress_reg[6][11]_0\(11),
      R => \RefAddress_reg[6][11]_1\(0)
    );
\RefAddress_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[6][11]_2\(1),
      Q => \RefAddress_reg[6][11]_0\(1),
      R => \RefAddress_reg[6][11]_1\(0)
    );
\RefAddress_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[6][11]_2\(2),
      Q => \RefAddress_reg[6][11]_0\(2),
      R => \RefAddress_reg[6][11]_1\(0)
    );
\RefAddress_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[6][11]_2\(3),
      Q => \RefAddress_reg[6][11]_0\(3),
      R => \RefAddress_reg[6][11]_1\(0)
    );
\RefAddress_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[6][11]_2\(4),
      Q => \RefAddress_reg[6][11]_0\(4),
      R => \RefAddress_reg[6][11]_1\(0)
    );
\RefAddress_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[6][11]_2\(5),
      Q => \RefAddress_reg[6][11]_0\(5),
      R => \RefAddress_reg[6][11]_1\(0)
    );
\RefAddress_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[6][11]_2\(6),
      Q => \RefAddress_reg[6][11]_0\(6),
      R => \RefAddress_reg[6][11]_1\(0)
    );
\RefAddress_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[6][11]_2\(7),
      Q => \RefAddress_reg[6][11]_0\(7),
      R => \RefAddress_reg[6][11]_1\(0)
    );
\RefAddress_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[6][11]_2\(8),
      Q => \RefAddress_reg[6][11]_0\(8),
      R => \RefAddress_reg[6][11]_1\(0)
    );
\RefAddress_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \RefAddress_reg[6][11]_2\(9),
      Q => \RefAddress_reg[6][11]_0\(9),
      R => \RefAddress_reg[6][11]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MicroBlaze_Wrapper_XCorr_0_0_XCorr_waveParser is
  port (
    \waveRefAddress[1]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRefAddress[2]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRefAddress[3]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRefAddress[4]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRefAddress[5]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveRefAddress[6]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \waveXAddress_reg[2][11]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \waveXAddress_reg[3][11]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \waveXAddress_reg[4][11]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \waveXAddress_reg[5][11]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \waveXAddress_reg[6][11]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \waveXAddress_reg[7][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \waveYAddress[0]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk1Mhz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MicroBlaze_Wrapper_XCorr_0_0_XCorr_waveParser : entity is "XCorr_waveParser";
end MicroBlaze_Wrapper_XCorr_0_0_XCorr_waveParser;

architecture STRUCTURE of MicroBlaze_Wrapper_XCorr_0_0_XCorr_waveParser is
  signal MemoryAddress0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \MemoryAddress0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__0_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__0_n_1\ : STD_LOGIC;
  signal \MemoryAddress0_carry__0_n_2\ : STD_LOGIC;
  signal \MemoryAddress0_carry__0_n_3\ : STD_LOGIC;
  signal \MemoryAddress0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__1_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__1_n_1\ : STD_LOGIC;
  signal \MemoryAddress0_carry__1_n_2\ : STD_LOGIC;
  signal \MemoryAddress0_carry__1_n_3\ : STD_LOGIC;
  signal \MemoryAddress0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__2_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__2_n_1\ : STD_LOGIC;
  signal \MemoryAddress0_carry__2_n_2\ : STD_LOGIC;
  signal \MemoryAddress0_carry__2_n_3\ : STD_LOGIC;
  signal \MemoryAddress0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__3_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__3_n_1\ : STD_LOGIC;
  signal \MemoryAddress0_carry__3_n_2\ : STD_LOGIC;
  signal \MemoryAddress0_carry__3_n_3\ : STD_LOGIC;
  signal \MemoryAddress0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__4_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__4_n_1\ : STD_LOGIC;
  signal \MemoryAddress0_carry__4_n_2\ : STD_LOGIC;
  signal \MemoryAddress0_carry__4_n_3\ : STD_LOGIC;
  signal \MemoryAddress0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__5_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__5_n_1\ : STD_LOGIC;
  signal \MemoryAddress0_carry__5_n_2\ : STD_LOGIC;
  signal \MemoryAddress0_carry__5_n_3\ : STD_LOGIC;
  signal \MemoryAddress0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \MemoryAddress0_carry__6_n_2\ : STD_LOGIC;
  signal \MemoryAddress0_carry__6_n_3\ : STD_LOGIC;
  signal MemoryAddress0_carry_i_1_n_0 : STD_LOGIC;
  signal MemoryAddress0_carry_i_2_n_0 : STD_LOGIC;
  signal MemoryAddress0_carry_i_3_n_0 : STD_LOGIC;
  signal MemoryAddress0_carry_i_4_n_0 : STD_LOGIC;
  signal MemoryAddress0_carry_n_0 : STD_LOGIC;
  signal MemoryAddress0_carry_n_1 : STD_LOGIC;
  signal MemoryAddress0_carry_n_2 : STD_LOGIC;
  signal MemoryAddress0_carry_n_3 : STD_LOGIC;
  signal \MemoryAddress[31]_i_2_n_0\ : STD_LOGIC;
  signal \MemoryAddress[31]_i_3_n_0\ : STD_LOGIC;
  signal \MemoryAddress[31]_i_4_n_0\ : STD_LOGIC;
  signal \MemoryAddress[31]_i_5_n_0\ : STD_LOGIC;
  signal \MemoryAddress[31]_i_6_n_0\ : STD_LOGIC;
  signal \MemoryAddress[31]_i_7_n_0\ : STD_LOGIC;
  signal \MemoryAddress[31]_i_8_n_0\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[0]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[10]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[11]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[12]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[13]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[14]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[15]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[16]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[17]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[18]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[19]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[1]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[20]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[21]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[22]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[23]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[24]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[25]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[26]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[27]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[28]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[29]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[2]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[30]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[31]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[3]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[4]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[5]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[6]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[7]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[8]\ : STD_LOGIC;
  signal \MemoryAddress_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \waveRefAddress[1][11]_i_10_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_11_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_12_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_13_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_14_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_17_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_18_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_19_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_22_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_23_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_24_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_25_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_26_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_27_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_28_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_29_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_31_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_32_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_33_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_34_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_35_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_36_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_37_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_38_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_39_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_40_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_41_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_42_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_43_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_6_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_7_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][11]_i_8_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][4]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][4]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[1][8]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_10_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_11_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_12_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_13_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_14_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_15_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_18_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_19_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_21_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_22_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_23_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_24_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_26_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_27_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_28_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_29_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_31_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_32_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_33_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_34_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_35_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_36_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_37_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_38_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_39_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_40_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_41_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_42_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_6_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_7_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_8_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][11]_i_9_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][5]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][5]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][5]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[2][9]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_10_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_11_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_12_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_17_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_18_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_19_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_20_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_21_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_22_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_24_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_25_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_26_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_27_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_28_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_29_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_30_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_31_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_32_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_33_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_34_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_35_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_36_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_37_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_38_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_39_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_40_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_41_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_42_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_43_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_44_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_6_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][11]_i_7_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][4]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][8]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[3][8]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][10]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_10_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_11_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_12_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_13_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_14_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_17_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_18_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_20_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_21_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_22_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_23_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_24_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_25_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_26_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_27_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_30_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_31_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_32_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_33_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_34_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_35_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_36_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_37_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_38_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_39_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_40_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_6_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_7_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_8_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][11]_i_9_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][6]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][6]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[4][6]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_12_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_13_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_14_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_15_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_16_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_19_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_20_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_21_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_22_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_23_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_24_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_27_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_28_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_29_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_30_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_31_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_32_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_33_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_35_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_36_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_37_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_38_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_39_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_40_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_41_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_42_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_43_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_44_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_45_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_46_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_47_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_6_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_7_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_8_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][11]_i_9_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][4]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][4]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][8]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[5][8]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_10_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_11_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_12_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_13_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_14_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_18_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_19_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_20_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_21_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_23_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_24_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_25_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_26_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_27_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_28_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_29_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_30_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_31_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_32_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_33_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_34_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_35_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_36_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_37_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_38_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_39_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_40_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_42_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_43_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_6_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_7_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][11]_i_8_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][5]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][5]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][9]_i_2_n_0\ : STD_LOGIC;
  signal \waveRefAddress[6][9]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_15_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_15_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_15_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_15_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_15_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_15_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_15_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_15_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_16_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_16_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_16_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_16_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_16_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_16_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_16_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_16_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_20_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_20_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_20_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_20_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_20_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_20_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_20_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_20_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_21_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_21_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_21_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_21_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_21_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_2_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_2_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_30_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_30_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_30_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_30_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_30_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_30_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_30_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_30_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_4_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_4_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_4_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_4_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_4_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_4_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_4_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_9_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_9_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_9_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_9_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_9_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_9_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_9_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][11]_i_9_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][4]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][4]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][4]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][8]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][8]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[1][8]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_16_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_16_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_16_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_16_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_16_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_16_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_16_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_16_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_17_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_17_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_17_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_17_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_17_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_17_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_17_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_17_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_20_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_20_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_20_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_20_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_20_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_20_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_20_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_20_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_25_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_25_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_25_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_25_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_25_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_25_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_25_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_25_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_2_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_2_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_2_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_30_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_30_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_30_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_3_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_3_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_3_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_3_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_3_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_3_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_3_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_4_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_4_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_4_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_4_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_4_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_4_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][11]_i_4_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][5]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][5]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][5]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][5]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][5]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][5]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][9]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][9]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][9]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][9]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][9]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][9]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[2][9]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_13_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_13_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_13_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_13_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_13_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_13_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_13_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_13_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_14_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_14_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_14_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_14_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_14_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_14_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_14_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_14_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_15_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_15_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_15_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_15_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_15_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_15_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_15_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_15_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_16_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_16_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_16_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_16_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_16_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_16_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_16_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_16_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_23_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_23_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_23_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_23_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_23_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_2_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_2_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_2_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_2_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_2_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_4_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_4_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_4_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_4_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_4_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_4_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_4_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_8_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_8_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_8_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_8_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_8_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_8_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_8_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_8_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_9_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_9_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_9_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_9_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_9_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_9_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][11]_i_9_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][4]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][4]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][4]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][4]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][4]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][4]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][8]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][8]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][8]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][8]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][8]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][8]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[3][8]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][10]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][10]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][10]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][10]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][10]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][10]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][10]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][10]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_15_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_15_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_15_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_15_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_15_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_15_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_15_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_15_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_16_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_16_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_16_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_16_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_16_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_16_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_16_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_16_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_19_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_19_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_19_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_19_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_19_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_19_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_19_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_19_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_28_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_29_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_29_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_29_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_29_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_29_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_29_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_29_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_29_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_2_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_3_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_3_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_3_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_3_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_3_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_3_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_3_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_5_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_5_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_5_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_5_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_5_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_5_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_5_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][11]_i_5_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][6]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][6]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][6]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][6]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][6]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[4][6]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_10_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_10_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_10_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_10_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_10_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_10_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_10_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_10_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_11_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_11_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_11_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_11_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_11_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_11_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_11_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_17_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_17_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_17_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_17_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_17_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_17_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_17_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_17_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_18_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_18_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_18_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_18_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_18_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_18_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_18_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_18_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_25_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_25_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_25_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_25_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_25_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_25_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_25_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_25_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_26_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_26_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_26_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_26_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_26_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_2_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_2_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_2_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_2_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_2_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_34_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_34_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_34_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_34_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_34_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_34_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_34_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_34_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_4_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_4_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_4_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_4_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_4_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_4_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][11]_i_4_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][4]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][4]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][4]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][4]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][4]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][4]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][8]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][8]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][8]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][8]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][8]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][8]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][8]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[5][8]_i_1_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_15_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_15_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_15_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_15_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_15_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_15_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_15_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_15_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_16_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_16_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_16_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_16_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_16_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_16_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_16_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_16_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_17_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_17_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_17_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_17_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_17_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_17_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_17_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_17_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_22_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_22_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_22_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_22_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_22_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_22_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_22_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_22_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_2_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_2_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_2_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_3_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_3_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_3_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_3_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_3_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_3_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_3_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_3_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_41_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_41_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_41_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_4_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_4_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_4_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_4_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_4_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_4_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_4_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_4_n_7\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_9_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_9_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_9_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_9_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_9_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_9_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][11]_i_9_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][5]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][5]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][5]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][5]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][5]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][5]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][9]_i_1_n_0\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][9]_i_1_n_1\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][9]_i_1_n_2\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][9]_i_1_n_3\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][9]_i_1_n_4\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][9]_i_1_n_5\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][9]_i_1_n_6\ : STD_LOGIC;
  signal \waveRefAddress_reg[6][9]_i_1_n_7\ : STD_LOGIC;
  signal \waveXAddress[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[0][11]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[0][11]_i_4_n_0\ : STD_LOGIC;
  signal \waveXAddress[0][11]_i_5_n_0\ : STD_LOGIC;
  signal \waveXAddress[1][11]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[1][11]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[1][4]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[1][4]_i_4_n_0\ : STD_LOGIC;
  signal \waveXAddress[1][8]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[2][11]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[2][11]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[2][5]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[2][5]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[2][5]_i_4_n_0\ : STD_LOGIC;
  signal \waveXAddress[2][9]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[3][11]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[3][4]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[3][8]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[3][8]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[4][10]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[4][11]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[4][3]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[4][3]_i_4_n_0\ : STD_LOGIC;
  signal \waveXAddress[4][6]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[4][6]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[4][6]_i_4_n_0\ : STD_LOGIC;
  signal \waveXAddress[5][11]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[5][11]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[5][11]_i_4_n_0\ : STD_LOGIC;
  signal \waveXAddress[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[5][1]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[5][1]_i_4_n_0\ : STD_LOGIC;
  signal \waveXAddress[5][4]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[5][4]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[5][8]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[5][8]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[6][11]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[6][2]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[6][2]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[6][2]_i_4_n_0\ : STD_LOGIC;
  signal \waveXAddress[6][5]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[6][5]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[6][9]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[6][9]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_11_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_12_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_13_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_14_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_15_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_19_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_20_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_21_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_22_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_23_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_24_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_27_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_28_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_29_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_30_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_31_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_32_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_33_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_34_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_35_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_36_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_37_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_38_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_39_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_40_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_41_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_42_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_43_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_44_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_45_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_46_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_5_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_6_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_7_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][11]_i_8_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][4]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][8]_i_2_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][8]_i_3_n_0\ : STD_LOGIC;
  signal \waveXAddress[7][8]_i_4_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[1][11]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[1][11]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[1][11]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[1][11]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[1][11]_i_1_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[1][4]_i_1_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[1][4]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[1][4]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[1][4]_i_1_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[1][4]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[1][4]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[1][8]_i_1_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[1][8]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[1][8]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[1][8]_i_1_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[1][8]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[1][8]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[1][8]_i_1_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[2][11]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[2][11]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[2][11]_i_1_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[2][5]_i_1_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[2][5]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[2][5]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[2][5]_i_1_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[2][5]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[2][5]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[2][9]_i_1_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[2][9]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[2][9]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[2][9]_i_1_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[2][9]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[2][9]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[2][9]_i_1_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[3][11]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[3][11]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[3][11]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[3][11]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[3][11]_i_1_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[3][4]_i_1_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[3][4]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[3][4]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[3][4]_i_1_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[3][4]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[3][4]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[3][8]_i_1_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[3][8]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[3][8]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[3][8]_i_1_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[3][8]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[3][8]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[3][8]_i_1_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[4][10]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[4][10]_i_1_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[4][10]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[4][10]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[4][10]_i_1_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[4][10]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[4][10]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[4][10]_i_1_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[4][11]_i_1_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[4][3]_i_1_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[4][3]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[4][3]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[4][3]_i_1_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[4][3]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[4][3]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[4][3]_i_1_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[4][6]_i_1_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[4][6]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[4][6]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[4][6]_i_1_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[4][6]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[4][6]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[5][11]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[5][11]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[5][11]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[5][11]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[5][11]_i_1_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[5][1]_i_1_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[5][1]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[5][1]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[5][1]_i_1_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[5][1]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[5][1]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[5][1]_i_1_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[5][4]_i_1_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[5][4]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[5][4]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[5][4]_i_1_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[5][4]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[5][4]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[5][8]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[5][8]_i_1_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[5][8]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[5][8]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[5][8]_i_1_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[5][8]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[5][8]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[5][8]_i_1_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[6][11]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[6][11]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[6][11]_i_1_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[6][2]_i_1_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[6][2]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[6][2]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[6][2]_i_1_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[6][2]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[6][2]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[6][2]_i_1_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[6][5]_i_1_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[6][5]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[6][5]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[6][5]_i_1_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[6][5]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[6][5]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[6][9]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[6][9]_i_1_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[6][9]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[6][9]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[6][9]_i_1_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[6][9]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[6][9]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[6][9]_i_1_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_10_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_10_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_10_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_10_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_10_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_10_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_10_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_16_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_16_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_16_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_16_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_16_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_16_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_16_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_16_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_17_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_17_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_17_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_17_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_17_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_17_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_17_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_17_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_18_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_18_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_18_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_18_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_18_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_18_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_18_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_18_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_25_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_25_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_25_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_25_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_25_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_26_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_26_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_26_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_26_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_26_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_26_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_26_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_26_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_2_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_2_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_2_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_2_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_2_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_4_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_4_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_4_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_4_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_4_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_4_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_4_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_4_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_9_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_9_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_9_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_9_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_9_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_9_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_9_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[7][11]_i_9_n_7\ : STD_LOGIC;
  signal \waveXAddress_reg[7][4]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[7][4]_i_1_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[7][4]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[7][4]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[7][4]_i_1_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[7][4]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[7][4]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[7][8]_i_1_n_0\ : STD_LOGIC;
  signal \waveXAddress_reg[7][8]_i_1_n_1\ : STD_LOGIC;
  signal \waveXAddress_reg[7][8]_i_1_n_2\ : STD_LOGIC;
  signal \waveXAddress_reg[7][8]_i_1_n_3\ : STD_LOGIC;
  signal \waveXAddress_reg[7][8]_i_1_n_4\ : STD_LOGIC;
  signal \waveXAddress_reg[7][8]_i_1_n_5\ : STD_LOGIC;
  signal \waveXAddress_reg[7][8]_i_1_n_6\ : STD_LOGIC;
  signal \waveXAddress_reg[7][8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_MemoryAddress0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_MemoryAddress0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_waveRefAddress_reg[1][11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveRefAddress_reg[1][11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_waveRefAddress_reg[1][11]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveRefAddress_reg[1][11]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_waveRefAddress_reg[1][4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveRefAddress_reg[2][11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_waveRefAddress_reg[2][11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveRefAddress_reg[2][11]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_waveRefAddress_reg[2][11]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveRefAddress_reg[2][5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveRefAddress_reg[3][11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveRefAddress_reg[3][11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_waveRefAddress_reg[3][11]_i_23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveRefAddress_reg[3][11]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_waveRefAddress_reg[3][11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveRefAddress_reg[3][4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveRefAddress_reg[4][11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_waveRefAddress_reg[4][11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_waveRefAddress_reg[4][11]_i_28_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_waveRefAddress_reg[4][11]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_waveRefAddress_reg[4][6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveRefAddress_reg[5][11]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveRefAddress_reg[5][11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveRefAddress_reg[5][11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_waveRefAddress_reg[5][11]_i_26_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveRefAddress_reg[5][11]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_waveRefAddress_reg[5][4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveRefAddress_reg[6][11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_waveRefAddress_reg[6][11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveRefAddress_reg[6][11]_i_41_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_waveRefAddress_reg[6][11]_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveRefAddress_reg[6][11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveRefAddress_reg[6][5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveXAddress_reg[1][11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveXAddress_reg[1][11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_waveXAddress_reg[1][4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveXAddress_reg[2][11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_waveXAddress_reg[2][11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveXAddress_reg[2][5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveXAddress_reg[3][11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveXAddress_reg[3][11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_waveXAddress_reg[3][4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveXAddress_reg[4][11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_waveXAddress_reg[4][11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_waveXAddress_reg[4][6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveXAddress_reg[5][11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveXAddress_reg[5][11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_waveXAddress_reg[5][4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveXAddress_reg[6][11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_waveXAddress_reg[6][11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveXAddress_reg[6][5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveXAddress_reg[7][11]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_waveXAddress_reg[7][11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveXAddress_reg[7][11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_waveXAddress_reg[7][11]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waveXAddress_reg[7][11]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_waveXAddress_reg[7][4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of MemoryAddress0_carry : label is 35;
  attribute ADDER_THRESHOLD of \MemoryAddress0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \MemoryAddress0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \MemoryAddress0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \MemoryAddress0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \MemoryAddress0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \MemoryAddress0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \MemoryAddress0_carry__6\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MemoryAddress[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \MemoryAddress[31]_i_4\ : label is "soft_lutpair64";
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[1][11]_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[1][11]_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[1][11]_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[1][11]_i_21\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[1][11]_i_30\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[1][11]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[1][11]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[2][11]_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[2][11]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[2][11]_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[2][11]_i_25\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[2][11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[2][11]_i_30\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[2][11]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[3][11]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[3][11]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[3][11]_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[3][11]_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[3][11]_i_23\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[3][11]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[3][11]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[3][11]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[4][11]_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[4][11]_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[4][11]_i_19\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[4][11]_i_28\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[4][11]_i_29\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[4][11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[4][11]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[5][11]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[5][11]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[5][11]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[5][11]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[5][11]_i_25\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[5][11]_i_26\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[5][11]_i_34\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[5][11]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[6][11]_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[6][11]_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[6][11]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[6][11]_i_22\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[6][11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[6][11]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[6][11]_i_41\ : label is 35;
  attribute ADDER_THRESHOLD of \waveRefAddress_reg[6][11]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[1][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[1][4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[1][8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[2][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[2][5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[2][9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[3][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[3][4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[3][8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[4][10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[4][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[4][3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[4][6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[5][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[5][1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[5][4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[5][8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[6][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[6][2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[6][5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[6][9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[7][11]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[7][11]_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[7][11]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[7][11]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[7][11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[7][11]_i_25\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[7][11]_i_26\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[7][11]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[7][11]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[7][4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \waveXAddress_reg[7][8]_i_1\ : label is 35;
begin
MemoryAddress0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => MemoryAddress0_carry_n_0,
      CO(2) => MemoryAddress0_carry_n_1,
      CO(1) => MemoryAddress0_carry_n_2,
      CO(0) => MemoryAddress0_carry_n_3,
      CYINIT => \MemoryAddress_reg_n_0_[0]\,
      DI(3) => \MemoryAddress_reg_n_0_[4]\,
      DI(2) => \MemoryAddress_reg_n_0_[3]\,
      DI(1) => \MemoryAddress_reg_n_0_[2]\,
      DI(0) => \MemoryAddress_reg_n_0_[1]\,
      O(3 downto 0) => MemoryAddress0(4 downto 1),
      S(3) => MemoryAddress0_carry_i_1_n_0,
      S(2) => MemoryAddress0_carry_i_2_n_0,
      S(1) => MemoryAddress0_carry_i_3_n_0,
      S(0) => MemoryAddress0_carry_i_4_n_0
    );
\MemoryAddress0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => MemoryAddress0_carry_n_0,
      CO(3) => \MemoryAddress0_carry__0_n_0\,
      CO(2) => \MemoryAddress0_carry__0_n_1\,
      CO(1) => \MemoryAddress0_carry__0_n_2\,
      CO(0) => \MemoryAddress0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[8]\,
      DI(2) => \MemoryAddress_reg_n_0_[7]\,
      DI(1) => \MemoryAddress_reg_n_0_[6]\,
      DI(0) => \MemoryAddress_reg_n_0_[5]\,
      O(3 downto 0) => MemoryAddress0(8 downto 5),
      S(3) => \MemoryAddress0_carry__0_i_1_n_0\,
      S(2) => \MemoryAddress0_carry__0_i_2_n_0\,
      S(1) => \MemoryAddress0_carry__0_i_3_n_0\,
      S(0) => \MemoryAddress0_carry__0_i_4_n_0\
    );
\MemoryAddress0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[8]\,
      O => \MemoryAddress0_carry__0_i_1_n_0\
    );
\MemoryAddress0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[7]\,
      O => \MemoryAddress0_carry__0_i_2_n_0\
    );
\MemoryAddress0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[6]\,
      O => \MemoryAddress0_carry__0_i_3_n_0\
    );
\MemoryAddress0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \MemoryAddress0_carry__0_i_4_n_0\
    );
\MemoryAddress0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \MemoryAddress0_carry__0_n_0\,
      CO(3) => \MemoryAddress0_carry__1_n_0\,
      CO(2) => \MemoryAddress0_carry__1_n_1\,
      CO(1) => \MemoryAddress0_carry__1_n_2\,
      CO(0) => \MemoryAddress0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[12]\,
      DI(2) => \MemoryAddress_reg_n_0_[11]\,
      DI(1) => \MemoryAddress_reg_n_0_[10]\,
      DI(0) => \MemoryAddress_reg_n_0_[9]\,
      O(3 downto 0) => MemoryAddress0(12 downto 9),
      S(3) => \MemoryAddress0_carry__1_i_1_n_0\,
      S(2) => \MemoryAddress0_carry__1_i_2_n_0\,
      S(1) => \MemoryAddress0_carry__1_i_3_n_0\,
      S(0) => \MemoryAddress0_carry__1_i_4_n_0\
    );
\MemoryAddress0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[12]\,
      O => \MemoryAddress0_carry__1_i_1_n_0\
    );
\MemoryAddress0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[11]\,
      O => \MemoryAddress0_carry__1_i_2_n_0\
    );
\MemoryAddress0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[10]\,
      O => \MemoryAddress0_carry__1_i_3_n_0\
    );
\MemoryAddress0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[9]\,
      O => \MemoryAddress0_carry__1_i_4_n_0\
    );
\MemoryAddress0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \MemoryAddress0_carry__1_n_0\,
      CO(3) => \MemoryAddress0_carry__2_n_0\,
      CO(2) => \MemoryAddress0_carry__2_n_1\,
      CO(1) => \MemoryAddress0_carry__2_n_2\,
      CO(0) => \MemoryAddress0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[16]\,
      DI(2) => \MemoryAddress_reg_n_0_[15]\,
      DI(1) => \MemoryAddress_reg_n_0_[14]\,
      DI(0) => \MemoryAddress_reg_n_0_[13]\,
      O(3 downto 0) => MemoryAddress0(16 downto 13),
      S(3) => \MemoryAddress0_carry__2_i_1_n_0\,
      S(2) => \MemoryAddress0_carry__2_i_2_n_0\,
      S(1) => \MemoryAddress0_carry__2_i_3_n_0\,
      S(0) => \MemoryAddress0_carry__2_i_4_n_0\
    );
\MemoryAddress0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[16]\,
      O => \MemoryAddress0_carry__2_i_1_n_0\
    );
\MemoryAddress0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[15]\,
      O => \MemoryAddress0_carry__2_i_2_n_0\
    );
\MemoryAddress0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[14]\,
      O => \MemoryAddress0_carry__2_i_3_n_0\
    );
\MemoryAddress0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[13]\,
      O => \MemoryAddress0_carry__2_i_4_n_0\
    );
\MemoryAddress0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \MemoryAddress0_carry__2_n_0\,
      CO(3) => \MemoryAddress0_carry__3_n_0\,
      CO(2) => \MemoryAddress0_carry__3_n_1\,
      CO(1) => \MemoryAddress0_carry__3_n_2\,
      CO(0) => \MemoryAddress0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[20]\,
      DI(2) => \MemoryAddress_reg_n_0_[19]\,
      DI(1) => \MemoryAddress_reg_n_0_[18]\,
      DI(0) => \MemoryAddress_reg_n_0_[17]\,
      O(3 downto 0) => MemoryAddress0(20 downto 17),
      S(3) => \MemoryAddress0_carry__3_i_1_n_0\,
      S(2) => \MemoryAddress0_carry__3_i_2_n_0\,
      S(1) => \MemoryAddress0_carry__3_i_3_n_0\,
      S(0) => \MemoryAddress0_carry__3_i_4_n_0\
    );
\MemoryAddress0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[20]\,
      O => \MemoryAddress0_carry__3_i_1_n_0\
    );
\MemoryAddress0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[19]\,
      O => \MemoryAddress0_carry__3_i_2_n_0\
    );
\MemoryAddress0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[18]\,
      O => \MemoryAddress0_carry__3_i_3_n_0\
    );
\MemoryAddress0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[17]\,
      O => \MemoryAddress0_carry__3_i_4_n_0\
    );
\MemoryAddress0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \MemoryAddress0_carry__3_n_0\,
      CO(3) => \MemoryAddress0_carry__4_n_0\,
      CO(2) => \MemoryAddress0_carry__4_n_1\,
      CO(1) => \MemoryAddress0_carry__4_n_2\,
      CO(0) => \MemoryAddress0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[24]\,
      DI(2) => \MemoryAddress_reg_n_0_[23]\,
      DI(1) => \MemoryAddress_reg_n_0_[22]\,
      DI(0) => \MemoryAddress_reg_n_0_[21]\,
      O(3 downto 0) => MemoryAddress0(24 downto 21),
      S(3) => \MemoryAddress0_carry__4_i_1_n_0\,
      S(2) => \MemoryAddress0_carry__4_i_2_n_0\,
      S(1) => \MemoryAddress0_carry__4_i_3_n_0\,
      S(0) => \MemoryAddress0_carry__4_i_4_n_0\
    );
\MemoryAddress0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[24]\,
      O => \MemoryAddress0_carry__4_i_1_n_0\
    );
\MemoryAddress0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[23]\,
      O => \MemoryAddress0_carry__4_i_2_n_0\
    );
\MemoryAddress0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[22]\,
      O => \MemoryAddress0_carry__4_i_3_n_0\
    );
\MemoryAddress0_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[21]\,
      O => \MemoryAddress0_carry__4_i_4_n_0\
    );
\MemoryAddress0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \MemoryAddress0_carry__4_n_0\,
      CO(3) => \MemoryAddress0_carry__5_n_0\,
      CO(2) => \MemoryAddress0_carry__5_n_1\,
      CO(1) => \MemoryAddress0_carry__5_n_2\,
      CO(0) => \MemoryAddress0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[28]\,
      DI(2) => \MemoryAddress_reg_n_0_[27]\,
      DI(1) => \MemoryAddress_reg_n_0_[26]\,
      DI(0) => \MemoryAddress_reg_n_0_[25]\,
      O(3 downto 0) => MemoryAddress0(28 downto 25),
      S(3) => \MemoryAddress0_carry__5_i_1_n_0\,
      S(2) => \MemoryAddress0_carry__5_i_2_n_0\,
      S(1) => \MemoryAddress0_carry__5_i_3_n_0\,
      S(0) => \MemoryAddress0_carry__5_i_4_n_0\
    );
\MemoryAddress0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[28]\,
      O => \MemoryAddress0_carry__5_i_1_n_0\
    );
\MemoryAddress0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[27]\,
      O => \MemoryAddress0_carry__5_i_2_n_0\
    );
\MemoryAddress0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[26]\,
      O => \MemoryAddress0_carry__5_i_3_n_0\
    );
\MemoryAddress0_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[25]\,
      O => \MemoryAddress0_carry__5_i_4_n_0\
    );
\MemoryAddress0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \MemoryAddress0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_MemoryAddress0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \MemoryAddress0_carry__6_n_2\,
      CO(0) => \MemoryAddress0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \MemoryAddress_reg_n_0_[30]\,
      DI(0) => \MemoryAddress_reg_n_0_[29]\,
      O(3) => \NLW_MemoryAddress0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => MemoryAddress0(31 downto 29),
      S(3) => '0',
      S(2) => \MemoryAddress0_carry__6_i_1_n_0\,
      S(1) => \MemoryAddress0_carry__6_i_2_n_0\,
      S(0) => \MemoryAddress0_carry__6_i_3_n_0\
    );
\MemoryAddress0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[31]\,
      O => \MemoryAddress0_carry__6_i_1_n_0\
    );
\MemoryAddress0_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[30]\,
      O => \MemoryAddress0_carry__6_i_2_n_0\
    );
\MemoryAddress0_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[29]\,
      O => \MemoryAddress0_carry__6_i_3_n_0\
    );
MemoryAddress0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[4]\,
      O => MemoryAddress0_carry_i_1_n_0
    );
MemoryAddress0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[3]\,
      O => MemoryAddress0_carry_i_2_n_0
    );
MemoryAddress0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[2]\,
      O => MemoryAddress0_carry_i_3_n_0
    );
MemoryAddress0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[1]\,
      O => MemoryAddress0_carry_i_4_n_0
    );
\MemoryAddress[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[0]\,
      O => MemoryAddress0(0)
    );
\MemoryAddress[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[10]\,
      I1 => \MemoryAddress_reg_n_0_[9]\,
      I2 => \MemoryAddress_reg_n_0_[6]\,
      I3 => \MemoryAddress_reg_n_0_[7]\,
      I4 => \MemoryAddress[31]_i_2_n_0\,
      I5 => \MemoryAddress[31]_i_3_n_0\,
      O => p_0_in
    );
\MemoryAddress[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[2]\,
      I1 => \MemoryAddress_reg_n_0_[8]\,
      I2 => \MemoryAddress_reg_n_0_[11]\,
      I3 => \MemoryAddress_reg_n_0_[3]\,
      I4 => \MemoryAddress[31]_i_4_n_0\,
      I5 => \MemoryAddress[31]_i_5_n_0\,
      O => \MemoryAddress[31]_i_2_n_0\
    );
\MemoryAddress[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \MemoryAddress[31]_i_6_n_0\,
      I1 => \MemoryAddress[31]_i_7_n_0\,
      I2 => \MemoryAddress_reg_n_0_[14]\,
      I3 => \MemoryAddress_reg_n_0_[19]\,
      I4 => \MemoryAddress_reg_n_0_[31]\,
      I5 => \MemoryAddress_reg_n_0_[13]\,
      O => \MemoryAddress[31]_i_3_n_0\
    );
\MemoryAddress[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[0]\,
      I1 => \MemoryAddress_reg_n_0_[1]\,
      O => \MemoryAddress[31]_i_4_n_0\
    );
\MemoryAddress[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      I1 => \MemoryAddress_reg_n_0_[4]\,
      O => \MemoryAddress[31]_i_5_n_0\
    );
\MemoryAddress[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveXAddress[0][11]_i_4_n_0\,
      I1 => \MemoryAddress[31]_i_8_n_0\,
      I2 => \MemoryAddress_reg_n_0_[15]\,
      I3 => \MemoryAddress_reg_n_0_[23]\,
      I4 => \MemoryAddress_reg_n_0_[16]\,
      I5 => \MemoryAddress_reg_n_0_[25]\,
      O => \MemoryAddress[31]_i_6_n_0\
    );
\MemoryAddress[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[17]\,
      I1 => \MemoryAddress_reg_n_0_[28]\,
      I2 => \MemoryAddress_reg_n_0_[18]\,
      I3 => \MemoryAddress_reg_n_0_[24]\,
      O => \MemoryAddress[31]_i_7_n_0\
    );
\MemoryAddress[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[12]\,
      I1 => \MemoryAddress_reg_n_0_[26]\,
      I2 => \MemoryAddress_reg_n_0_[20]\,
      I3 => \MemoryAddress_reg_n_0_[27]\,
      O => \MemoryAddress[31]_i_8_n_0\
    );
\MemoryAddress_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(0),
      Q => \MemoryAddress_reg_n_0_[0]\,
      R => p_0_in
    );
\MemoryAddress_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(10),
      Q => \MemoryAddress_reg_n_0_[10]\,
      S => p_0_in
    );
\MemoryAddress_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(11),
      Q => \MemoryAddress_reg_n_0_[11]\,
      R => p_0_in
    );
\MemoryAddress_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(12),
      Q => \MemoryAddress_reg_n_0_[12]\,
      R => p_0_in
    );
\MemoryAddress_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(13),
      Q => \MemoryAddress_reg_n_0_[13]\,
      R => p_0_in
    );
\MemoryAddress_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(14),
      Q => \MemoryAddress_reg_n_0_[14]\,
      R => p_0_in
    );
\MemoryAddress_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(15),
      Q => \MemoryAddress_reg_n_0_[15]\,
      S => p_0_in
    );
\MemoryAddress_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(16),
      Q => \MemoryAddress_reg_n_0_[16]\,
      R => p_0_in
    );
\MemoryAddress_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(17),
      Q => \MemoryAddress_reg_n_0_[17]\,
      S => p_0_in
    );
\MemoryAddress_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(18),
      Q => \MemoryAddress_reg_n_0_[18]\,
      S => p_0_in
    );
\MemoryAddress_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(19),
      Q => \MemoryAddress_reg_n_0_[19]\,
      S => p_0_in
    );
\MemoryAddress_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(1),
      Q => \MemoryAddress_reg_n_0_[1]\,
      R => p_0_in
    );
\MemoryAddress_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(20),
      Q => \MemoryAddress_reg_n_0_[20]\,
      S => p_0_in
    );
\MemoryAddress_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(21),
      Q => \MemoryAddress_reg_n_0_[21]\,
      R => p_0_in
    );
\MemoryAddress_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(22),
      Q => \MemoryAddress_reg_n_0_[22]\,
      R => p_0_in
    );
\MemoryAddress_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(23),
      Q => \MemoryAddress_reg_n_0_[23]\,
      R => p_0_in
    );
\MemoryAddress_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(24),
      Q => \MemoryAddress_reg_n_0_[24]\,
      R => p_0_in
    );
\MemoryAddress_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(25),
      Q => \MemoryAddress_reg_n_0_[25]\,
      R => p_0_in
    );
\MemoryAddress_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(26),
      Q => \MemoryAddress_reg_n_0_[26]\,
      R => p_0_in
    );
\MemoryAddress_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(27),
      Q => \MemoryAddress_reg_n_0_[27]\,
      R => p_0_in
    );
\MemoryAddress_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(28),
      Q => \MemoryAddress_reg_n_0_[28]\,
      R => p_0_in
    );
\MemoryAddress_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(29),
      Q => \MemoryAddress_reg_n_0_[29]\,
      R => p_0_in
    );
\MemoryAddress_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(2),
      Q => \MemoryAddress_reg_n_0_[2]\,
      R => p_0_in
    );
\MemoryAddress_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(30),
      Q => \MemoryAddress_reg_n_0_[30]\,
      R => p_0_in
    );
\MemoryAddress_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(31),
      Q => \MemoryAddress_reg_n_0_[31]\,
      R => p_0_in
    );
\MemoryAddress_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(3),
      Q => \MemoryAddress_reg_n_0_[3]\,
      R => p_0_in
    );
\MemoryAddress_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(4),
      Q => \MemoryAddress_reg_n_0_[4]\,
      R => p_0_in
    );
\MemoryAddress_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(5),
      Q => \MemoryAddress_reg_n_0_[5]\,
      R => p_0_in
    );
\MemoryAddress_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(6),
      Q => \MemoryAddress_reg_n_0_[6]\,
      R => p_0_in
    );
\MemoryAddress_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(7),
      Q => \MemoryAddress_reg_n_0_[7]\,
      S => p_0_in
    );
\MemoryAddress_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(8),
      Q => \MemoryAddress_reg_n_0_[8]\,
      R => p_0_in
    );
\MemoryAddress_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => MemoryAddress0(9),
      Q => \MemoryAddress_reg_n_0_[9]\,
      R => p_0_in
    );
\waveRefAddress[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFD00"
    )
        port map (
      I0 => \waveRefAddress[1][11]_i_3_n_0\,
      I1 => \waveRefAddress_reg[1][11]_i_4_n_7\,
      I2 => \waveRefAddress_reg[1][11]_i_4_n_6\,
      I3 => \waveRefAddress_reg[1][11]_i_4_n_5\,
      I4 => \waveRefAddress[1][11]_i_5_n_0\,
      I5 => \waveRefAddress[1][11]_i_6_n_0\,
      O => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveRefAddress[1][11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \waveXAddress_reg[5][1]_i_1_n_5\,
      I1 => \waveXAddress_reg[5][1]_i_1_n_4\,
      I2 => \waveRefAddress_reg[1][11]_i_9_n_7\,
      O => \waveRefAddress[1][11]_i_10_n_0\
    );
\waveRefAddress[1][11]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[12]\,
      O => \waveRefAddress[1][11]_i_11_n_0\
    );
\waveRefAddress[1][11]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[10]\,
      O => \waveRefAddress[1][11]_i_12_n_0\
    );
\waveRefAddress[1][11]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[9]\,
      O => \waveRefAddress[1][11]_i_13_n_0\
    );
\waveRefAddress[1][11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[1][11]_i_15_n_6\,
      I1 => \waveRefAddress_reg[1][11]_i_20_n_7\,
      I2 => \waveRefAddress_reg[1][11]_i_4_n_4\,
      I3 => \waveRefAddress_reg[1][11]_i_21_n_7\,
      O => \waveRefAddress[1][11]_i_14_n_0\
    );
\waveRefAddress[1][11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[1][11]_i_30_n_4\,
      I1 => \waveRefAddress_reg[1][11]_i_20_n_4\,
      I2 => \waveRefAddress_reg[1][11]_i_21_n_6\,
      I3 => \waveRefAddress_reg[1][11]_i_30_n_5\,
      I4 => \waveRefAddress[1][11]_i_31_n_0\,
      I5 => \waveRefAddress[1][11]_i_32_n_0\,
      O => \waveRefAddress[1][11]_i_17_n_0\
    );
\waveRefAddress[1][11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[1][11]_i_9_n_7\,
      I1 => \waveXAddress_reg[5][1]_i_1_n_4\,
      I2 => \waveXAddress_reg[5][1]_i_1_n_5\,
      I3 => \waveRefAddress_reg[1][11]_i_4_n_5\,
      I4 => \waveRefAddress_reg[1][11]_i_9_n_5\,
      I5 => \waveXAddress_reg[5][1]_i_1_n_6\,
      O => \waveRefAddress[1][11]_i_18_n_0\
    );
\waveRefAddress[1][11]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveRefAddress[1][11]_i_19_n_0\
    );
\waveRefAddress[1][11]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[16]\,
      O => \waveRefAddress[1][11]_i_22_n_0\
    );
\waveRefAddress[1][11]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[15]\,
      O => \waveRefAddress[1][11]_i_23_n_0\
    );
\waveRefAddress[1][11]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[14]\,
      O => \waveRefAddress[1][11]_i_24_n_0\
    );
\waveRefAddress[1][11]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[13]\,
      O => \waveRefAddress[1][11]_i_25_n_0\
    );
\waveRefAddress[1][11]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[24]\,
      O => \waveRefAddress[1][11]_i_26_n_0\
    );
\waveRefAddress[1][11]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[23]\,
      O => \waveRefAddress[1][11]_i_27_n_0\
    );
\waveRefAddress[1][11]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[22]\,
      O => \waveRefAddress[1][11]_i_28_n_0\
    );
\waveRefAddress[1][11]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[21]\,
      O => \waveRefAddress[1][11]_i_29_n_0\
    );
\waveRefAddress[1][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7FFFFF7FFF"
    )
        port map (
      I0 => \waveRefAddress_reg[1][11]_i_9_n_5\,
      I1 => \waveRefAddress_reg[1][11]_i_9_n_6\,
      I2 => \waveRefAddress_reg[1][11]_i_9_n_4\,
      I3 => \waveXAddress_reg[5][1]_i_1_n_6\,
      I4 => \MemoryAddress[31]_i_4_n_0\,
      I5 => \waveRefAddress[1][11]_i_10_n_0\,
      O => \waveRefAddress[1][11]_i_3_n_0\
    );
\waveRefAddress[1][11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[1][11]_i_16_n_6\,
      I1 => \waveRefAddress_reg[1][11]_i_30_n_7\,
      I2 => \waveRefAddress_reg[1][11]_i_20_n_6\,
      I3 => \waveRefAddress_reg[1][11]_i_30_n_6\,
      O => \waveRefAddress[1][11]_i_31_n_0\
    );
\waveRefAddress[1][11]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[1][11]_i_16_n_7\,
      I1 => \waveRefAddress_reg[1][11]_i_16_n_5\,
      I2 => \waveRefAddress_reg[1][11]_i_20_n_5\,
      I3 => \waveRefAddress_reg[1][11]_i_21_n_5\,
      O => \waveRefAddress[1][11]_i_32_n_0\
    );
\waveRefAddress[1][11]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[20]\,
      O => \waveRefAddress[1][11]_i_33_n_0\
    );
\waveRefAddress[1][11]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[19]\,
      O => \waveRefAddress[1][11]_i_34_n_0\
    );
\waveRefAddress[1][11]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[18]\,
      O => \waveRefAddress[1][11]_i_35_n_0\
    );
\waveRefAddress[1][11]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[17]\,
      O => \waveRefAddress[1][11]_i_36_n_0\
    );
\waveRefAddress[1][11]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[31]\,
      O => \waveRefAddress[1][11]_i_37_n_0\
    );
\waveRefAddress[1][11]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[30]\,
      O => \waveRefAddress[1][11]_i_38_n_0\
    );
\waveRefAddress[1][11]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[29]\,
      O => \waveRefAddress[1][11]_i_39_n_0\
    );
\waveRefAddress[1][11]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[28]\,
      O => \waveRefAddress[1][11]_i_40_n_0\
    );
\waveRefAddress[1][11]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[27]\,
      O => \waveRefAddress[1][11]_i_41_n_0\
    );
\waveRefAddress[1][11]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[26]\,
      O => \waveRefAddress[1][11]_i_42_n_0\
    );
\waveRefAddress[1][11]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[25]\,
      O => \waveRefAddress[1][11]_i_43_n_0\
    );
\waveRefAddress[1][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefAddress[1][11]_i_14_n_0\,
      I1 => \waveRefAddress_reg[1][11]_i_15_n_7\,
      I2 => \waveRefAddress_reg[1][11]_i_15_n_5\,
      I3 => \waveRefAddress_reg[1][11]_i_15_n_4\,
      I4 => \waveRefAddress_reg[1][11]_i_16_n_4\,
      I5 => \waveRefAddress[1][11]_i_17_n_0\,
      O => \waveRefAddress[1][11]_i_5_n_0\
    );
\waveRefAddress[1][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \waveRefAddress_reg[1][11]_i_4_n_7\,
      I1 => \waveRefAddress_reg[1][11]_i_4_n_6\,
      I2 => \waveRefAddress_reg[1][11]_i_9_n_6\,
      I3 => \waveRefAddress_reg[1][11]_i_9_n_4\,
      I4 => \MemoryAddress[31]_i_4_n_0\,
      I5 => \waveRefAddress[1][11]_i_18_n_0\,
      O => \waveRefAddress[1][11]_i_6_n_0\
    );
\waveRefAddress[1][11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[10]\,
      O => \waveRefAddress[1][11]_i_7_n_0\
    );
\waveRefAddress[1][11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[9]\,
      O => \waveRefAddress[1][11]_i_8_n_0\
    );
\waveRefAddress[1][4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[4]\,
      O => \waveRefAddress[1][4]_i_2_n_0\
    );
\waveRefAddress[1][4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[3]\,
      O => \waveRefAddress[1][4]_i_3_n_0\
    );
\waveRefAddress[1][4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[2]\,
      O => \waveRefAddress[1][4]_i_4_n_0\
    );
\waveRefAddress[1][8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveRefAddress[1][8]_i_2_n_0\
    );
\waveRefAddress[2][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE00"
    )
        port map (
      I0 => \waveRefAddress_reg[2][11]_i_3_n_4\,
      I1 => \waveRefAddress_reg[2][11]_i_4_n_7\,
      I2 => \waveRefAddress[2][11]_i_5_n_0\,
      I3 => \waveRefAddress_reg[2][11]_i_4_n_6\,
      I4 => \waveRefAddress[2][11]_i_6_n_0\,
      I5 => \waveRefAddress[2][11]_i_7_n_0\,
      O => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveRefAddress[2][11]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[6]\,
      O => \waveRefAddress[2][11]_i_10_n_0\
    );
\waveRefAddress[2][11]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[13]\,
      O => \waveRefAddress[2][11]_i_11_n_0\
    );
\waveRefAddress[2][11]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[11]\,
      O => \waveRefAddress[2][11]_i_12_n_0\
    );
\waveRefAddress[2][11]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[10]\,
      O => \waveRefAddress[2][11]_i_13_n_0\
    );
\waveRefAddress[2][11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \waveXAddress_reg[6][2]_i_1_n_6\,
      I1 => \waveXAddress_reg[6][2]_i_1_n_5\,
      I2 => \waveXAddress_reg[6][2]_i_1_n_4\,
      O => \waveRefAddress[2][11]_i_14_n_0\
    );
\waveRefAddress[2][11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[2][11]_i_16_n_7\,
      I1 => \waveRefAddress_reg[2][11]_i_16_n_4\,
      I2 => \waveRefAddress_reg[2][11]_i_4_n_5\,
      I3 => \waveRefAddress_reg[2][11]_i_20_n_4\,
      O => \waveRefAddress[2][11]_i_15_n_0\
    );
\waveRefAddress[2][11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[2][11]_i_20_n_5\,
      I1 => \waveRefAddress_reg[2][11]_i_25_n_5\,
      I2 => \waveRefAddress_reg[2][11]_i_30_n_7\,
      I3 => \waveRefAddress_reg[2][11]_i_20_n_6\,
      I4 => \waveRefAddress[2][11]_i_31_n_0\,
      I5 => \waveRefAddress[2][11]_i_32_n_0\,
      O => \waveRefAddress[2][11]_i_18_n_0\
    );
\waveRefAddress[2][11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveXAddress_reg[6][2]_i_1_n_4\,
      I1 => \waveXAddress_reg[6][2]_i_1_n_5\,
      I2 => \waveXAddress_reg[6][2]_i_1_n_6\,
      I3 => \waveRefAddress_reg[2][11]_i_4_n_6\,
      I4 => \waveRefAddress_reg[2][11]_i_3_n_6\,
      I5 => \MemoryAddress_reg_n_0_[2]\,
      O => \waveRefAddress[2][11]_i_19_n_0\
    );
\waveRefAddress[2][11]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[17]\,
      O => \waveRefAddress[2][11]_i_21_n_0\
    );
\waveRefAddress[2][11]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[16]\,
      O => \waveRefAddress[2][11]_i_22_n_0\
    );
\waveRefAddress[2][11]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[15]\,
      O => \waveRefAddress[2][11]_i_23_n_0\
    );
\waveRefAddress[2][11]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[14]\,
      O => \waveRefAddress[2][11]_i_24_n_0\
    );
\waveRefAddress[2][11]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[25]\,
      O => \waveRefAddress[2][11]_i_26_n_0\
    );
\waveRefAddress[2][11]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[24]\,
      O => \waveRefAddress[2][11]_i_27_n_0\
    );
\waveRefAddress[2][11]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[23]\,
      O => \waveRefAddress[2][11]_i_28_n_0\
    );
\waveRefAddress[2][11]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[22]\,
      O => \waveRefAddress[2][11]_i_29_n_0\
    );
\waveRefAddress[2][11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[2][11]_i_17_n_7\,
      I1 => \waveRefAddress_reg[2][11]_i_17_n_4\,
      I2 => \waveRefAddress_reg[2][11]_i_25_n_7\,
      I3 => \waveRefAddress_reg[2][11]_i_20_n_7\,
      O => \waveRefAddress[2][11]_i_31_n_0\
    );
\waveRefAddress[2][11]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[2][11]_i_25_n_4\,
      I1 => \waveRefAddress_reg[2][11]_i_17_n_6\,
      I2 => \waveRefAddress_reg[2][11]_i_25_n_6\,
      I3 => \waveRefAddress_reg[2][11]_i_30_n_6\,
      O => \waveRefAddress[2][11]_i_32_n_0\
    );
\waveRefAddress[2][11]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[29]\,
      O => \waveRefAddress[2][11]_i_33_n_0\
    );
\waveRefAddress[2][11]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[28]\,
      O => \waveRefAddress[2][11]_i_34_n_0\
    );
\waveRefAddress[2][11]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[27]\,
      O => \waveRefAddress[2][11]_i_35_n_0\
    );
\waveRefAddress[2][11]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[26]\,
      O => \waveRefAddress[2][11]_i_36_n_0\
    );
\waveRefAddress[2][11]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[21]\,
      O => \waveRefAddress[2][11]_i_37_n_0\
    );
\waveRefAddress[2][11]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[20]\,
      O => \waveRefAddress[2][11]_i_38_n_0\
    );
\waveRefAddress[2][11]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[19]\,
      O => \waveRefAddress[2][11]_i_39_n_0\
    );
\waveRefAddress[2][11]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[18]\,
      O => \waveRefAddress[2][11]_i_40_n_0\
    );
\waveRefAddress[2][11]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[31]\,
      O => \waveRefAddress[2][11]_i_41_n_0\
    );
\waveRefAddress[2][11]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[30]\,
      O => \waveRefAddress[2][11]_i_42_n_0\
    );
\waveRefAddress[2][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200000000000000"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[2]\,
      I1 => \MemoryAddress[31]_i_4_n_0\,
      I2 => \waveRefAddress[2][11]_i_14_n_0\,
      I3 => \waveRefAddress_reg[2][11]_i_3_n_6\,
      I4 => \waveRefAddress_reg[2][11]_i_3_n_7\,
      I5 => \waveRefAddress_reg[2][11]_i_3_n_5\,
      O => \waveRefAddress[2][11]_i_5_n_0\
    );
\waveRefAddress[2][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefAddress[2][11]_i_15_n_0\,
      I1 => \waveRefAddress_reg[2][11]_i_4_n_4\,
      I2 => \waveRefAddress_reg[2][11]_i_16_n_6\,
      I3 => \waveRefAddress_reg[2][11]_i_16_n_5\,
      I4 => \waveRefAddress_reg[2][11]_i_17_n_5\,
      I5 => \waveRefAddress[2][11]_i_18_n_0\,
      O => \waveRefAddress[2][11]_i_6_n_0\
    );
\waveRefAddress[2][11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \waveRefAddress_reg[2][11]_i_3_n_7\,
      I1 => \waveRefAddress_reg[2][11]_i_3_n_5\,
      I2 => \MemoryAddress[31]_i_4_n_0\,
      I3 => \waveRefAddress_reg[2][11]_i_4_n_7\,
      I4 => \waveRefAddress_reg[2][11]_i_3_n_4\,
      I5 => \waveRefAddress[2][11]_i_19_n_0\,
      O => \waveRefAddress[2][11]_i_7_n_0\
    );
\waveRefAddress[2][11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[11]\,
      O => \waveRefAddress[2][11]_i_8_n_0\
    );
\waveRefAddress[2][11]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[10]\,
      O => \waveRefAddress[2][11]_i_9_n_0\
    );
\waveRefAddress[2][5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveRefAddress[2][5]_i_2_n_0\
    );
\waveRefAddress[2][5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[4]\,
      O => \waveRefAddress[2][5]_i_3_n_0\
    );
\waveRefAddress[2][5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[3]\,
      O => \waveRefAddress[2][5]_i_4_n_0\
    );
\waveRefAddress[2][9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[6]\,
      O => \waveRefAddress[2][9]_i_2_n_0\
    );
\waveRefAddress[3][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFD00"
    )
        port map (
      I0 => \waveRefAddress[3][11]_i_3_n_0\,
      I1 => \waveRefAddress_reg[3][11]_i_4_n_7\,
      I2 => \waveRefAddress_reg[3][11]_i_4_n_6\,
      I3 => \waveRefAddress_reg[3][11]_i_4_n_5\,
      I4 => \waveRefAddress[3][11]_i_5_n_0\,
      I5 => \waveRefAddress[3][11]_i_6_n_0\,
      O => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveRefAddress[3][11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \waveRefAddress_reg[3][11]_i_9_n_5\,
      I1 => \waveRefAddress_reg[3][11]_i_9_n_4\,
      I2 => \waveRefAddress_reg[3][11]_i_8_n_7\,
      O => \waveRefAddress[3][11]_i_10_n_0\
    );
\waveRefAddress[3][11]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[9]\,
      O => \waveRefAddress[3][11]_i_11_n_0\
    );
\waveRefAddress[3][11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[3][11]_i_23_n_6\,
      I1 => \waveRefAddress_reg[3][11]_i_23_n_5\,
      I2 => \waveRefAddress_reg[3][11]_i_4_n_4\,
      I3 => \waveRefAddress_reg[3][11]_i_16_n_7\,
      O => \waveRefAddress[3][11]_i_12_n_0\
    );
\waveRefAddress[3][11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[3][11]_i_16_n_4\,
      I1 => \waveRefAddress_reg[3][11]_i_15_n_6\,
      I2 => \waveRefAddress_reg[3][11]_i_23_n_7\,
      I3 => \waveRefAddress_reg[3][11]_i_14_n_7\,
      I4 => \waveRefAddress[3][11]_i_40_n_0\,
      I5 => \waveRefAddress[3][11]_i_41_n_0\,
      O => \waveRefAddress[3][11]_i_17_n_0\
    );
\waveRefAddress[3][11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[3][11]_i_8_n_7\,
      I1 => \waveRefAddress_reg[3][11]_i_9_n_4\,
      I2 => \waveRefAddress_reg[3][11]_i_9_n_5\,
      I3 => \waveRefAddress_reg[3][11]_i_4_n_5\,
      I4 => \waveRefAddress_reg[3][11]_i_8_n_5\,
      I5 => \waveRefAddress_reg[3][11]_i_9_n_6\,
      O => \waveRefAddress[3][11]_i_18_n_0\
    );
\waveRefAddress[3][11]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[7]\,
      O => \waveRefAddress[3][11]_i_19_n_0\
    );
\waveRefAddress[3][11]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveRefAddress[3][11]_i_20_n_0\
    );
\waveRefAddress[3][11]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[4]\,
      O => \waveRefAddress[3][11]_i_21_n_0\
    );
\waveRefAddress[3][11]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[2]\,
      O => \waveRefAddress[3][11]_i_22_n_0\
    );
\waveRefAddress[3][11]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[16]\,
      O => \waveRefAddress[3][11]_i_24_n_0\
    );
\waveRefAddress[3][11]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[15]\,
      O => \waveRefAddress[3][11]_i_25_n_0\
    );
\waveRefAddress[3][11]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[14]\,
      O => \waveRefAddress[3][11]_i_26_n_0\
    );
\waveRefAddress[3][11]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[13]\,
      O => \waveRefAddress[3][11]_i_27_n_0\
    );
\waveRefAddress[3][11]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[20]\,
      O => \waveRefAddress[3][11]_i_28_n_0\
    );
\waveRefAddress[3][11]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[19]\,
      O => \waveRefAddress[3][11]_i_29_n_0\
    );
\waveRefAddress[3][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7FFFFF7FFF"
    )
        port map (
      I0 => \waveRefAddress_reg[3][11]_i_8_n_5\,
      I1 => \waveRefAddress_reg[3][11]_i_8_n_6\,
      I2 => \waveRefAddress_reg[3][11]_i_8_n_4\,
      I3 => \waveRefAddress_reg[3][11]_i_9_n_6\,
      I4 => \MemoryAddress[31]_i_4_n_0\,
      I5 => \waveRefAddress[3][11]_i_10_n_0\,
      O => \waveRefAddress[3][11]_i_3_n_0\
    );
\waveRefAddress[3][11]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[18]\,
      O => \waveRefAddress[3][11]_i_30_n_0\
    );
\waveRefAddress[3][11]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[17]\,
      O => \waveRefAddress[3][11]_i_31_n_0\
    );
\waveRefAddress[3][11]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[24]\,
      O => \waveRefAddress[3][11]_i_32_n_0\
    );
\waveRefAddress[3][11]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[23]\,
      O => \waveRefAddress[3][11]_i_33_n_0\
    );
\waveRefAddress[3][11]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[22]\,
      O => \waveRefAddress[3][11]_i_34_n_0\
    );
\waveRefAddress[3][11]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[21]\,
      O => \waveRefAddress[3][11]_i_35_n_0\
    );
\waveRefAddress[3][11]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[28]\,
      O => \waveRefAddress[3][11]_i_36_n_0\
    );
\waveRefAddress[3][11]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[27]\,
      O => \waveRefAddress[3][11]_i_37_n_0\
    );
\waveRefAddress[3][11]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[26]\,
      O => \waveRefAddress[3][11]_i_38_n_0\
    );
\waveRefAddress[3][11]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[25]\,
      O => \waveRefAddress[3][11]_i_39_n_0\
    );
\waveRefAddress[3][11]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[3][11]_i_13_n_5\,
      I1 => \waveRefAddress_reg[3][11]_i_16_n_5\,
      I2 => \waveRefAddress_reg[3][11]_i_13_n_6\,
      I3 => \waveRefAddress_reg[3][11]_i_15_n_4\,
      O => \waveRefAddress[3][11]_i_40_n_0\
    );
\waveRefAddress[3][11]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[3][11]_i_14_n_6\,
      I1 => \waveRefAddress_reg[3][11]_i_14_n_5\,
      I2 => \waveRefAddress_reg[3][11]_i_13_n_4\,
      I3 => \waveRefAddress_reg[3][11]_i_15_n_5\,
      O => \waveRefAddress[3][11]_i_41_n_0\
    );
\waveRefAddress[3][11]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[31]\,
      O => \waveRefAddress[3][11]_i_42_n_0\
    );
\waveRefAddress[3][11]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[30]\,
      O => \waveRefAddress[3][11]_i_43_n_0\
    );
\waveRefAddress[3][11]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[29]\,
      O => \waveRefAddress[3][11]_i_44_n_0\
    );
\waveRefAddress[3][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefAddress[3][11]_i_12_n_0\,
      I1 => \waveRefAddress_reg[3][11]_i_13_n_7\,
      I2 => \waveRefAddress_reg[3][11]_i_14_n_4\,
      I3 => \waveRefAddress_reg[3][11]_i_15_n_7\,
      I4 => \waveRefAddress_reg[3][11]_i_16_n_6\,
      I5 => \waveRefAddress[3][11]_i_17_n_0\,
      O => \waveRefAddress[3][11]_i_5_n_0\
    );
\waveRefAddress[3][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \waveRefAddress_reg[3][11]_i_4_n_7\,
      I1 => \waveRefAddress_reg[3][11]_i_4_n_6\,
      I2 => \waveRefAddress_reg[3][11]_i_8_n_6\,
      I3 => \waveRefAddress_reg[3][11]_i_8_n_4\,
      I4 => \MemoryAddress[31]_i_4_n_0\,
      I5 => \waveRefAddress[3][11]_i_18_n_0\,
      O => \waveRefAddress[3][11]_i_6_n_0\
    );
\waveRefAddress[3][11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[9]\,
      O => \waveRefAddress[3][11]_i_7_n_0\
    );
\waveRefAddress[3][4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[4]\,
      O => \waveRefAddress[3][4]_i_2_n_0\
    );
\waveRefAddress[3][4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[2]\,
      O => \waveRefAddress[3][4]_i_3_n_0\
    );
\waveRefAddress[3][8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[7]\,
      O => \waveRefAddress[3][8]_i_2_n_0\
    );
\waveRefAddress[3][8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveRefAddress[3][8]_i_3_n_0\
    );
\waveRefAddress[4][10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[7]\,
      O => \waveRefAddress[4][10]_i_2_n_0\
    );
\waveRefAddress[4][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE00"
    )
        port map (
      I0 => \waveRefAddress_reg[4][11]_i_3_n_5\,
      I1 => \waveRefAddress_reg[4][11]_i_3_n_4\,
      I2 => \waveRefAddress[4][11]_i_4_n_0\,
      I3 => \waveRefAddress_reg[4][11]_i_5_n_7\,
      I4 => \waveRefAddress[4][11]_i_6_n_0\,
      I5 => \waveRefAddress[4][11]_i_7_n_0\,
      O => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveRefAddress[4][11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \waveXAddress_reg[4][3]_i_1_n_6\,
      I1 => \MemoryAddress_reg_n_0_[3]\,
      I2 => \waveXAddress_reg[4][3]_i_1_n_5\,
      O => \waveRefAddress[4][11]_i_10_n_0\
    );
\waveRefAddress[4][11]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[14]\,
      O => \waveRefAddress[4][11]_i_11_n_0\
    );
\waveRefAddress[4][11]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[12]\,
      O => \waveRefAddress[4][11]_i_12_n_0\
    );
\waveRefAddress[4][11]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[11]\,
      O => \waveRefAddress[4][11]_i_13_n_0\
    );
\waveRefAddress[4][11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[4][11]_i_16_n_4\,
      I1 => \waveRefAddress_reg[4][11]_i_15_n_4\,
      I2 => \waveRefAddress_reg[4][11]_i_15_n_7\,
      I3 => \waveRefAddress_reg[4][11]_i_19_n_5\,
      O => \waveRefAddress[4][11]_i_14_n_0\
    );
\waveRefAddress[4][11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[4][11]_i_28_n_7\,
      I1 => \waveRefAddress_reg[4][11]_i_5_n_6\,
      I2 => \waveRefAddress_reg[4][11]_i_29_n_5\,
      I3 => \waveRefAddress_reg[4][11]_i_16_n_5\,
      I4 => \waveRefAddress[4][11]_i_30_n_0\,
      I5 => \waveRefAddress[4][11]_i_31_n_0\,
      O => \waveRefAddress[4][11]_i_17_n_0\
    );
\waveRefAddress[4][11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveXAddress_reg[4][3]_i_1_n_5\,
      I1 => \MemoryAddress_reg_n_0_[3]\,
      I2 => \waveXAddress_reg[4][3]_i_1_n_6\,
      I3 => \waveRefAddress_reg[4][11]_i_5_n_7\,
      I4 => \waveRefAddress_reg[4][11]_i_3_n_7\,
      I5 => \MemoryAddress_reg_n_0_[2]\,
      O => \waveRefAddress[4][11]_i_18_n_0\
    );
\waveRefAddress[4][11]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[22]\,
      O => \waveRefAddress[4][11]_i_20_n_0\
    );
\waveRefAddress[4][11]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[21]\,
      O => \waveRefAddress[4][11]_i_21_n_0\
    );
\waveRefAddress[4][11]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[20]\,
      O => \waveRefAddress[4][11]_i_22_n_0\
    );
\waveRefAddress[4][11]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[19]\,
      O => \waveRefAddress[4][11]_i_23_n_0\
    );
\waveRefAddress[4][11]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[18]\,
      O => \waveRefAddress[4][11]_i_24_n_0\
    );
\waveRefAddress[4][11]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[17]\,
      O => \waveRefAddress[4][11]_i_25_n_0\
    );
\waveRefAddress[4][11]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[16]\,
      O => \waveRefAddress[4][11]_i_26_n_0\
    );
\waveRefAddress[4][11]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[15]\,
      O => \waveRefAddress[4][11]_i_27_n_0\
    );
\waveRefAddress[4][11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[4][11]_i_15_n_5\,
      I1 => \waveRefAddress_reg[4][11]_i_19_n_4\,
      I2 => \waveRefAddress_reg[4][11]_i_29_n_6\,
      I3 => \waveRefAddress_reg[4][11]_i_19_n_7\,
      O => \waveRefAddress[4][11]_i_30_n_0\
    );
\waveRefAddress[4][11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[4][11]_i_16_n_7\,
      I1 => \waveRefAddress_reg[4][11]_i_29_n_4\,
      I2 => \waveRefAddress_reg[4][11]_i_29_n_7\,
      I3 => \waveRefAddress_reg[4][11]_i_19_n_6\,
      O => \waveRefAddress[4][11]_i_31_n_0\
    );
\waveRefAddress[4][11]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[30]\,
      O => \waveRefAddress[4][11]_i_32_n_0\
    );
\waveRefAddress[4][11]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[29]\,
      O => \waveRefAddress[4][11]_i_33_n_0\
    );
\waveRefAddress[4][11]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[28]\,
      O => \waveRefAddress[4][11]_i_34_n_0\
    );
\waveRefAddress[4][11]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[27]\,
      O => \waveRefAddress[4][11]_i_35_n_0\
    );
\waveRefAddress[4][11]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[31]\,
      O => \waveRefAddress[4][11]_i_36_n_0\
    );
\waveRefAddress[4][11]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[26]\,
      O => \waveRefAddress[4][11]_i_37_n_0\
    );
\waveRefAddress[4][11]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[25]\,
      O => \waveRefAddress[4][11]_i_38_n_0\
    );
\waveRefAddress[4][11]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[24]\,
      O => \waveRefAddress[4][11]_i_39_n_0\
    );
\waveRefAddress[4][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00000000000000"
    )
        port map (
      I0 => \waveRefAddress[4][11]_i_10_n_0\,
      I1 => \MemoryAddress_reg_n_0_[2]\,
      I2 => \MemoryAddress[31]_i_4_n_0\,
      I3 => \waveRefAddress_reg[4][11]_i_3_n_7\,
      I4 => \waveXAddress_reg[4][3]_i_1_n_4\,
      I5 => \waveRefAddress_reg[4][11]_i_3_n_6\,
      O => \waveRefAddress[4][11]_i_4_n_0\
    );
\waveRefAddress[4][11]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[23]\,
      O => \waveRefAddress[4][11]_i_40_n_0\
    );
\waveRefAddress[4][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefAddress[4][11]_i_14_n_0\,
      I1 => \waveRefAddress_reg[4][11]_i_5_n_5\,
      I2 => \waveRefAddress_reg[4][11]_i_15_n_6\,
      I3 => \waveRefAddress_reg[4][11]_i_5_n_4\,
      I4 => \waveRefAddress_reg[4][11]_i_16_n_6\,
      I5 => \waveRefAddress[4][11]_i_17_n_0\,
      O => \waveRefAddress[4][11]_i_6_n_0\
    );
\waveRefAddress[4][11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \waveXAddress_reg[4][3]_i_1_n_4\,
      I1 => \waveRefAddress_reg[4][11]_i_3_n_6\,
      I2 => \MemoryAddress[31]_i_4_n_0\,
      I3 => \waveRefAddress_reg[4][11]_i_3_n_4\,
      I4 => \waveRefAddress_reg[4][11]_i_3_n_5\,
      I5 => \waveRefAddress[4][11]_i_18_n_0\,
      O => \waveRefAddress[4][11]_i_7_n_0\
    );
\waveRefAddress[4][11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[11]\,
      O => \waveRefAddress[4][11]_i_8_n_0\
    );
\waveRefAddress[4][11]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[7]\,
      O => \waveRefAddress[4][11]_i_9_n_0\
    );
\waveRefAddress[4][6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[6]\,
      O => \waveRefAddress[4][6]_i_2_n_0\
    );
\waveRefAddress[4][6]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveRefAddress[4][6]_i_3_n_0\
    );
\waveRefAddress[4][6]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[4]\,
      O => \waveRefAddress[4][6]_i_4_n_0\
    );
\waveRefAddress[5][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFD00"
    )
        port map (
      I0 => \waveRefAddress[5][11]_i_3_n_0\,
      I1 => \waveRefAddress_reg[5][11]_i_4_n_7\,
      I2 => \waveRefAddress_reg[5][11]_i_4_n_6\,
      I3 => \waveRefAddress_reg[5][11]_i_4_n_5\,
      I4 => \waveRefAddress[5][11]_i_5_n_0\,
      I5 => \waveRefAddress[5][11]_i_6_n_0\,
      O => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveRefAddress[5][11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \waveRefAddress_reg[5][11]_i_11_n_5\,
      I1 => \waveRefAddress_reg[5][11]_i_11_n_4\,
      I2 => \waveRefAddress_reg[5][11]_i_10_n_7\,
      O => \waveRefAddress[5][11]_i_12_n_0\
    );
\waveRefAddress[5][11]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[11]\,
      O => \waveRefAddress[5][11]_i_13_n_0\
    );
\waveRefAddress[5][11]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[10]\,
      O => \waveRefAddress[5][11]_i_14_n_0\
    );
\waveRefAddress[5][11]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[9]\,
      O => \waveRefAddress[5][11]_i_15_n_0\
    );
\waveRefAddress[5][11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[5][11]_i_17_n_6\,
      I1 => \waveRefAddress_reg[5][11]_i_25_n_7\,
      I2 => \waveRefAddress_reg[5][11]_i_4_n_4\,
      I3 => \waveRefAddress_reg[5][11]_i_26_n_7\,
      O => \waveRefAddress[5][11]_i_16_n_0\
    );
\waveRefAddress[5][11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[5][11]_i_34_n_4\,
      I1 => \waveRefAddress_reg[5][11]_i_25_n_4\,
      I2 => \waveRefAddress_reg[5][11]_i_26_n_6\,
      I3 => \waveRefAddress_reg[5][11]_i_34_n_5\,
      I4 => \waveRefAddress[5][11]_i_35_n_0\,
      I5 => \waveRefAddress[5][11]_i_36_n_0\,
      O => \waveRefAddress[5][11]_i_19_n_0\
    );
\waveRefAddress[5][11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[5][11]_i_10_n_7\,
      I1 => \waveRefAddress_reg[5][11]_i_11_n_4\,
      I2 => \waveRefAddress_reg[5][11]_i_11_n_5\,
      I3 => \waveRefAddress_reg[5][11]_i_4_n_5\,
      I4 => \waveRefAddress_reg[5][11]_i_10_n_5\,
      I5 => \waveRefAddress_reg[5][11]_i_11_n_6\,
      O => \waveRefAddress[5][11]_i_20_n_0\
    );
\waveRefAddress[5][11]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[8]\,
      O => \waveRefAddress[5][11]_i_21_n_0\
    );
\waveRefAddress[5][11]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveRefAddress[5][11]_i_22_n_0\
    );
\waveRefAddress[5][11]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[3]\,
      O => \waveRefAddress[5][11]_i_23_n_0\
    );
\waveRefAddress[5][11]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[2]\,
      O => \waveRefAddress[5][11]_i_24_n_0\
    );
\waveRefAddress[5][11]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[16]\,
      O => \waveRefAddress[5][11]_i_27_n_0\
    );
\waveRefAddress[5][11]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[15]\,
      O => \waveRefAddress[5][11]_i_28_n_0\
    );
\waveRefAddress[5][11]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[14]\,
      O => \waveRefAddress[5][11]_i_29_n_0\
    );
\waveRefAddress[5][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7FFFFF7FFF"
    )
        port map (
      I0 => \waveRefAddress_reg[5][11]_i_10_n_5\,
      I1 => \waveRefAddress_reg[5][11]_i_10_n_6\,
      I2 => \waveRefAddress_reg[5][11]_i_10_n_4\,
      I3 => \waveRefAddress_reg[5][11]_i_11_n_6\,
      I4 => \MemoryAddress[31]_i_4_n_0\,
      I5 => \waveRefAddress[5][11]_i_12_n_0\,
      O => \waveRefAddress[5][11]_i_3_n_0\
    );
\waveRefAddress[5][11]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[24]\,
      O => \waveRefAddress[5][11]_i_30_n_0\
    );
\waveRefAddress[5][11]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[23]\,
      O => \waveRefAddress[5][11]_i_31_n_0\
    );
\waveRefAddress[5][11]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[22]\,
      O => \waveRefAddress[5][11]_i_32_n_0\
    );
\waveRefAddress[5][11]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[21]\,
      O => \waveRefAddress[5][11]_i_33_n_0\
    );
\waveRefAddress[5][11]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[5][11]_i_18_n_6\,
      I1 => \waveRefAddress_reg[5][11]_i_34_n_7\,
      I2 => \waveRefAddress_reg[5][11]_i_25_n_6\,
      I3 => \waveRefAddress_reg[5][11]_i_34_n_6\,
      O => \waveRefAddress[5][11]_i_35_n_0\
    );
\waveRefAddress[5][11]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[5][11]_i_18_n_7\,
      I1 => \waveRefAddress_reg[5][11]_i_18_n_5\,
      I2 => \waveRefAddress_reg[5][11]_i_25_n_5\,
      I3 => \waveRefAddress_reg[5][11]_i_26_n_5\,
      O => \waveRefAddress[5][11]_i_36_n_0\
    );
\waveRefAddress[5][11]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[20]\,
      O => \waveRefAddress[5][11]_i_37_n_0\
    );
\waveRefAddress[5][11]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[19]\,
      O => \waveRefAddress[5][11]_i_38_n_0\
    );
\waveRefAddress[5][11]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[18]\,
      O => \waveRefAddress[5][11]_i_39_n_0\
    );
\waveRefAddress[5][11]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[17]\,
      O => \waveRefAddress[5][11]_i_40_n_0\
    );
\waveRefAddress[5][11]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[31]\,
      O => \waveRefAddress[5][11]_i_41_n_0\
    );
\waveRefAddress[5][11]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[30]\,
      O => \waveRefAddress[5][11]_i_42_n_0\
    );
\waveRefAddress[5][11]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[29]\,
      O => \waveRefAddress[5][11]_i_43_n_0\
    );
\waveRefAddress[5][11]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[28]\,
      O => \waveRefAddress[5][11]_i_44_n_0\
    );
\waveRefAddress[5][11]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[27]\,
      O => \waveRefAddress[5][11]_i_45_n_0\
    );
\waveRefAddress[5][11]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[26]\,
      O => \waveRefAddress[5][11]_i_46_n_0\
    );
\waveRefAddress[5][11]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[25]\,
      O => \waveRefAddress[5][11]_i_47_n_0\
    );
\waveRefAddress[5][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefAddress[5][11]_i_16_n_0\,
      I1 => \waveRefAddress_reg[5][11]_i_17_n_7\,
      I2 => \waveRefAddress_reg[5][11]_i_17_n_5\,
      I3 => \waveRefAddress_reg[5][11]_i_17_n_4\,
      I4 => \waveRefAddress_reg[5][11]_i_18_n_4\,
      I5 => \waveRefAddress[5][11]_i_19_n_0\,
      O => \waveRefAddress[5][11]_i_5_n_0\
    );
\waveRefAddress[5][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \waveRefAddress_reg[5][11]_i_4_n_7\,
      I1 => \waveRefAddress_reg[5][11]_i_4_n_6\,
      I2 => \waveRefAddress_reg[5][11]_i_10_n_6\,
      I3 => \waveRefAddress_reg[5][11]_i_10_n_4\,
      I4 => \MemoryAddress[31]_i_4_n_0\,
      I5 => \waveRefAddress[5][11]_i_20_n_0\,
      O => \waveRefAddress[5][11]_i_6_n_0\
    );
\waveRefAddress[5][11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[11]\,
      O => \waveRefAddress[5][11]_i_7_n_0\
    );
\waveRefAddress[5][11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[10]\,
      O => \waveRefAddress[5][11]_i_8_n_0\
    );
\waveRefAddress[5][11]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[9]\,
      O => \waveRefAddress[5][11]_i_9_n_0\
    );
\waveRefAddress[5][4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[3]\,
      O => \waveRefAddress[5][4]_i_2_n_0\
    );
\waveRefAddress[5][4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[2]\,
      O => \waveRefAddress[5][4]_i_3_n_0\
    );
\waveRefAddress[5][8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[8]\,
      O => \waveRefAddress[5][8]_i_2_n_0\
    );
\waveRefAddress[5][8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveRefAddress[5][8]_i_3_n_0\
    );
\waveRefAddress[6][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE00"
    )
        port map (
      I0 => \waveRefAddress_reg[6][11]_i_3_n_4\,
      I1 => \waveRefAddress_reg[6][11]_i_4_n_7\,
      I2 => \waveRefAddress[6][11]_i_5_n_0\,
      I3 => \waveRefAddress_reg[6][11]_i_4_n_6\,
      I4 => \waveRefAddress[6][11]_i_6_n_0\,
      I5 => \waveRefAddress[6][11]_i_7_n_0\,
      O => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveRefAddress[6][11]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[8]\,
      O => \waveRefAddress[6][11]_i_10_n_0\
    );
\waveRefAddress[6][11]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[6]\,
      O => \waveRefAddress[6][11]_i_11_n_0\
    );
\waveRefAddress[6][11]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[10]\,
      O => \waveRefAddress[6][11]_i_12_n_0\
    );
\waveRefAddress[6][11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \waveRefAddress_reg[6][11]_i_9_n_6\,
      I1 => \waveRefAddress_reg[6][11]_i_9_n_5\,
      I2 => \waveRefAddress_reg[6][11]_i_9_n_4\,
      O => \waveRefAddress[6][11]_i_13_n_0\
    );
\waveRefAddress[6][11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[6][11]_i_16_n_4\,
      I1 => \waveRefAddress_reg[6][11]_i_15_n_5\,
      I2 => \waveRefAddress_reg[6][11]_i_15_n_4\,
      I3 => \waveRefAddress_reg[6][11]_i_22_n_5\,
      O => \waveRefAddress[6][11]_i_14_n_0\
    );
\waveRefAddress[6][11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[6][11]_i_22_n_4\,
      I1 => \waveRefAddress_reg[6][11]_i_16_n_5\,
      I2 => \waveRefAddress_reg[6][11]_i_17_n_6\,
      I3 => \waveRefAddress_reg[6][11]_i_15_n_7\,
      I4 => \waveRefAddress[6][11]_i_35_n_0\,
      I5 => \waveRefAddress[6][11]_i_36_n_0\,
      O => \waveRefAddress[6][11]_i_18_n_0\
    );
\waveRefAddress[6][11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[6][11]_i_9_n_4\,
      I1 => \waveRefAddress_reg[6][11]_i_9_n_5\,
      I2 => \waveRefAddress_reg[6][11]_i_9_n_6\,
      I3 => \waveRefAddress_reg[6][11]_i_3_n_5\,
      I4 => \waveRefAddress_reg[6][11]_i_3_n_6\,
      I5 => \waveRefAddress_reg[6][11]_i_3_n_7\,
      O => \waveRefAddress[6][11]_i_19_n_0\
    );
\waveRefAddress[6][11]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveRefAddress[6][11]_i_20_n_0\
    );
\waveRefAddress[6][11]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[3]\,
      O => \waveRefAddress[6][11]_i_21_n_0\
    );
\waveRefAddress[6][11]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[21]\,
      O => \waveRefAddress[6][11]_i_23_n_0\
    );
\waveRefAddress[6][11]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[20]\,
      O => \waveRefAddress[6][11]_i_24_n_0\
    );
\waveRefAddress[6][11]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[19]\,
      O => \waveRefAddress[6][11]_i_25_n_0\
    );
\waveRefAddress[6][11]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[18]\,
      O => \waveRefAddress[6][11]_i_26_n_0\
    );
\waveRefAddress[6][11]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[17]\,
      O => \waveRefAddress[6][11]_i_27_n_0\
    );
\waveRefAddress[6][11]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[16]\,
      O => \waveRefAddress[6][11]_i_28_n_0\
    );
\waveRefAddress[6][11]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[15]\,
      O => \waveRefAddress[6][11]_i_29_n_0\
    );
\waveRefAddress[6][11]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[14]\,
      O => \waveRefAddress[6][11]_i_30_n_0\
    );
\waveRefAddress[6][11]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[25]\,
      O => \waveRefAddress[6][11]_i_31_n_0\
    );
\waveRefAddress[6][11]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[24]\,
      O => \waveRefAddress[6][11]_i_32_n_0\
    );
\waveRefAddress[6][11]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[23]\,
      O => \waveRefAddress[6][11]_i_33_n_0\
    );
\waveRefAddress[6][11]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[22]\,
      O => \waveRefAddress[6][11]_i_34_n_0\
    );
\waveRefAddress[6][11]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[6][11]_i_22_n_7\,
      I1 => \waveRefAddress_reg[6][11]_i_41_n_6\,
      I2 => \waveRefAddress_reg[6][11]_i_4_n_4\,
      I3 => \waveRefAddress_reg[6][11]_i_17_n_4\,
      O => \waveRefAddress[6][11]_i_35_n_0\
    );
\waveRefAddress[6][11]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveRefAddress_reg[6][11]_i_17_n_5\,
      I1 => \waveRefAddress_reg[6][11]_i_22_n_6\,
      I2 => \waveRefAddress_reg[6][11]_i_16_n_6\,
      I3 => \waveRefAddress_reg[6][11]_i_41_n_7\,
      O => \waveRefAddress[6][11]_i_36_n_0\
    );
\waveRefAddress[6][11]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[29]\,
      O => \waveRefAddress[6][11]_i_37_n_0\
    );
\waveRefAddress[6][11]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[28]\,
      O => \waveRefAddress[6][11]_i_38_n_0\
    );
\waveRefAddress[6][11]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[27]\,
      O => \waveRefAddress[6][11]_i_39_n_0\
    );
\waveRefAddress[6][11]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[26]\,
      O => \waveRefAddress[6][11]_i_40_n_0\
    );
\waveRefAddress[6][11]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[31]\,
      O => \waveRefAddress[6][11]_i_42_n_0\
    );
\waveRefAddress[6][11]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[30]\,
      O => \waveRefAddress[6][11]_i_43_n_0\
    );
\waveRefAddress[6][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200000000000000"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[2]\,
      I1 => \MemoryAddress[31]_i_4_n_0\,
      I2 => \waveRefAddress[6][11]_i_13_n_0\,
      I3 => \waveRefAddress_reg[6][11]_i_3_n_6\,
      I4 => \waveRefAddress_reg[6][11]_i_3_n_7\,
      I5 => \waveRefAddress_reg[6][11]_i_3_n_5\,
      O => \waveRefAddress[6][11]_i_5_n_0\
    );
\waveRefAddress[6][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveRefAddress[6][11]_i_14_n_0\,
      I1 => \waveRefAddress_reg[6][11]_i_4_n_5\,
      I2 => \waveRefAddress_reg[6][11]_i_15_n_6\,
      I3 => \waveRefAddress_reg[6][11]_i_16_n_7\,
      I4 => \waveRefAddress_reg[6][11]_i_17_n_7\,
      I5 => \waveRefAddress[6][11]_i_18_n_0\,
      O => \waveRefAddress[6][11]_i_6_n_0\
    );
\waveRefAddress[6][11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[2]\,
      I1 => \waveRefAddress_reg[6][11]_i_4_n_6\,
      I2 => \MemoryAddress[31]_i_4_n_0\,
      I3 => \waveRefAddress_reg[6][11]_i_4_n_7\,
      I4 => \waveRefAddress_reg[6][11]_i_3_n_4\,
      I5 => \waveRefAddress[6][11]_i_19_n_0\,
      O => \waveRefAddress[6][11]_i_7_n_0\
    );
\waveRefAddress[6][11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[10]\,
      O => \waveRefAddress[6][11]_i_8_n_0\
    );
\waveRefAddress[6][5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveRefAddress[6][5]_i_2_n_0\
    );
\waveRefAddress[6][5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[3]\,
      O => \waveRefAddress[6][5]_i_3_n_0\
    );
\waveRefAddress[6][9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[8]\,
      O => \waveRefAddress[6][9]_i_2_n_0\
    );
\waveRefAddress[6][9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[6]\,
      O => \waveRefAddress[6][9]_i_3_n_0\
    );
\waveRefAddress_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => p_1_in(10),
      Q => \waveRefAddress[1]\(10),
      R => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveRefAddress_reg[1][11]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => p_1_in(11),
      Q => \waveRefAddress[1]\(11),
      S => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveRefAddress_reg[1][11]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[1][11]_i_4_n_0\,
      CO(3) => \waveRefAddress_reg[1][11]_i_15_n_0\,
      CO(2) => \waveRefAddress_reg[1][11]_i_15_n_1\,
      CO(1) => \waveRefAddress_reg[1][11]_i_15_n_2\,
      CO(0) => \waveRefAddress_reg[1][11]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[16]\,
      DI(2) => \MemoryAddress_reg_n_0_[15]\,
      DI(1) => \MemoryAddress_reg_n_0_[14]\,
      DI(0) => \MemoryAddress_reg_n_0_[13]\,
      O(3) => \waveRefAddress_reg[1][11]_i_15_n_4\,
      O(2) => \waveRefAddress_reg[1][11]_i_15_n_5\,
      O(1) => \waveRefAddress_reg[1][11]_i_15_n_6\,
      O(0) => \waveRefAddress_reg[1][11]_i_15_n_7\,
      S(3) => \waveRefAddress[1][11]_i_22_n_0\,
      S(2) => \waveRefAddress[1][11]_i_23_n_0\,
      S(1) => \waveRefAddress[1][11]_i_24_n_0\,
      S(0) => \waveRefAddress[1][11]_i_25_n_0\
    );
\waveRefAddress_reg[1][11]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[1][11]_i_20_n_0\,
      CO(3) => \waveRefAddress_reg[1][11]_i_16_n_0\,
      CO(2) => \waveRefAddress_reg[1][11]_i_16_n_1\,
      CO(1) => \waveRefAddress_reg[1][11]_i_16_n_2\,
      CO(0) => \waveRefAddress_reg[1][11]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[24]\,
      DI(2) => \MemoryAddress_reg_n_0_[23]\,
      DI(1) => \MemoryAddress_reg_n_0_[22]\,
      DI(0) => \MemoryAddress_reg_n_0_[21]\,
      O(3) => \waveRefAddress_reg[1][11]_i_16_n_4\,
      O(2) => \waveRefAddress_reg[1][11]_i_16_n_5\,
      O(1) => \waveRefAddress_reg[1][11]_i_16_n_6\,
      O(0) => \waveRefAddress_reg[1][11]_i_16_n_7\,
      S(3) => \waveRefAddress[1][11]_i_26_n_0\,
      S(2) => \waveRefAddress[1][11]_i_27_n_0\,
      S(1) => \waveRefAddress[1][11]_i_28_n_0\,
      S(0) => \waveRefAddress[1][11]_i_29_n_0\
    );
\waveRefAddress_reg[1][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[1][8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_waveRefAddress_reg[1][11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \waveRefAddress_reg[1][11]_i_2_n_2\,
      CO(0) => \waveRefAddress_reg[1][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \MemoryAddress_reg_n_0_[10]\,
      DI(0) => \MemoryAddress_reg_n_0_[9]\,
      O(3) => \NLW_waveRefAddress_reg[1][11]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => p_1_in(11 downto 9),
      S(3) => '0',
      S(2) => \MemoryAddress_reg_n_0_[11]\,
      S(1) => \waveRefAddress[1][11]_i_7_n_0\,
      S(0) => \waveRefAddress[1][11]_i_8_n_0\
    );
\waveRefAddress_reg[1][11]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[1][11]_i_15_n_0\,
      CO(3) => \waveRefAddress_reg[1][11]_i_20_n_0\,
      CO(2) => \waveRefAddress_reg[1][11]_i_20_n_1\,
      CO(1) => \waveRefAddress_reg[1][11]_i_20_n_2\,
      CO(0) => \waveRefAddress_reg[1][11]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[20]\,
      DI(2) => \MemoryAddress_reg_n_0_[19]\,
      DI(1) => \MemoryAddress_reg_n_0_[18]\,
      DI(0) => \MemoryAddress_reg_n_0_[17]\,
      O(3) => \waveRefAddress_reg[1][11]_i_20_n_4\,
      O(2) => \waveRefAddress_reg[1][11]_i_20_n_5\,
      O(1) => \waveRefAddress_reg[1][11]_i_20_n_6\,
      O(0) => \waveRefAddress_reg[1][11]_i_20_n_7\,
      S(3) => \waveRefAddress[1][11]_i_33_n_0\,
      S(2) => \waveRefAddress[1][11]_i_34_n_0\,
      S(1) => \waveRefAddress[1][11]_i_35_n_0\,
      S(0) => \waveRefAddress[1][11]_i_36_n_0\
    );
\waveRefAddress_reg[1][11]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[1][11]_i_30_n_0\,
      CO(3 downto 2) => \NLW_waveRefAddress_reg[1][11]_i_21_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \waveRefAddress_reg[1][11]_i_21_n_2\,
      CO(0) => \waveRefAddress_reg[1][11]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \MemoryAddress_reg_n_0_[30]\,
      DI(0) => \MemoryAddress_reg_n_0_[29]\,
      O(3) => \NLW_waveRefAddress_reg[1][11]_i_21_O_UNCONNECTED\(3),
      O(2) => \waveRefAddress_reg[1][11]_i_21_n_5\,
      O(1) => \waveRefAddress_reg[1][11]_i_21_n_6\,
      O(0) => \waveRefAddress_reg[1][11]_i_21_n_7\,
      S(3) => '0',
      S(2) => \waveRefAddress[1][11]_i_37_n_0\,
      S(1) => \waveRefAddress[1][11]_i_38_n_0\,
      S(0) => \waveRefAddress[1][11]_i_39_n_0\
    );
\waveRefAddress_reg[1][11]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[1][11]_i_16_n_0\,
      CO(3) => \waveRefAddress_reg[1][11]_i_30_n_0\,
      CO(2) => \waveRefAddress_reg[1][11]_i_30_n_1\,
      CO(1) => \waveRefAddress_reg[1][11]_i_30_n_2\,
      CO(0) => \waveRefAddress_reg[1][11]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[28]\,
      DI(2) => \MemoryAddress_reg_n_0_[27]\,
      DI(1) => \MemoryAddress_reg_n_0_[26]\,
      DI(0) => \MemoryAddress_reg_n_0_[25]\,
      O(3) => \waveRefAddress_reg[1][11]_i_30_n_4\,
      O(2) => \waveRefAddress_reg[1][11]_i_30_n_5\,
      O(1) => \waveRefAddress_reg[1][11]_i_30_n_6\,
      O(0) => \waveRefAddress_reg[1][11]_i_30_n_7\,
      S(3) => \waveRefAddress[1][11]_i_40_n_0\,
      S(2) => \waveRefAddress[1][11]_i_41_n_0\,
      S(1) => \waveRefAddress[1][11]_i_42_n_0\,
      S(0) => \waveRefAddress[1][11]_i_43_n_0\
    );
\waveRefAddress_reg[1][11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[1][11]_i_9_n_0\,
      CO(3) => \waveRefAddress_reg[1][11]_i_4_n_0\,
      CO(2) => \waveRefAddress_reg[1][11]_i_4_n_1\,
      CO(1) => \waveRefAddress_reg[1][11]_i_4_n_2\,
      CO(0) => \waveRefAddress_reg[1][11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[12]\,
      DI(2) => '0',
      DI(1) => \MemoryAddress_reg_n_0_[10]\,
      DI(0) => \MemoryAddress_reg_n_0_[9]\,
      O(3) => \waveRefAddress_reg[1][11]_i_4_n_4\,
      O(2) => \waveRefAddress_reg[1][11]_i_4_n_5\,
      O(1) => \waveRefAddress_reg[1][11]_i_4_n_6\,
      O(0) => \waveRefAddress_reg[1][11]_i_4_n_7\,
      S(3) => \waveRefAddress[1][11]_i_11_n_0\,
      S(2) => \MemoryAddress_reg_n_0_[11]\,
      S(1) => \waveRefAddress[1][11]_i_12_n_0\,
      S(0) => \waveRefAddress[1][11]_i_13_n_0\
    );
\waveRefAddress_reg[1][11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[5][1]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[1][11]_i_9_n_0\,
      CO(2) => \waveRefAddress_reg[1][11]_i_9_n_1\,
      CO(1) => \waveRefAddress_reg[1][11]_i_9_n_2\,
      CO(0) => \waveRefAddress_reg[1][11]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[5]\,
      O(3) => \waveRefAddress_reg[1][11]_i_9_n_4\,
      O(2) => \waveRefAddress_reg[1][11]_i_9_n_5\,
      O(1) => \waveRefAddress_reg[1][11]_i_9_n_6\,
      O(0) => \waveRefAddress_reg[1][11]_i_9_n_7\,
      S(3) => \MemoryAddress_reg_n_0_[8]\,
      S(2) => \MemoryAddress_reg_n_0_[7]\,
      S(1) => \MemoryAddress_reg_n_0_[6]\,
      S(0) => \waveRefAddress[1][11]_i_19_n_0\
    );
\waveRefAddress_reg[1][2]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => p_1_in(2),
      Q => \waveRefAddress[1]\(2),
      S => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveRefAddress_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => p_1_in(3),
      Q => \waveRefAddress[1]\(3),
      R => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveRefAddress_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => p_1_in(4),
      Q => \waveRefAddress[1]\(4),
      R => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveRefAddress_reg[1][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveRefAddress_reg[1][4]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[1][4]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[1][4]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[1][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[4]\,
      DI(2) => \MemoryAddress_reg_n_0_[3]\,
      DI(1) => \MemoryAddress_reg_n_0_[2]\,
      DI(0) => '0',
      O(3 downto 1) => p_1_in(4 downto 2),
      O(0) => \NLW_waveRefAddress_reg[1][4]_i_1_O_UNCONNECTED\(0),
      S(3) => \waveRefAddress[1][4]_i_2_n_0\,
      S(2) => \waveRefAddress[1][4]_i_3_n_0\,
      S(1) => \waveRefAddress[1][4]_i_4_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[1]\
    );
\waveRefAddress_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => p_1_in(5),
      Q => \waveRefAddress[1]\(5),
      R => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveRefAddress_reg[1][6]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => p_1_in(6),
      Q => \waveRefAddress[1]\(6),
      S => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveRefAddress_reg[1][7]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => p_1_in(7),
      Q => \waveRefAddress[1]\(7),
      S => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveRefAddress_reg[1][8]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => p_1_in(8),
      Q => \waveRefAddress[1]\(8),
      S => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveRefAddress_reg[1][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[1][4]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[1][8]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[1][8]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[1][8]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[1][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[5]\,
      O(3 downto 0) => p_1_in(8 downto 5),
      S(3) => \MemoryAddress_reg_n_0_[8]\,
      S(2) => \MemoryAddress_reg_n_0_[7]\,
      S(1) => \MemoryAddress_reg_n_0_[6]\,
      S(0) => \waveRefAddress[1][8]_i_2_n_0\
    );
\waveRefAddress_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => p_1_in(9),
      Q => \waveRefAddress[1]\(9),
      R => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveRefAddress_reg[2][0]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[0]\,
      Q => \waveRefAddress[2]\(0),
      S => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveRefAddress_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[2][11]_i_2_n_7\,
      Q => \waveRefAddress[2]\(10),
      R => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveRefAddress_reg[2][11]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[2][11]_i_2_n_6\,
      Q => \waveRefAddress[2]\(11),
      S => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveRefAddress_reg[2][11]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[2][11]_i_4_n_0\,
      CO(3) => \waveRefAddress_reg[2][11]_i_16_n_0\,
      CO(2) => \waveRefAddress_reg[2][11]_i_16_n_1\,
      CO(1) => \waveRefAddress_reg[2][11]_i_16_n_2\,
      CO(0) => \waveRefAddress_reg[2][11]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[17]\,
      DI(2) => \MemoryAddress_reg_n_0_[16]\,
      DI(1) => \MemoryAddress_reg_n_0_[15]\,
      DI(0) => \MemoryAddress_reg_n_0_[14]\,
      O(3) => \waveRefAddress_reg[2][11]_i_16_n_4\,
      O(2) => \waveRefAddress_reg[2][11]_i_16_n_5\,
      O(1) => \waveRefAddress_reg[2][11]_i_16_n_6\,
      O(0) => \waveRefAddress_reg[2][11]_i_16_n_7\,
      S(3) => \waveRefAddress[2][11]_i_21_n_0\,
      S(2) => \waveRefAddress[2][11]_i_22_n_0\,
      S(1) => \waveRefAddress[2][11]_i_23_n_0\,
      S(0) => \waveRefAddress[2][11]_i_24_n_0\
    );
\waveRefAddress_reg[2][11]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[2][11]_i_25_n_0\,
      CO(3) => \waveRefAddress_reg[2][11]_i_17_n_0\,
      CO(2) => \waveRefAddress_reg[2][11]_i_17_n_1\,
      CO(1) => \waveRefAddress_reg[2][11]_i_17_n_2\,
      CO(0) => \waveRefAddress_reg[2][11]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[25]\,
      DI(2) => \MemoryAddress_reg_n_0_[24]\,
      DI(1) => \MemoryAddress_reg_n_0_[23]\,
      DI(0) => \MemoryAddress_reg_n_0_[22]\,
      O(3) => \waveRefAddress_reg[2][11]_i_17_n_4\,
      O(2) => \waveRefAddress_reg[2][11]_i_17_n_5\,
      O(1) => \waveRefAddress_reg[2][11]_i_17_n_6\,
      O(0) => \waveRefAddress_reg[2][11]_i_17_n_7\,
      S(3) => \waveRefAddress[2][11]_i_26_n_0\,
      S(2) => \waveRefAddress[2][11]_i_27_n_0\,
      S(1) => \waveRefAddress[2][11]_i_28_n_0\,
      S(0) => \waveRefAddress[2][11]_i_29_n_0\
    );
\waveRefAddress_reg[2][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[2][9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_waveRefAddress_reg[2][11]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \waveRefAddress_reg[2][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[10]\,
      O(3 downto 2) => \NLW_waveRefAddress_reg[2][11]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \waveRefAddress_reg[2][11]_i_2_n_6\,
      O(0) => \waveRefAddress_reg[2][11]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \waveRefAddress[2][11]_i_8_n_0\,
      S(0) => \waveRefAddress[2][11]_i_9_n_0\
    );
\waveRefAddress_reg[2][11]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[2][11]_i_17_n_0\,
      CO(3) => \waveRefAddress_reg[2][11]_i_20_n_0\,
      CO(2) => \waveRefAddress_reg[2][11]_i_20_n_1\,
      CO(1) => \waveRefAddress_reg[2][11]_i_20_n_2\,
      CO(0) => \waveRefAddress_reg[2][11]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[29]\,
      DI(2) => \MemoryAddress_reg_n_0_[28]\,
      DI(1) => \MemoryAddress_reg_n_0_[27]\,
      DI(0) => \MemoryAddress_reg_n_0_[26]\,
      O(3) => \waveRefAddress_reg[2][11]_i_20_n_4\,
      O(2) => \waveRefAddress_reg[2][11]_i_20_n_5\,
      O(1) => \waveRefAddress_reg[2][11]_i_20_n_6\,
      O(0) => \waveRefAddress_reg[2][11]_i_20_n_7\,
      S(3) => \waveRefAddress[2][11]_i_33_n_0\,
      S(2) => \waveRefAddress[2][11]_i_34_n_0\,
      S(1) => \waveRefAddress[2][11]_i_35_n_0\,
      S(0) => \waveRefAddress[2][11]_i_36_n_0\
    );
\waveRefAddress_reg[2][11]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[2][11]_i_16_n_0\,
      CO(3) => \waveRefAddress_reg[2][11]_i_25_n_0\,
      CO(2) => \waveRefAddress_reg[2][11]_i_25_n_1\,
      CO(1) => \waveRefAddress_reg[2][11]_i_25_n_2\,
      CO(0) => \waveRefAddress_reg[2][11]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[21]\,
      DI(2) => \MemoryAddress_reg_n_0_[20]\,
      DI(1) => \MemoryAddress_reg_n_0_[19]\,
      DI(0) => \MemoryAddress_reg_n_0_[18]\,
      O(3) => \waveRefAddress_reg[2][11]_i_25_n_4\,
      O(2) => \waveRefAddress_reg[2][11]_i_25_n_5\,
      O(1) => \waveRefAddress_reg[2][11]_i_25_n_6\,
      O(0) => \waveRefAddress_reg[2][11]_i_25_n_7\,
      S(3) => \waveRefAddress[2][11]_i_37_n_0\,
      S(2) => \waveRefAddress[2][11]_i_38_n_0\,
      S(1) => \waveRefAddress[2][11]_i_39_n_0\,
      S(0) => \waveRefAddress[2][11]_i_40_n_0\
    );
\waveRefAddress_reg[2][11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[6][2]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[2][11]_i_3_n_0\,
      CO(2) => \waveRefAddress_reg[2][11]_i_3_n_1\,
      CO(1) => \waveRefAddress_reg[2][11]_i_3_n_2\,
      CO(0) => \waveRefAddress_reg[2][11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[6]\,
      O(3) => \waveRefAddress_reg[2][11]_i_3_n_4\,
      O(2) => \waveRefAddress_reg[2][11]_i_3_n_5\,
      O(1) => \waveRefAddress_reg[2][11]_i_3_n_6\,
      O(0) => \waveRefAddress_reg[2][11]_i_3_n_7\,
      S(3) => \MemoryAddress_reg_n_0_[9]\,
      S(2) => \MemoryAddress_reg_n_0_[8]\,
      S(1) => \MemoryAddress_reg_n_0_[7]\,
      S(0) => \waveRefAddress[2][11]_i_10_n_0\
    );
\waveRefAddress_reg[2][11]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[2][11]_i_20_n_0\,
      CO(3 downto 1) => \NLW_waveRefAddress_reg[2][11]_i_30_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \waveRefAddress_reg[2][11]_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[30]\,
      O(3 downto 2) => \NLW_waveRefAddress_reg[2][11]_i_30_O_UNCONNECTED\(3 downto 2),
      O(1) => \waveRefAddress_reg[2][11]_i_30_n_6\,
      O(0) => \waveRefAddress_reg[2][11]_i_30_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \waveRefAddress[2][11]_i_41_n_0\,
      S(0) => \waveRefAddress[2][11]_i_42_n_0\
    );
\waveRefAddress_reg[2][11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[2][11]_i_3_n_0\,
      CO(3) => \waveRefAddress_reg[2][11]_i_4_n_0\,
      CO(2) => \waveRefAddress_reg[2][11]_i_4_n_1\,
      CO(1) => \waveRefAddress_reg[2][11]_i_4_n_2\,
      CO(0) => \waveRefAddress_reg[2][11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[13]\,
      DI(2) => '0',
      DI(1) => \MemoryAddress_reg_n_0_[11]\,
      DI(0) => \MemoryAddress_reg_n_0_[10]\,
      O(3) => \waveRefAddress_reg[2][11]_i_4_n_4\,
      O(2) => \waveRefAddress_reg[2][11]_i_4_n_5\,
      O(1) => \waveRefAddress_reg[2][11]_i_4_n_6\,
      O(0) => \waveRefAddress_reg[2][11]_i_4_n_7\,
      S(3) => \waveRefAddress[2][11]_i_11_n_0\,
      S(2) => \MemoryAddress_reg_n_0_[12]\,
      S(1) => \waveRefAddress[2][11]_i_12_n_0\,
      S(0) => \waveRefAddress[2][11]_i_13_n_0\
    );
\waveRefAddress_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[1]\,
      Q => \waveRefAddress[2]\(1),
      R => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveRefAddress_reg[2][2]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[2]\,
      Q => \waveRefAddress[2]\(2),
      S => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveRefAddress_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[2][5]_i_1_n_6\,
      Q => \waveRefAddress[2]\(3),
      R => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveRefAddress_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[2][5]_i_1_n_5\,
      Q => \waveRefAddress[2]\(4),
      R => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveRefAddress_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[2][5]_i_1_n_4\,
      Q => \waveRefAddress[2]\(5),
      R => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveRefAddress_reg[2][5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveRefAddress_reg[2][5]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[2][5]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[2][5]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[2][5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[5]\,
      DI(2) => \MemoryAddress_reg_n_0_[4]\,
      DI(1) => \MemoryAddress_reg_n_0_[3]\,
      DI(0) => '0',
      O(3) => \waveRefAddress_reg[2][5]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[2][5]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[2][5]_i_1_n_6\,
      O(0) => \NLW_waveRefAddress_reg[2][5]_i_1_O_UNCONNECTED\(0),
      S(3) => \waveRefAddress[2][5]_i_2_n_0\,
      S(2) => \waveRefAddress[2][5]_i_3_n_0\,
      S(1) => \waveRefAddress[2][5]_i_4_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[2]\
    );
\waveRefAddress_reg[2][6]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[2][9]_i_1_n_7\,
      Q => \waveRefAddress[2]\(6),
      S => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveRefAddress_reg[2][7]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[2][9]_i_1_n_6\,
      Q => \waveRefAddress[2]\(7),
      S => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveRefAddress_reg[2][8]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[2][9]_i_1_n_5\,
      Q => \waveRefAddress[2]\(8),
      S => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveRefAddress_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[2][9]_i_1_n_4\,
      Q => \waveRefAddress[2]\(9),
      R => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveRefAddress_reg[2][9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[2][5]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[2][9]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[2][9]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[2][9]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[2][9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[6]\,
      O(3) => \waveRefAddress_reg[2][9]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[2][9]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[2][9]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[2][9]_i_1_n_7\,
      S(3) => \MemoryAddress_reg_n_0_[9]\,
      S(2) => \MemoryAddress_reg_n_0_[8]\,
      S(1) => \MemoryAddress_reg_n_0_[7]\,
      S(0) => \waveRefAddress[2][9]_i_2_n_0\
    );
\waveRefAddress_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[3][11]_i_2_n_6\,
      Q => \waveRefAddress[3]\(10),
      R => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveRefAddress_reg[3][11]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[3][11]_i_2_n_5\,
      Q => \waveRefAddress[3]\(11),
      S => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveRefAddress_reg[3][11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[3][11]_i_4_n_0\,
      CO(3) => \waveRefAddress_reg[3][11]_i_13_n_0\,
      CO(2) => \waveRefAddress_reg[3][11]_i_13_n_1\,
      CO(1) => \waveRefAddress_reg[3][11]_i_13_n_2\,
      CO(0) => \waveRefAddress_reg[3][11]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[16]\,
      DI(2) => \MemoryAddress_reg_n_0_[15]\,
      DI(1) => \MemoryAddress_reg_n_0_[14]\,
      DI(0) => \MemoryAddress_reg_n_0_[13]\,
      O(3) => \waveRefAddress_reg[3][11]_i_13_n_4\,
      O(2) => \waveRefAddress_reg[3][11]_i_13_n_5\,
      O(1) => \waveRefAddress_reg[3][11]_i_13_n_6\,
      O(0) => \waveRefAddress_reg[3][11]_i_13_n_7\,
      S(3) => \waveRefAddress[3][11]_i_24_n_0\,
      S(2) => \waveRefAddress[3][11]_i_25_n_0\,
      S(1) => \waveRefAddress[3][11]_i_26_n_0\,
      S(0) => \waveRefAddress[3][11]_i_27_n_0\
    );
\waveRefAddress_reg[3][11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[3][11]_i_13_n_0\,
      CO(3) => \waveRefAddress_reg[3][11]_i_14_n_0\,
      CO(2) => \waveRefAddress_reg[3][11]_i_14_n_1\,
      CO(1) => \waveRefAddress_reg[3][11]_i_14_n_2\,
      CO(0) => \waveRefAddress_reg[3][11]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[20]\,
      DI(2) => \MemoryAddress_reg_n_0_[19]\,
      DI(1) => \MemoryAddress_reg_n_0_[18]\,
      DI(0) => \MemoryAddress_reg_n_0_[17]\,
      O(3) => \waveRefAddress_reg[3][11]_i_14_n_4\,
      O(2) => \waveRefAddress_reg[3][11]_i_14_n_5\,
      O(1) => \waveRefAddress_reg[3][11]_i_14_n_6\,
      O(0) => \waveRefAddress_reg[3][11]_i_14_n_7\,
      S(3) => \waveRefAddress[3][11]_i_28_n_0\,
      S(2) => \waveRefAddress[3][11]_i_29_n_0\,
      S(1) => \waveRefAddress[3][11]_i_30_n_0\,
      S(0) => \waveRefAddress[3][11]_i_31_n_0\
    );
\waveRefAddress_reg[3][11]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[3][11]_i_14_n_0\,
      CO(3) => \waveRefAddress_reg[3][11]_i_15_n_0\,
      CO(2) => \waveRefAddress_reg[3][11]_i_15_n_1\,
      CO(1) => \waveRefAddress_reg[3][11]_i_15_n_2\,
      CO(0) => \waveRefAddress_reg[3][11]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[24]\,
      DI(2) => \MemoryAddress_reg_n_0_[23]\,
      DI(1) => \MemoryAddress_reg_n_0_[22]\,
      DI(0) => \MemoryAddress_reg_n_0_[21]\,
      O(3) => \waveRefAddress_reg[3][11]_i_15_n_4\,
      O(2) => \waveRefAddress_reg[3][11]_i_15_n_5\,
      O(1) => \waveRefAddress_reg[3][11]_i_15_n_6\,
      O(0) => \waveRefAddress_reg[3][11]_i_15_n_7\,
      S(3) => \waveRefAddress[3][11]_i_32_n_0\,
      S(2) => \waveRefAddress[3][11]_i_33_n_0\,
      S(1) => \waveRefAddress[3][11]_i_34_n_0\,
      S(0) => \waveRefAddress[3][11]_i_35_n_0\
    );
\waveRefAddress_reg[3][11]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[3][11]_i_15_n_0\,
      CO(3) => \waveRefAddress_reg[3][11]_i_16_n_0\,
      CO(2) => \waveRefAddress_reg[3][11]_i_16_n_1\,
      CO(1) => \waveRefAddress_reg[3][11]_i_16_n_2\,
      CO(0) => \waveRefAddress_reg[3][11]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[28]\,
      DI(2) => \MemoryAddress_reg_n_0_[27]\,
      DI(1) => \MemoryAddress_reg_n_0_[26]\,
      DI(0) => \MemoryAddress_reg_n_0_[25]\,
      O(3) => \waveRefAddress_reg[3][11]_i_16_n_4\,
      O(2) => \waveRefAddress_reg[3][11]_i_16_n_5\,
      O(1) => \waveRefAddress_reg[3][11]_i_16_n_6\,
      O(0) => \waveRefAddress_reg[3][11]_i_16_n_7\,
      S(3) => \waveRefAddress[3][11]_i_36_n_0\,
      S(2) => \waveRefAddress[3][11]_i_37_n_0\,
      S(1) => \waveRefAddress[3][11]_i_38_n_0\,
      S(0) => \waveRefAddress[3][11]_i_39_n_0\
    );
\waveRefAddress_reg[3][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[3][8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_waveRefAddress_reg[3][11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \waveRefAddress_reg[3][11]_i_2_n_2\,
      CO(0) => \waveRefAddress_reg[3][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[9]\,
      O(3) => \NLW_waveRefAddress_reg[3][11]_i_2_O_UNCONNECTED\(3),
      O(2) => \waveRefAddress_reg[3][11]_i_2_n_5\,
      O(1) => \waveRefAddress_reg[3][11]_i_2_n_6\,
      O(0) => \waveRefAddress_reg[3][11]_i_2_n_7\,
      S(3) => '0',
      S(2) => \MemoryAddress_reg_n_0_[11]\,
      S(1) => \MemoryAddress_reg_n_0_[10]\,
      S(0) => \waveRefAddress[3][11]_i_7_n_0\
    );
\waveRefAddress_reg[3][11]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[3][11]_i_16_n_0\,
      CO(3 downto 2) => \NLW_waveRefAddress_reg[3][11]_i_23_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \waveRefAddress_reg[3][11]_i_23_n_2\,
      CO(0) => \waveRefAddress_reg[3][11]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \MemoryAddress_reg_n_0_[30]\,
      DI(0) => \MemoryAddress_reg_n_0_[29]\,
      O(3) => \NLW_waveRefAddress_reg[3][11]_i_23_O_UNCONNECTED\(3),
      O(2) => \waveRefAddress_reg[3][11]_i_23_n_5\,
      O(1) => \waveRefAddress_reg[3][11]_i_23_n_6\,
      O(0) => \waveRefAddress_reg[3][11]_i_23_n_7\,
      S(3) => '0',
      S(2) => \waveRefAddress[3][11]_i_42_n_0\,
      S(1) => \waveRefAddress[3][11]_i_43_n_0\,
      S(0) => \waveRefAddress[3][11]_i_44_n_0\
    );
\waveRefAddress_reg[3][11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[3][11]_i_8_n_0\,
      CO(3) => \waveRefAddress_reg[3][11]_i_4_n_0\,
      CO(2) => \waveRefAddress_reg[3][11]_i_4_n_1\,
      CO(1) => \waveRefAddress_reg[3][11]_i_4_n_2\,
      CO(0) => \waveRefAddress_reg[3][11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[9]\,
      O(3) => \waveRefAddress_reg[3][11]_i_4_n_4\,
      O(2) => \waveRefAddress_reg[3][11]_i_4_n_5\,
      O(1) => \waveRefAddress_reg[3][11]_i_4_n_6\,
      O(0) => \waveRefAddress_reg[3][11]_i_4_n_7\,
      S(3) => \MemoryAddress_reg_n_0_[12]\,
      S(2) => \MemoryAddress_reg_n_0_[11]\,
      S(1) => \MemoryAddress_reg_n_0_[10]\,
      S(0) => \waveRefAddress[3][11]_i_11_n_0\
    );
\waveRefAddress_reg[3][11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[3][11]_i_9_n_0\,
      CO(3) => \waveRefAddress_reg[3][11]_i_8_n_0\,
      CO(2) => \waveRefAddress_reg[3][11]_i_8_n_1\,
      CO(1) => \waveRefAddress_reg[3][11]_i_8_n_2\,
      CO(0) => \waveRefAddress_reg[3][11]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \MemoryAddress_reg_n_0_[7]\,
      DI(1) => '0',
      DI(0) => \MemoryAddress_reg_n_0_[5]\,
      O(3) => \waveRefAddress_reg[3][11]_i_8_n_4\,
      O(2) => \waveRefAddress_reg[3][11]_i_8_n_5\,
      O(1) => \waveRefAddress_reg[3][11]_i_8_n_6\,
      O(0) => \waveRefAddress_reg[3][11]_i_8_n_7\,
      S(3) => \MemoryAddress_reg_n_0_[8]\,
      S(2) => \waveRefAddress[3][11]_i_19_n_0\,
      S(1) => \MemoryAddress_reg_n_0_[6]\,
      S(0) => \waveRefAddress[3][11]_i_20_n_0\
    );
\waveRefAddress_reg[3][11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveRefAddress_reg[3][11]_i_9_n_0\,
      CO(2) => \waveRefAddress_reg[3][11]_i_9_n_1\,
      CO(1) => \waveRefAddress_reg[3][11]_i_9_n_2\,
      CO(0) => \waveRefAddress_reg[3][11]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[4]\,
      DI(2) => '0',
      DI(1) => \MemoryAddress_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => \waveRefAddress_reg[3][11]_i_9_n_4\,
      O(2) => \waveRefAddress_reg[3][11]_i_9_n_5\,
      O(1) => \waveRefAddress_reg[3][11]_i_9_n_6\,
      O(0) => \NLW_waveRefAddress_reg[3][11]_i_9_O_UNCONNECTED\(0),
      S(3) => \waveRefAddress[3][11]_i_21_n_0\,
      S(2) => \MemoryAddress_reg_n_0_[3]\,
      S(1) => \waveRefAddress[3][11]_i_22_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[1]\
    );
\waveRefAddress_reg[3][2]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[3][4]_i_1_n_6\,
      Q => \waveRefAddress[3]\(2),
      S => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveRefAddress_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[3][4]_i_1_n_5\,
      Q => \waveRefAddress[3]\(3),
      R => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveRefAddress_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[3][4]_i_1_n_4\,
      Q => \waveRefAddress[3]\(4),
      R => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveRefAddress_reg[3][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveRefAddress_reg[3][4]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[3][4]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[3][4]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[3][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[4]\,
      DI(2) => '0',
      DI(1) => \MemoryAddress_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => \waveRefAddress_reg[3][4]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[3][4]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[3][4]_i_1_n_6\,
      O(0) => \NLW_waveRefAddress_reg[3][4]_i_1_O_UNCONNECTED\(0),
      S(3) => \waveRefAddress[3][4]_i_2_n_0\,
      S(2) => \MemoryAddress_reg_n_0_[3]\,
      S(1) => \waveRefAddress[3][4]_i_3_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[1]\
    );
\waveRefAddress_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[3][8]_i_1_n_7\,
      Q => \waveRefAddress[3]\(5),
      R => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveRefAddress_reg[3][6]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[3][8]_i_1_n_6\,
      Q => \waveRefAddress[3]\(6),
      S => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveRefAddress_reg[3][7]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[3][8]_i_1_n_5\,
      Q => \waveRefAddress[3]\(7),
      S => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveRefAddress_reg[3][8]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[3][8]_i_1_n_4\,
      Q => \waveRefAddress[3]\(8),
      S => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveRefAddress_reg[3][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[3][4]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[3][8]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[3][8]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[3][8]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[3][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \MemoryAddress_reg_n_0_[7]\,
      DI(1) => '0',
      DI(0) => \MemoryAddress_reg_n_0_[5]\,
      O(3) => \waveRefAddress_reg[3][8]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[3][8]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[3][8]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[3][8]_i_1_n_7\,
      S(3) => \MemoryAddress_reg_n_0_[8]\,
      S(2) => \waveRefAddress[3][8]_i_2_n_0\,
      S(1) => \MemoryAddress_reg_n_0_[6]\,
      S(0) => \waveRefAddress[3][8]_i_3_n_0\
    );
\waveRefAddress_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[3][11]_i_2_n_7\,
      Q => \waveRefAddress[3]\(9),
      R => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveRefAddress_reg[4][0]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[0]\,
      Q => \waveRefAddress[4]\(0),
      S => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveRefAddress_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[4][10]_i_1_n_4\,
      Q => \waveRefAddress[4]\(10),
      R => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveRefAddress_reg[4][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[4][6]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[4][10]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[4][10]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[4][10]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[4][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[7]\,
      O(3) => \waveRefAddress_reg[4][10]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[4][10]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[4][10]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[4][10]_i_1_n_7\,
      S(3) => \MemoryAddress_reg_n_0_[10]\,
      S(2) => \MemoryAddress_reg_n_0_[9]\,
      S(1) => \MemoryAddress_reg_n_0_[8]\,
      S(0) => \waveRefAddress[4][10]_i_2_n_0\
    );
\waveRefAddress_reg[4][11]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[4][11]_i_2_n_7\,
      Q => \waveRefAddress[4]\(11),
      S => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveRefAddress_reg[4][11]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[4][11]_i_16_n_0\,
      CO(3) => \waveRefAddress_reg[4][11]_i_15_n_0\,
      CO(2) => \waveRefAddress_reg[4][11]_i_15_n_1\,
      CO(1) => \waveRefAddress_reg[4][11]_i_15_n_2\,
      CO(0) => \waveRefAddress_reg[4][11]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[22]\,
      DI(2) => \MemoryAddress_reg_n_0_[21]\,
      DI(1) => \MemoryAddress_reg_n_0_[20]\,
      DI(0) => \MemoryAddress_reg_n_0_[19]\,
      O(3) => \waveRefAddress_reg[4][11]_i_15_n_4\,
      O(2) => \waveRefAddress_reg[4][11]_i_15_n_5\,
      O(1) => \waveRefAddress_reg[4][11]_i_15_n_6\,
      O(0) => \waveRefAddress_reg[4][11]_i_15_n_7\,
      S(3) => \waveRefAddress[4][11]_i_20_n_0\,
      S(2) => \waveRefAddress[4][11]_i_21_n_0\,
      S(1) => \waveRefAddress[4][11]_i_22_n_0\,
      S(0) => \waveRefAddress[4][11]_i_23_n_0\
    );
\waveRefAddress_reg[4][11]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[4][11]_i_5_n_0\,
      CO(3) => \waveRefAddress_reg[4][11]_i_16_n_0\,
      CO(2) => \waveRefAddress_reg[4][11]_i_16_n_1\,
      CO(1) => \waveRefAddress_reg[4][11]_i_16_n_2\,
      CO(0) => \waveRefAddress_reg[4][11]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[18]\,
      DI(2) => \MemoryAddress_reg_n_0_[17]\,
      DI(1) => \MemoryAddress_reg_n_0_[16]\,
      DI(0) => \MemoryAddress_reg_n_0_[15]\,
      O(3) => \waveRefAddress_reg[4][11]_i_16_n_4\,
      O(2) => \waveRefAddress_reg[4][11]_i_16_n_5\,
      O(1) => \waveRefAddress_reg[4][11]_i_16_n_6\,
      O(0) => \waveRefAddress_reg[4][11]_i_16_n_7\,
      S(3) => \waveRefAddress[4][11]_i_24_n_0\,
      S(2) => \waveRefAddress[4][11]_i_25_n_0\,
      S(1) => \waveRefAddress[4][11]_i_26_n_0\,
      S(0) => \waveRefAddress[4][11]_i_27_n_0\
    );
\waveRefAddress_reg[4][11]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[4][11]_i_29_n_0\,
      CO(3) => \waveRefAddress_reg[4][11]_i_19_n_0\,
      CO(2) => \waveRefAddress_reg[4][11]_i_19_n_1\,
      CO(1) => \waveRefAddress_reg[4][11]_i_19_n_2\,
      CO(0) => \waveRefAddress_reg[4][11]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[30]\,
      DI(2) => \MemoryAddress_reg_n_0_[29]\,
      DI(1) => \MemoryAddress_reg_n_0_[28]\,
      DI(0) => \MemoryAddress_reg_n_0_[27]\,
      O(3) => \waveRefAddress_reg[4][11]_i_19_n_4\,
      O(2) => \waveRefAddress_reg[4][11]_i_19_n_5\,
      O(1) => \waveRefAddress_reg[4][11]_i_19_n_6\,
      O(0) => \waveRefAddress_reg[4][11]_i_19_n_7\,
      S(3) => \waveRefAddress[4][11]_i_32_n_0\,
      S(2) => \waveRefAddress[4][11]_i_33_n_0\,
      S(1) => \waveRefAddress[4][11]_i_34_n_0\,
      S(0) => \waveRefAddress[4][11]_i_35_n_0\
    );
\waveRefAddress_reg[4][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[4][10]_i_1_n_0\,
      CO(3 downto 0) => \NLW_waveRefAddress_reg[4][11]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_waveRefAddress_reg[4][11]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \waveRefAddress_reg[4][11]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \waveRefAddress[4][11]_i_8_n_0\
    );
\waveRefAddress_reg[4][11]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[4][11]_i_19_n_0\,
      CO(3 downto 0) => \NLW_waveRefAddress_reg[4][11]_i_28_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_waveRefAddress_reg[4][11]_i_28_O_UNCONNECTED\(3 downto 1),
      O(0) => \waveRefAddress_reg[4][11]_i_28_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \waveRefAddress[4][11]_i_36_n_0\
    );
\waveRefAddress_reg[4][11]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[4][11]_i_15_n_0\,
      CO(3) => \waveRefAddress_reg[4][11]_i_29_n_0\,
      CO(2) => \waveRefAddress_reg[4][11]_i_29_n_1\,
      CO(1) => \waveRefAddress_reg[4][11]_i_29_n_2\,
      CO(0) => \waveRefAddress_reg[4][11]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[26]\,
      DI(2) => \MemoryAddress_reg_n_0_[25]\,
      DI(1) => \MemoryAddress_reg_n_0_[24]\,
      DI(0) => \MemoryAddress_reg_n_0_[23]\,
      O(3) => \waveRefAddress_reg[4][11]_i_29_n_4\,
      O(2) => \waveRefAddress_reg[4][11]_i_29_n_5\,
      O(1) => \waveRefAddress_reg[4][11]_i_29_n_6\,
      O(0) => \waveRefAddress_reg[4][11]_i_29_n_7\,
      S(3) => \waveRefAddress[4][11]_i_37_n_0\,
      S(2) => \waveRefAddress[4][11]_i_38_n_0\,
      S(1) => \waveRefAddress[4][11]_i_39_n_0\,
      S(0) => \waveRefAddress[4][11]_i_40_n_0\
    );
\waveRefAddress_reg[4][11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[4][3]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[4][11]_i_3_n_0\,
      CO(2) => \waveRefAddress_reg[4][11]_i_3_n_1\,
      CO(1) => \waveRefAddress_reg[4][11]_i_3_n_2\,
      CO(0) => \waveRefAddress_reg[4][11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[7]\,
      O(3) => \waveRefAddress_reg[4][11]_i_3_n_4\,
      O(2) => \waveRefAddress_reg[4][11]_i_3_n_5\,
      O(1) => \waveRefAddress_reg[4][11]_i_3_n_6\,
      O(0) => \waveRefAddress_reg[4][11]_i_3_n_7\,
      S(3) => \MemoryAddress_reg_n_0_[10]\,
      S(2) => \MemoryAddress_reg_n_0_[9]\,
      S(1) => \MemoryAddress_reg_n_0_[8]\,
      S(0) => \waveRefAddress[4][11]_i_9_n_0\
    );
\waveRefAddress_reg[4][11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[4][11]_i_3_n_0\,
      CO(3) => \waveRefAddress_reg[4][11]_i_5_n_0\,
      CO(2) => \waveRefAddress_reg[4][11]_i_5_n_1\,
      CO(1) => \waveRefAddress_reg[4][11]_i_5_n_2\,
      CO(0) => \waveRefAddress_reg[4][11]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[14]\,
      DI(2) => '0',
      DI(1) => \MemoryAddress_reg_n_0_[12]\,
      DI(0) => \MemoryAddress_reg_n_0_[11]\,
      O(3) => \waveRefAddress_reg[4][11]_i_5_n_4\,
      O(2) => \waveRefAddress_reg[4][11]_i_5_n_5\,
      O(1) => \waveRefAddress_reg[4][11]_i_5_n_6\,
      O(0) => \waveRefAddress_reg[4][11]_i_5_n_7\,
      S(3) => \waveRefAddress[4][11]_i_11_n_0\,
      S(2) => \MemoryAddress_reg_n_0_[13]\,
      S(1) => \waveRefAddress[4][11]_i_12_n_0\,
      S(0) => \waveRefAddress[4][11]_i_13_n_0\
    );
\waveRefAddress_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[1]\,
      Q => \waveRefAddress[4]\(1),
      R => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveRefAddress_reg[4][2]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[2]\,
      Q => \waveRefAddress[4]\(2),
      S => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveRefAddress_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[3]\,
      Q => \waveRefAddress[4]\(3),
      R => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveRefAddress_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[4][6]_i_1_n_6\,
      Q => \waveRefAddress[4]\(4),
      R => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveRefAddress_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[4][6]_i_1_n_5\,
      Q => \waveRefAddress[4]\(5),
      R => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveRefAddress_reg[4][6]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[4][6]_i_1_n_4\,
      Q => \waveRefAddress[4]\(6),
      S => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveRefAddress_reg[4][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveRefAddress_reg[4][6]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[4][6]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[4][6]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[4][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[6]\,
      DI(2) => \MemoryAddress_reg_n_0_[5]\,
      DI(1) => \MemoryAddress_reg_n_0_[4]\,
      DI(0) => '0',
      O(3) => \waveRefAddress_reg[4][6]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[4][6]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[4][6]_i_1_n_6\,
      O(0) => \NLW_waveRefAddress_reg[4][6]_i_1_O_UNCONNECTED\(0),
      S(3) => \waveRefAddress[4][6]_i_2_n_0\,
      S(2) => \waveRefAddress[4][6]_i_3_n_0\,
      S(1) => \waveRefAddress[4][6]_i_4_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[3]\
    );
\waveRefAddress_reg[4][7]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[4][10]_i_1_n_7\,
      Q => \waveRefAddress[4]\(7),
      S => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveRefAddress_reg[4][8]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[4][10]_i_1_n_6\,
      Q => \waveRefAddress[4]\(8),
      S => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveRefAddress_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[4][10]_i_1_n_5\,
      Q => \waveRefAddress[4]\(9),
      R => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveRefAddress_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[5][11]_i_2_n_6\,
      Q => \waveRefAddress[5]\(10),
      R => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveRefAddress_reg[5][11]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[5][11]_i_2_n_5\,
      Q => \waveRefAddress[5]\(11),
      S => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveRefAddress_reg[5][11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[5][11]_i_11_n_0\,
      CO(3) => \waveRefAddress_reg[5][11]_i_10_n_0\,
      CO(2) => \waveRefAddress_reg[5][11]_i_10_n_1\,
      CO(1) => \waveRefAddress_reg[5][11]_i_10_n_2\,
      CO(0) => \waveRefAddress_reg[5][11]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[8]\,
      DI(2 downto 1) => B"00",
      DI(0) => \MemoryAddress_reg_n_0_[5]\,
      O(3) => \waveRefAddress_reg[5][11]_i_10_n_4\,
      O(2) => \waveRefAddress_reg[5][11]_i_10_n_5\,
      O(1) => \waveRefAddress_reg[5][11]_i_10_n_6\,
      O(0) => \waveRefAddress_reg[5][11]_i_10_n_7\,
      S(3) => \waveRefAddress[5][11]_i_21_n_0\,
      S(2) => \MemoryAddress_reg_n_0_[7]\,
      S(1) => \MemoryAddress_reg_n_0_[6]\,
      S(0) => \waveRefAddress[5][11]_i_22_n_0\
    );
\waveRefAddress_reg[5][11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveRefAddress_reg[5][11]_i_11_n_0\,
      CO(2) => \waveRefAddress_reg[5][11]_i_11_n_1\,
      CO(1) => \waveRefAddress_reg[5][11]_i_11_n_2\,
      CO(0) => \waveRefAddress_reg[5][11]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \MemoryAddress_reg_n_0_[3]\,
      DI(1) => \MemoryAddress_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => \waveRefAddress_reg[5][11]_i_11_n_4\,
      O(2) => \waveRefAddress_reg[5][11]_i_11_n_5\,
      O(1) => \waveRefAddress_reg[5][11]_i_11_n_6\,
      O(0) => \NLW_waveRefAddress_reg[5][11]_i_11_O_UNCONNECTED\(0),
      S(3) => \MemoryAddress_reg_n_0_[4]\,
      S(2) => \waveRefAddress[5][11]_i_23_n_0\,
      S(1) => \waveRefAddress[5][11]_i_24_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[1]\
    );
\waveRefAddress_reg[5][11]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[5][11]_i_4_n_0\,
      CO(3) => \waveRefAddress_reg[5][11]_i_17_n_0\,
      CO(2) => \waveRefAddress_reg[5][11]_i_17_n_1\,
      CO(1) => \waveRefAddress_reg[5][11]_i_17_n_2\,
      CO(0) => \waveRefAddress_reg[5][11]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[16]\,
      DI(2) => \MemoryAddress_reg_n_0_[15]\,
      DI(1) => \MemoryAddress_reg_n_0_[14]\,
      DI(0) => '0',
      O(3) => \waveRefAddress_reg[5][11]_i_17_n_4\,
      O(2) => \waveRefAddress_reg[5][11]_i_17_n_5\,
      O(1) => \waveRefAddress_reg[5][11]_i_17_n_6\,
      O(0) => \waveRefAddress_reg[5][11]_i_17_n_7\,
      S(3) => \waveRefAddress[5][11]_i_27_n_0\,
      S(2) => \waveRefAddress[5][11]_i_28_n_0\,
      S(1) => \waveRefAddress[5][11]_i_29_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[13]\
    );
\waveRefAddress_reg[5][11]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[5][11]_i_25_n_0\,
      CO(3) => \waveRefAddress_reg[5][11]_i_18_n_0\,
      CO(2) => \waveRefAddress_reg[5][11]_i_18_n_1\,
      CO(1) => \waveRefAddress_reg[5][11]_i_18_n_2\,
      CO(0) => \waveRefAddress_reg[5][11]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[24]\,
      DI(2) => \MemoryAddress_reg_n_0_[23]\,
      DI(1) => \MemoryAddress_reg_n_0_[22]\,
      DI(0) => \MemoryAddress_reg_n_0_[21]\,
      O(3) => \waveRefAddress_reg[5][11]_i_18_n_4\,
      O(2) => \waveRefAddress_reg[5][11]_i_18_n_5\,
      O(1) => \waveRefAddress_reg[5][11]_i_18_n_6\,
      O(0) => \waveRefAddress_reg[5][11]_i_18_n_7\,
      S(3) => \waveRefAddress[5][11]_i_30_n_0\,
      S(2) => \waveRefAddress[5][11]_i_31_n_0\,
      S(1) => \waveRefAddress[5][11]_i_32_n_0\,
      S(0) => \waveRefAddress[5][11]_i_33_n_0\
    );
\waveRefAddress_reg[5][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[5][8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_waveRefAddress_reg[5][11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \waveRefAddress_reg[5][11]_i_2_n_2\,
      CO(0) => \waveRefAddress_reg[5][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \MemoryAddress_reg_n_0_[10]\,
      DI(0) => \MemoryAddress_reg_n_0_[9]\,
      O(3) => \NLW_waveRefAddress_reg[5][11]_i_2_O_UNCONNECTED\(3),
      O(2) => \waveRefAddress_reg[5][11]_i_2_n_5\,
      O(1) => \waveRefAddress_reg[5][11]_i_2_n_6\,
      O(0) => \waveRefAddress_reg[5][11]_i_2_n_7\,
      S(3) => '0',
      S(2) => \waveRefAddress[5][11]_i_7_n_0\,
      S(1) => \waveRefAddress[5][11]_i_8_n_0\,
      S(0) => \waveRefAddress[5][11]_i_9_n_0\
    );
\waveRefAddress_reg[5][11]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[5][11]_i_17_n_0\,
      CO(3) => \waveRefAddress_reg[5][11]_i_25_n_0\,
      CO(2) => \waveRefAddress_reg[5][11]_i_25_n_1\,
      CO(1) => \waveRefAddress_reg[5][11]_i_25_n_2\,
      CO(0) => \waveRefAddress_reg[5][11]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[20]\,
      DI(2) => \MemoryAddress_reg_n_0_[19]\,
      DI(1) => \MemoryAddress_reg_n_0_[18]\,
      DI(0) => \MemoryAddress_reg_n_0_[17]\,
      O(3) => \waveRefAddress_reg[5][11]_i_25_n_4\,
      O(2) => \waveRefAddress_reg[5][11]_i_25_n_5\,
      O(1) => \waveRefAddress_reg[5][11]_i_25_n_6\,
      O(0) => \waveRefAddress_reg[5][11]_i_25_n_7\,
      S(3) => \waveRefAddress[5][11]_i_37_n_0\,
      S(2) => \waveRefAddress[5][11]_i_38_n_0\,
      S(1) => \waveRefAddress[5][11]_i_39_n_0\,
      S(0) => \waveRefAddress[5][11]_i_40_n_0\
    );
\waveRefAddress_reg[5][11]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[5][11]_i_34_n_0\,
      CO(3 downto 2) => \NLW_waveRefAddress_reg[5][11]_i_26_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \waveRefAddress_reg[5][11]_i_26_n_2\,
      CO(0) => \waveRefAddress_reg[5][11]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \MemoryAddress_reg_n_0_[30]\,
      DI(0) => \MemoryAddress_reg_n_0_[29]\,
      O(3) => \NLW_waveRefAddress_reg[5][11]_i_26_O_UNCONNECTED\(3),
      O(2) => \waveRefAddress_reg[5][11]_i_26_n_5\,
      O(1) => \waveRefAddress_reg[5][11]_i_26_n_6\,
      O(0) => \waveRefAddress_reg[5][11]_i_26_n_7\,
      S(3) => '0',
      S(2) => \waveRefAddress[5][11]_i_41_n_0\,
      S(1) => \waveRefAddress[5][11]_i_42_n_0\,
      S(0) => \waveRefAddress[5][11]_i_43_n_0\
    );
\waveRefAddress_reg[5][11]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[5][11]_i_18_n_0\,
      CO(3) => \waveRefAddress_reg[5][11]_i_34_n_0\,
      CO(2) => \waveRefAddress_reg[5][11]_i_34_n_1\,
      CO(1) => \waveRefAddress_reg[5][11]_i_34_n_2\,
      CO(0) => \waveRefAddress_reg[5][11]_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[28]\,
      DI(2) => \MemoryAddress_reg_n_0_[27]\,
      DI(1) => \MemoryAddress_reg_n_0_[26]\,
      DI(0) => \MemoryAddress_reg_n_0_[25]\,
      O(3) => \waveRefAddress_reg[5][11]_i_34_n_4\,
      O(2) => \waveRefAddress_reg[5][11]_i_34_n_5\,
      O(1) => \waveRefAddress_reg[5][11]_i_34_n_6\,
      O(0) => \waveRefAddress_reg[5][11]_i_34_n_7\,
      S(3) => \waveRefAddress[5][11]_i_44_n_0\,
      S(2) => \waveRefAddress[5][11]_i_45_n_0\,
      S(1) => \waveRefAddress[5][11]_i_46_n_0\,
      S(0) => \waveRefAddress[5][11]_i_47_n_0\
    );
\waveRefAddress_reg[5][11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[5][11]_i_10_n_0\,
      CO(3) => \waveRefAddress_reg[5][11]_i_4_n_0\,
      CO(2) => \waveRefAddress_reg[5][11]_i_4_n_1\,
      CO(1) => \waveRefAddress_reg[5][11]_i_4_n_2\,
      CO(0) => \waveRefAddress_reg[5][11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \MemoryAddress_reg_n_0_[11]\,
      DI(1) => \MemoryAddress_reg_n_0_[10]\,
      DI(0) => \MemoryAddress_reg_n_0_[9]\,
      O(3) => \waveRefAddress_reg[5][11]_i_4_n_4\,
      O(2) => \waveRefAddress_reg[5][11]_i_4_n_5\,
      O(1) => \waveRefAddress_reg[5][11]_i_4_n_6\,
      O(0) => \waveRefAddress_reg[5][11]_i_4_n_7\,
      S(3) => \MemoryAddress_reg_n_0_[12]\,
      S(2) => \waveRefAddress[5][11]_i_13_n_0\,
      S(1) => \waveRefAddress[5][11]_i_14_n_0\,
      S(0) => \waveRefAddress[5][11]_i_15_n_0\
    );
\waveRefAddress_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[1]\,
      Q => \waveRefAddress[5]\(1),
      R => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveRefAddress_reg[5][2]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[5][4]_i_1_n_6\,
      Q => \waveRefAddress[5]\(2),
      S => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveRefAddress_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[5][4]_i_1_n_5\,
      Q => \waveRefAddress[5]\(3),
      R => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveRefAddress_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[5][4]_i_1_n_4\,
      Q => \waveRefAddress[5]\(4),
      R => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveRefAddress_reg[5][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveRefAddress_reg[5][4]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[5][4]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[5][4]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[5][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \MemoryAddress_reg_n_0_[3]\,
      DI(1) => \MemoryAddress_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => \waveRefAddress_reg[5][4]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[5][4]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[5][4]_i_1_n_6\,
      O(0) => \NLW_waveRefAddress_reg[5][4]_i_1_O_UNCONNECTED\(0),
      S(3) => \MemoryAddress_reg_n_0_[4]\,
      S(2) => \waveRefAddress[5][4]_i_2_n_0\,
      S(1) => \waveRefAddress[5][4]_i_3_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[1]\
    );
\waveRefAddress_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[5][8]_i_1_n_7\,
      Q => \waveRefAddress[5]\(5),
      R => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveRefAddress_reg[5][6]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[5][8]_i_1_n_6\,
      Q => \waveRefAddress[5]\(6),
      S => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveRefAddress_reg[5][7]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[5][8]_i_1_n_5\,
      Q => \waveRefAddress[5]\(7),
      S => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveRefAddress_reg[5][8]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[5][8]_i_1_n_4\,
      Q => \waveRefAddress[5]\(8),
      S => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveRefAddress_reg[5][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[5][4]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[5][8]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[5][8]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[5][8]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[5][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[8]\,
      DI(2 downto 1) => B"00",
      DI(0) => \MemoryAddress_reg_n_0_[5]\,
      O(3) => \waveRefAddress_reg[5][8]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[5][8]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[5][8]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[5][8]_i_1_n_7\,
      S(3) => \waveRefAddress[5][8]_i_2_n_0\,
      S(2) => \MemoryAddress_reg_n_0_[7]\,
      S(1) => \MemoryAddress_reg_n_0_[6]\,
      S(0) => \waveRefAddress[5][8]_i_3_n_0\
    );
\waveRefAddress_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[5][11]_i_2_n_7\,
      Q => \waveRefAddress[5]\(9),
      R => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveRefAddress_reg[6][0]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[0]\,
      Q => \waveRefAddress[6]\(0),
      S => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveRefAddress_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[6][11]_i_2_n_7\,
      Q => \waveRefAddress[6]\(10),
      R => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveRefAddress_reg[6][11]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[6][11]_i_2_n_6\,
      Q => \waveRefAddress[6]\(11),
      S => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveRefAddress_reg[6][11]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[6][11]_i_16_n_0\,
      CO(3) => \waveRefAddress_reg[6][11]_i_15_n_0\,
      CO(2) => \waveRefAddress_reg[6][11]_i_15_n_1\,
      CO(1) => \waveRefAddress_reg[6][11]_i_15_n_2\,
      CO(0) => \waveRefAddress_reg[6][11]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[21]\,
      DI(2) => \MemoryAddress_reg_n_0_[20]\,
      DI(1) => \MemoryAddress_reg_n_0_[19]\,
      DI(0) => \MemoryAddress_reg_n_0_[18]\,
      O(3) => \waveRefAddress_reg[6][11]_i_15_n_4\,
      O(2) => \waveRefAddress_reg[6][11]_i_15_n_5\,
      O(1) => \waveRefAddress_reg[6][11]_i_15_n_6\,
      O(0) => \waveRefAddress_reg[6][11]_i_15_n_7\,
      S(3) => \waveRefAddress[6][11]_i_23_n_0\,
      S(2) => \waveRefAddress[6][11]_i_24_n_0\,
      S(1) => \waveRefAddress[6][11]_i_25_n_0\,
      S(0) => \waveRefAddress[6][11]_i_26_n_0\
    );
\waveRefAddress_reg[6][11]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[6][11]_i_4_n_0\,
      CO(3) => \waveRefAddress_reg[6][11]_i_16_n_0\,
      CO(2) => \waveRefAddress_reg[6][11]_i_16_n_1\,
      CO(1) => \waveRefAddress_reg[6][11]_i_16_n_2\,
      CO(0) => \waveRefAddress_reg[6][11]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[17]\,
      DI(2) => \MemoryAddress_reg_n_0_[16]\,
      DI(1) => \MemoryAddress_reg_n_0_[15]\,
      DI(0) => \MemoryAddress_reg_n_0_[14]\,
      O(3) => \waveRefAddress_reg[6][11]_i_16_n_4\,
      O(2) => \waveRefAddress_reg[6][11]_i_16_n_5\,
      O(1) => \waveRefAddress_reg[6][11]_i_16_n_6\,
      O(0) => \waveRefAddress_reg[6][11]_i_16_n_7\,
      S(3) => \waveRefAddress[6][11]_i_27_n_0\,
      S(2) => \waveRefAddress[6][11]_i_28_n_0\,
      S(1) => \waveRefAddress[6][11]_i_29_n_0\,
      S(0) => \waveRefAddress[6][11]_i_30_n_0\
    );
\waveRefAddress_reg[6][11]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[6][11]_i_15_n_0\,
      CO(3) => \waveRefAddress_reg[6][11]_i_17_n_0\,
      CO(2) => \waveRefAddress_reg[6][11]_i_17_n_1\,
      CO(1) => \waveRefAddress_reg[6][11]_i_17_n_2\,
      CO(0) => \waveRefAddress_reg[6][11]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[25]\,
      DI(2) => \MemoryAddress_reg_n_0_[24]\,
      DI(1) => \MemoryAddress_reg_n_0_[23]\,
      DI(0) => \MemoryAddress_reg_n_0_[22]\,
      O(3) => \waveRefAddress_reg[6][11]_i_17_n_4\,
      O(2) => \waveRefAddress_reg[6][11]_i_17_n_5\,
      O(1) => \waveRefAddress_reg[6][11]_i_17_n_6\,
      O(0) => \waveRefAddress_reg[6][11]_i_17_n_7\,
      S(3) => \waveRefAddress[6][11]_i_31_n_0\,
      S(2) => \waveRefAddress[6][11]_i_32_n_0\,
      S(1) => \waveRefAddress[6][11]_i_33_n_0\,
      S(0) => \waveRefAddress[6][11]_i_34_n_0\
    );
\waveRefAddress_reg[6][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[6][9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_waveRefAddress_reg[6][11]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \waveRefAddress_reg[6][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[10]\,
      O(3 downto 2) => \NLW_waveRefAddress_reg[6][11]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \waveRefAddress_reg[6][11]_i_2_n_6\,
      O(0) => \waveRefAddress_reg[6][11]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \MemoryAddress_reg_n_0_[11]\,
      S(0) => \waveRefAddress[6][11]_i_8_n_0\
    );
\waveRefAddress_reg[6][11]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[6][11]_i_17_n_0\,
      CO(3) => \waveRefAddress_reg[6][11]_i_22_n_0\,
      CO(2) => \waveRefAddress_reg[6][11]_i_22_n_1\,
      CO(1) => \waveRefAddress_reg[6][11]_i_22_n_2\,
      CO(0) => \waveRefAddress_reg[6][11]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[29]\,
      DI(2) => \MemoryAddress_reg_n_0_[28]\,
      DI(1) => \MemoryAddress_reg_n_0_[27]\,
      DI(0) => \MemoryAddress_reg_n_0_[26]\,
      O(3) => \waveRefAddress_reg[6][11]_i_22_n_4\,
      O(2) => \waveRefAddress_reg[6][11]_i_22_n_5\,
      O(1) => \waveRefAddress_reg[6][11]_i_22_n_6\,
      O(0) => \waveRefAddress_reg[6][11]_i_22_n_7\,
      S(3) => \waveRefAddress[6][11]_i_37_n_0\,
      S(2) => \waveRefAddress[6][11]_i_38_n_0\,
      S(1) => \waveRefAddress[6][11]_i_39_n_0\,
      S(0) => \waveRefAddress[6][11]_i_40_n_0\
    );
\waveRefAddress_reg[6][11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[6][11]_i_9_n_0\,
      CO(3) => \waveRefAddress_reg[6][11]_i_3_n_0\,
      CO(2) => \waveRefAddress_reg[6][11]_i_3_n_1\,
      CO(1) => \waveRefAddress_reg[6][11]_i_3_n_2\,
      CO(0) => \waveRefAddress_reg[6][11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \MemoryAddress_reg_n_0_[8]\,
      DI(1) => '0',
      DI(0) => \MemoryAddress_reg_n_0_[6]\,
      O(3) => \waveRefAddress_reg[6][11]_i_3_n_4\,
      O(2) => \waveRefAddress_reg[6][11]_i_3_n_5\,
      O(1) => \waveRefAddress_reg[6][11]_i_3_n_6\,
      O(0) => \waveRefAddress_reg[6][11]_i_3_n_7\,
      S(3) => \MemoryAddress_reg_n_0_[9]\,
      S(2) => \waveRefAddress[6][11]_i_10_n_0\,
      S(1) => \MemoryAddress_reg_n_0_[7]\,
      S(0) => \waveRefAddress[6][11]_i_11_n_0\
    );
\waveRefAddress_reg[6][11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[6][11]_i_3_n_0\,
      CO(3) => \waveRefAddress_reg[6][11]_i_4_n_0\,
      CO(2) => \waveRefAddress_reg[6][11]_i_4_n_1\,
      CO(1) => \waveRefAddress_reg[6][11]_i_4_n_2\,
      CO(0) => \waveRefAddress_reg[6][11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[10]\,
      O(3) => \waveRefAddress_reg[6][11]_i_4_n_4\,
      O(2) => \waveRefAddress_reg[6][11]_i_4_n_5\,
      O(1) => \waveRefAddress_reg[6][11]_i_4_n_6\,
      O(0) => \waveRefAddress_reg[6][11]_i_4_n_7\,
      S(3) => \MemoryAddress_reg_n_0_[13]\,
      S(2) => \MemoryAddress_reg_n_0_[12]\,
      S(1) => \MemoryAddress_reg_n_0_[11]\,
      S(0) => \waveRefAddress[6][11]_i_12_n_0\
    );
\waveRefAddress_reg[6][11]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[6][11]_i_22_n_0\,
      CO(3 downto 1) => \NLW_waveRefAddress_reg[6][11]_i_41_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \waveRefAddress_reg[6][11]_i_41_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[30]\,
      O(3 downto 2) => \NLW_waveRefAddress_reg[6][11]_i_41_O_UNCONNECTED\(3 downto 2),
      O(1) => \waveRefAddress_reg[6][11]_i_41_n_6\,
      O(0) => \waveRefAddress_reg[6][11]_i_41_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \waveRefAddress[6][11]_i_42_n_0\,
      S(0) => \waveRefAddress[6][11]_i_43_n_0\
    );
\waveRefAddress_reg[6][11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveRefAddress_reg[6][11]_i_9_n_0\,
      CO(2) => \waveRefAddress_reg[6][11]_i_9_n_1\,
      CO(1) => \waveRefAddress_reg[6][11]_i_9_n_2\,
      CO(0) => \waveRefAddress_reg[6][11]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[5]\,
      DI(2) => '0',
      DI(1) => \MemoryAddress_reg_n_0_[3]\,
      DI(0) => '0',
      O(3) => \waveRefAddress_reg[6][11]_i_9_n_4\,
      O(2) => \waveRefAddress_reg[6][11]_i_9_n_5\,
      O(1) => \waveRefAddress_reg[6][11]_i_9_n_6\,
      O(0) => \NLW_waveRefAddress_reg[6][11]_i_9_O_UNCONNECTED\(0),
      S(3) => \waveRefAddress[6][11]_i_20_n_0\,
      S(2) => \MemoryAddress_reg_n_0_[4]\,
      S(1) => \waveRefAddress[6][11]_i_21_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[2]\
    );
\waveRefAddress_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[1]\,
      Q => \waveRefAddress[6]\(1),
      R => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveRefAddress_reg[6][2]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[2]\,
      Q => \waveRefAddress[6]\(2),
      S => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveRefAddress_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[6][5]_i_1_n_6\,
      Q => \waveRefAddress[6]\(3),
      R => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveRefAddress_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[6][5]_i_1_n_5\,
      Q => \waveRefAddress[6]\(4),
      R => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveRefAddress_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[6][5]_i_1_n_4\,
      Q => \waveRefAddress[6]\(5),
      R => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveRefAddress_reg[6][5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveRefAddress_reg[6][5]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[6][5]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[6][5]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[6][5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[5]\,
      DI(2) => '0',
      DI(1) => \MemoryAddress_reg_n_0_[3]\,
      DI(0) => '0',
      O(3) => \waveRefAddress_reg[6][5]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[6][5]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[6][5]_i_1_n_6\,
      O(0) => \NLW_waveRefAddress_reg[6][5]_i_1_O_UNCONNECTED\(0),
      S(3) => \waveRefAddress[6][5]_i_2_n_0\,
      S(2) => \MemoryAddress_reg_n_0_[4]\,
      S(1) => \waveRefAddress[6][5]_i_3_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[2]\
    );
\waveRefAddress_reg[6][6]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[6][9]_i_1_n_7\,
      Q => \waveRefAddress[6]\(6),
      S => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveRefAddress_reg[6][7]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[6][9]_i_1_n_6\,
      Q => \waveRefAddress[6]\(7),
      S => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveRefAddress_reg[6][8]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[6][9]_i_1_n_5\,
      Q => \waveRefAddress[6]\(8),
      S => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveRefAddress_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveRefAddress_reg[6][9]_i_1_n_4\,
      Q => \waveRefAddress[6]\(9),
      R => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveRefAddress_reg[6][9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveRefAddress_reg[6][5]_i_1_n_0\,
      CO(3) => \waveRefAddress_reg[6][9]_i_1_n_0\,
      CO(2) => \waveRefAddress_reg[6][9]_i_1_n_1\,
      CO(1) => \waveRefAddress_reg[6][9]_i_1_n_2\,
      CO(0) => \waveRefAddress_reg[6][9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \MemoryAddress_reg_n_0_[8]\,
      DI(1) => '0',
      DI(0) => \MemoryAddress_reg_n_0_[6]\,
      O(3) => \waveRefAddress_reg[6][9]_i_1_n_4\,
      O(2) => \waveRefAddress_reg[6][9]_i_1_n_5\,
      O(1) => \waveRefAddress_reg[6][9]_i_1_n_6\,
      O(0) => \waveRefAddress_reg[6][9]_i_1_n_7\,
      S(3) => \MemoryAddress_reg_n_0_[9]\,
      S(2) => \waveRefAddress[6][9]_i_2_n_0\,
      S(1) => \MemoryAddress_reg_n_0_[7]\,
      S(0) => \waveRefAddress[6][9]_i_3_n_0\
    );
\waveXAddress[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF444444F4"
    )
        port map (
      I0 => \waveXAddress[0][11]_i_2_n_0\,
      I1 => \MemoryAddress_reg_n_0_[11]\,
      I2 => \MemoryAddress[31]_i_2_n_0\,
      I3 => \waveXAddress[0][11]_i_3_n_0\,
      I4 => \waveXAddress[0][11]_i_4_n_0\,
      I5 => \MemoryAddress[31]_i_3_n_0\,
      O => \waveXAddress[0][11]_i_1_n_0\
    );
\waveXAddress[0][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[10]\,
      I1 => \MemoryAddress_reg_n_0_[9]\,
      I2 => \MemoryAddress_reg_n_0_[6]\,
      I3 => \MemoryAddress_reg_n_0_[8]\,
      I4 => \MemoryAddress_reg_n_0_[7]\,
      I5 => \waveXAddress[0][11]_i_5_n_0\,
      O => \waveXAddress[0][11]_i_2_n_0\
    );
\waveXAddress[0][11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[10]\,
      I1 => \MemoryAddress_reg_n_0_[9]\,
      I2 => \MemoryAddress_reg_n_0_[6]\,
      I3 => \MemoryAddress_reg_n_0_[7]\,
      O => \waveXAddress[0][11]_i_3_n_0\
    );
\waveXAddress[0][11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[29]\,
      I1 => \MemoryAddress_reg_n_0_[30]\,
      I2 => \MemoryAddress_reg_n_0_[21]\,
      I3 => \MemoryAddress_reg_n_0_[22]\,
      O => \waveXAddress[0][11]_i_4_n_0\
    );
\waveXAddress[0][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[0]\,
      I1 => \MemoryAddress_reg_n_0_[1]\,
      I2 => \MemoryAddress_reg_n_0_[2]\,
      I3 => \MemoryAddress_reg_n_0_[5]\,
      I4 => \MemoryAddress_reg_n_0_[4]\,
      I5 => \MemoryAddress_reg_n_0_[3]\,
      O => \waveXAddress[0][11]_i_5_n_0\
    );
\waveXAddress[1][11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[10]\,
      O => \waveXAddress[1][11]_i_2_n_0\
    );
\waveXAddress[1][11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[9]\,
      O => \waveXAddress[1][11]_i_3_n_0\
    );
\waveXAddress[1][4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[4]\,
      O => \waveXAddress[1][4]_i_2_n_0\
    );
\waveXAddress[1][4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[3]\,
      O => \waveXAddress[1][4]_i_3_n_0\
    );
\waveXAddress[1][4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[2]\,
      O => \waveXAddress[1][4]_i_4_n_0\
    );
\waveXAddress[1][8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveXAddress[1][8]_i_2_n_0\
    );
\waveXAddress[2][11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[11]\,
      O => \waveXAddress[2][11]_i_2_n_0\
    );
\waveXAddress[2][11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[10]\,
      O => \waveXAddress[2][11]_i_3_n_0\
    );
\waveXAddress[2][5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveXAddress[2][5]_i_2_n_0\
    );
\waveXAddress[2][5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[4]\,
      O => \waveXAddress[2][5]_i_3_n_0\
    );
\waveXAddress[2][5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[3]\,
      O => \waveXAddress[2][5]_i_4_n_0\
    );
\waveXAddress[2][9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[6]\,
      O => \waveXAddress[2][9]_i_2_n_0\
    );
\waveXAddress[3][11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[9]\,
      O => \waveXAddress[3][11]_i_2_n_0\
    );
\waveXAddress[3][4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[4]\,
      O => \waveXAddress[3][4]_i_2_n_0\
    );
\waveXAddress[3][4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[2]\,
      O => \waveXAddress[3][4]_i_3_n_0\
    );
\waveXAddress[3][8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[7]\,
      O => \waveXAddress[3][8]_i_2_n_0\
    );
\waveXAddress[3][8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveXAddress[3][8]_i_3_n_0\
    );
\waveXAddress[4][10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[7]\,
      O => \waveXAddress[4][10]_i_2_n_0\
    );
\waveXAddress[4][11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[11]\,
      O => \waveXAddress[4][11]_i_2_n_0\
    );
\waveXAddress[4][3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[6]\,
      O => \waveXAddress[4][3]_i_2_n_0\
    );
\waveXAddress[4][3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveXAddress[4][3]_i_3_n_0\
    );
\waveXAddress[4][3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[4]\,
      O => \waveXAddress[4][3]_i_4_n_0\
    );
\waveXAddress[4][6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[6]\,
      O => \waveXAddress[4][6]_i_2_n_0\
    );
\waveXAddress[4][6]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveXAddress[4][6]_i_3_n_0\
    );
\waveXAddress[4][6]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[4]\,
      O => \waveXAddress[4][6]_i_4_n_0\
    );
\waveXAddress[5][11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[11]\,
      O => \waveXAddress[5][11]_i_2_n_0\
    );
\waveXAddress[5][11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[10]\,
      O => \waveXAddress[5][11]_i_3_n_0\
    );
\waveXAddress[5][11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[9]\,
      O => \waveXAddress[5][11]_i_4_n_0\
    );
\waveXAddress[5][1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[4]\,
      O => \waveXAddress[5][1]_i_2_n_0\
    );
\waveXAddress[5][1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[3]\,
      O => \waveXAddress[5][1]_i_3_n_0\
    );
\waveXAddress[5][1]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[2]\,
      O => \waveXAddress[5][1]_i_4_n_0\
    );
\waveXAddress[5][4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[3]\,
      O => \waveXAddress[5][4]_i_2_n_0\
    );
\waveXAddress[5][4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[2]\,
      O => \waveXAddress[5][4]_i_3_n_0\
    );
\waveXAddress[5][8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[8]\,
      O => \waveXAddress[5][8]_i_2_n_0\
    );
\waveXAddress[5][8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveXAddress[5][8]_i_3_n_0\
    );
\waveXAddress[6][11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[10]\,
      O => \waveXAddress[6][11]_i_2_n_0\
    );
\waveXAddress[6][2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveXAddress[6][2]_i_2_n_0\
    );
\waveXAddress[6][2]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[4]\,
      O => \waveXAddress[6][2]_i_3_n_0\
    );
\waveXAddress[6][2]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[3]\,
      O => \waveXAddress[6][2]_i_4_n_0\
    );
\waveXAddress[6][5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveXAddress[6][5]_i_2_n_0\
    );
\waveXAddress[6][5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[3]\,
      O => \waveXAddress[6][5]_i_3_n_0\
    );
\waveXAddress[6][9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[8]\,
      O => \waveXAddress[6][9]_i_2_n_0\
    );
\waveXAddress[6][9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[6]\,
      O => \waveXAddress[6][9]_i_3_n_0\
    );
\waveXAddress[7][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFD00"
    )
        port map (
      I0 => \waveXAddress[7][11]_i_3_n_0\,
      I1 => \waveXAddress_reg[7][11]_i_4_n_7\,
      I2 => \waveXAddress_reg[7][11]_i_4_n_6\,
      I3 => \waveXAddress_reg[7][11]_i_4_n_5\,
      I4 => \waveXAddress[7][11]_i_5_n_0\,
      I5 => \waveXAddress[7][11]_i_6_n_0\,
      O => \waveXAddress[7][11]_i_1_n_0\
    );
\waveXAddress[7][11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \waveXAddress_reg[7][11]_i_10_n_5\,
      I1 => \waveXAddress_reg[7][11]_i_10_n_4\,
      I2 => \waveXAddress_reg[7][11]_i_9_n_7\,
      O => \waveXAddress[7][11]_i_11_n_0\
    );
\waveXAddress[7][11]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[12]\,
      O => \waveXAddress[7][11]_i_12_n_0\
    );
\waveXAddress[7][11]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[11]\,
      O => \waveXAddress[7][11]_i_13_n_0\
    );
\waveXAddress[7][11]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[9]\,
      O => \waveXAddress[7][11]_i_14_n_0\
    );
\waveXAddress[7][11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveXAddress_reg[7][11]_i_25_n_6\,
      I1 => \waveXAddress_reg[7][11]_i_25_n_5\,
      I2 => \waveXAddress_reg[7][11]_i_16_n_6\,
      I3 => \waveXAddress_reg[7][11]_i_26_n_7\,
      O => \waveXAddress[7][11]_i_15_n_0\
    );
\waveXAddress[7][11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveXAddress_reg[7][11]_i_26_n_4\,
      I1 => \waveXAddress_reg[7][11]_i_18_n_6\,
      I2 => \waveXAddress_reg[7][11]_i_26_n_6\,
      I3 => \waveXAddress_reg[7][11]_i_17_n_6\,
      I4 => \waveXAddress[7][11]_i_38_n_0\,
      I5 => \waveXAddress[7][11]_i_39_n_0\,
      O => \waveXAddress[7][11]_i_19_n_0\
    );
\waveXAddress[7][11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveXAddress_reg[7][11]_i_9_n_7\,
      I1 => \waveXAddress_reg[7][11]_i_10_n_4\,
      I2 => \waveXAddress_reg[7][11]_i_10_n_5\,
      I3 => \waveXAddress_reg[7][11]_i_4_n_5\,
      I4 => \waveXAddress_reg[7][11]_i_9_n_5\,
      I5 => \waveXAddress_reg[7][11]_i_10_n_6\,
      O => \waveXAddress[7][11]_i_20_n_0\
    );
\waveXAddress[7][11]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[8]\,
      O => \waveXAddress[7][11]_i_21_n_0\
    );
\waveXAddress[7][11]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[7]\,
      O => \waveXAddress[7][11]_i_22_n_0\
    );
\waveXAddress[7][11]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveXAddress[7][11]_i_23_n_0\
    );
\waveXAddress[7][11]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[2]\,
      O => \waveXAddress[7][11]_i_24_n_0\
    );
\waveXAddress[7][11]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[16]\,
      O => \waveXAddress[7][11]_i_27_n_0\
    );
\waveXAddress[7][11]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[15]\,
      O => \waveXAddress[7][11]_i_28_n_0\
    );
\waveXAddress[7][11]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[13]\,
      O => \waveXAddress[7][11]_i_29_n_0\
    );
\waveXAddress[7][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7FFFFF7FFF"
    )
        port map (
      I0 => \waveXAddress_reg[7][11]_i_9_n_5\,
      I1 => \waveXAddress_reg[7][11]_i_9_n_6\,
      I2 => \waveXAddress_reg[7][11]_i_9_n_4\,
      I3 => \waveXAddress_reg[7][11]_i_10_n_6\,
      I4 => \MemoryAddress[31]_i_4_n_0\,
      I5 => \waveXAddress[7][11]_i_11_n_0\,
      O => \waveXAddress[7][11]_i_3_n_0\
    );
\waveXAddress[7][11]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[20]\,
      O => \waveXAddress[7][11]_i_30_n_0\
    );
\waveXAddress[7][11]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[19]\,
      O => \waveXAddress[7][11]_i_31_n_0\
    );
\waveXAddress[7][11]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[18]\,
      O => \waveXAddress[7][11]_i_32_n_0\
    );
\waveXAddress[7][11]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[17]\,
      O => \waveXAddress[7][11]_i_33_n_0\
    );
\waveXAddress[7][11]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[24]\,
      O => \waveXAddress[7][11]_i_34_n_0\
    );
\waveXAddress[7][11]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[23]\,
      O => \waveXAddress[7][11]_i_35_n_0\
    );
\waveXAddress[7][11]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[22]\,
      O => \waveXAddress[7][11]_i_36_n_0\
    );
\waveXAddress[7][11]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[21]\,
      O => \waveXAddress[7][11]_i_37_n_0\
    );
\waveXAddress[7][11]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveXAddress_reg[7][11]_i_4_n_4\,
      I1 => \waveXAddress_reg[7][11]_i_26_n_5\,
      I2 => \waveXAddress_reg[7][11]_i_16_n_4\,
      I3 => \waveXAddress_reg[7][11]_i_25_n_7\,
      O => \waveXAddress[7][11]_i_38_n_0\
    );
\waveXAddress[7][11]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \waveXAddress_reg[7][11]_i_16_n_7\,
      I1 => \waveXAddress_reg[7][11]_i_18_n_4\,
      I2 => \waveXAddress_reg[7][11]_i_17_n_7\,
      I3 => \waveXAddress_reg[7][11]_i_17_n_4\,
      O => \waveXAddress[7][11]_i_39_n_0\
    );
\waveXAddress[7][11]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[31]\,
      O => \waveXAddress[7][11]_i_40_n_0\
    );
\waveXAddress[7][11]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[30]\,
      O => \waveXAddress[7][11]_i_41_n_0\
    );
\waveXAddress[7][11]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[29]\,
      O => \waveXAddress[7][11]_i_42_n_0\
    );
\waveXAddress[7][11]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[28]\,
      O => \waveXAddress[7][11]_i_43_n_0\
    );
\waveXAddress[7][11]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[27]\,
      O => \waveXAddress[7][11]_i_44_n_0\
    );
\waveXAddress[7][11]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[26]\,
      O => \waveXAddress[7][11]_i_45_n_0\
    );
\waveXAddress[7][11]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[25]\,
      O => \waveXAddress[7][11]_i_46_n_0\
    );
\waveXAddress[7][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waveXAddress[7][11]_i_15_n_0\,
      I1 => \waveXAddress_reg[7][11]_i_16_n_5\,
      I2 => \waveXAddress_reg[7][11]_i_17_n_5\,
      I3 => \waveXAddress_reg[7][11]_i_18_n_7\,
      I4 => \waveXAddress_reg[7][11]_i_18_n_5\,
      I5 => \waveXAddress[7][11]_i_19_n_0\,
      O => \waveXAddress[7][11]_i_5_n_0\
    );
\waveXAddress[7][11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \waveXAddress_reg[7][11]_i_4_n_7\,
      I1 => \waveXAddress_reg[7][11]_i_4_n_6\,
      I2 => \waveXAddress_reg[7][11]_i_9_n_6\,
      I3 => \waveXAddress_reg[7][11]_i_9_n_4\,
      I4 => \MemoryAddress[31]_i_4_n_0\,
      I5 => \waveXAddress[7][11]_i_20_n_0\,
      O => \waveXAddress[7][11]_i_6_n_0\
    );
\waveXAddress[7][11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[11]\,
      O => \waveXAddress[7][11]_i_7_n_0\
    );
\waveXAddress[7][11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[9]\,
      O => \waveXAddress[7][11]_i_8_n_0\
    );
\waveXAddress[7][4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[2]\,
      O => \waveXAddress[7][4]_i_2_n_0\
    );
\waveXAddress[7][8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[8]\,
      O => \waveXAddress[7][8]_i_2_n_0\
    );
\waveXAddress[7][8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[7]\,
      O => \waveXAddress[7][8]_i_3_n_0\
    );
\waveXAddress[7][8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MemoryAddress_reg_n_0_[5]\,
      O => \waveXAddress[7][8]_i_4_n_0\
    );
\waveXAddress_reg[0][0]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[0]\,
      Q => \waveYAddress[0]\(0),
      S => \waveXAddress[0][11]_i_1_n_0\
    );
\waveXAddress_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[10]\,
      Q => \waveYAddress[0]\(10),
      R => \waveXAddress[0][11]_i_1_n_0\
    );
\waveXAddress_reg[0][11]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[11]\,
      Q => \waveYAddress[0]\(11),
      S => \waveXAddress[0][11]_i_1_n_0\
    );
\waveXAddress_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[1]\,
      Q => \waveYAddress[0]\(1),
      R => \waveXAddress[0][11]_i_1_n_0\
    );
\waveXAddress_reg[0][2]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[2]\,
      Q => \waveYAddress[0]\(2),
      S => \waveXAddress[0][11]_i_1_n_0\
    );
\waveXAddress_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[3]\,
      Q => \waveYAddress[0]\(3),
      R => \waveXAddress[0][11]_i_1_n_0\
    );
\waveXAddress_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[4]\,
      Q => \waveYAddress[0]\(4),
      R => \waveXAddress[0][11]_i_1_n_0\
    );
\waveXAddress_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[5]\,
      Q => \waveYAddress[0]\(5),
      R => \waveXAddress[0][11]_i_1_n_0\
    );
\waveXAddress_reg[0][6]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[6]\,
      Q => \waveYAddress[0]\(6),
      S => \waveXAddress[0][11]_i_1_n_0\
    );
\waveXAddress_reg[0][7]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[7]\,
      Q => \waveYAddress[0]\(7),
      S => \waveXAddress[0][11]_i_1_n_0\
    );
\waveXAddress_reg[0][8]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[8]\,
      Q => \waveYAddress[0]\(8),
      S => \waveXAddress[0][11]_i_1_n_0\
    );
\waveXAddress_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[9]\,
      Q => \waveYAddress[0]\(9),
      R => \waveXAddress[0][11]_i_1_n_0\
    );
\waveXAddress_reg[1][0]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[0]\,
      Q => \waveRefAddress[1]\(0),
      S => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveXAddress_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[1][11]_i_1_n_6\,
      Q => Q(8),
      R => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveXAddress_reg[1][11]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[1][11]_i_1_n_5\,
      Q => Q(9),
      S => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveXAddress_reg[1][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[1][8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_waveXAddress_reg[1][11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \waveXAddress_reg[1][11]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[1][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \MemoryAddress_reg_n_0_[10]\,
      DI(0) => \MemoryAddress_reg_n_0_[9]\,
      O(3) => \NLW_waveXAddress_reg[1][11]_i_1_O_UNCONNECTED\(3),
      O(2) => \waveXAddress_reg[1][11]_i_1_n_5\,
      O(1) => \waveXAddress_reg[1][11]_i_1_n_6\,
      O(0) => \waveXAddress_reg[1][11]_i_1_n_7\,
      S(3) => '0',
      S(2) => \MemoryAddress_reg_n_0_[11]\,
      S(1) => \waveXAddress[1][11]_i_2_n_0\,
      S(0) => \waveXAddress[1][11]_i_3_n_0\
    );
\waveXAddress_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[1]\,
      Q => \waveRefAddress[1]\(1),
      R => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveXAddress_reg[1][2]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[1][4]_i_1_n_6\,
      Q => Q(0),
      S => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveXAddress_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[1][4]_i_1_n_5\,
      Q => Q(1),
      R => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveXAddress_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[1][4]_i_1_n_4\,
      Q => Q(2),
      R => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveXAddress_reg[1][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveXAddress_reg[1][4]_i_1_n_0\,
      CO(2) => \waveXAddress_reg[1][4]_i_1_n_1\,
      CO(1) => \waveXAddress_reg[1][4]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[1][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[4]\,
      DI(2) => \MemoryAddress_reg_n_0_[3]\,
      DI(1) => \MemoryAddress_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => \waveXAddress_reg[1][4]_i_1_n_4\,
      O(2) => \waveXAddress_reg[1][4]_i_1_n_5\,
      O(1) => \waveXAddress_reg[1][4]_i_1_n_6\,
      O(0) => \NLW_waveXAddress_reg[1][4]_i_1_O_UNCONNECTED\(0),
      S(3) => \waveXAddress[1][4]_i_2_n_0\,
      S(2) => \waveXAddress[1][4]_i_3_n_0\,
      S(1) => \waveXAddress[1][4]_i_4_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[1]\
    );
\waveXAddress_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[1][8]_i_1_n_7\,
      Q => Q(3),
      R => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveXAddress_reg[1][6]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[1][8]_i_1_n_6\,
      Q => Q(4),
      S => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveXAddress_reg[1][7]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[1][8]_i_1_n_5\,
      Q => Q(5),
      S => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveXAddress_reg[1][8]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[1][8]_i_1_n_4\,
      Q => Q(6),
      S => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveXAddress_reg[1][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[1][4]_i_1_n_0\,
      CO(3) => \waveXAddress_reg[1][8]_i_1_n_0\,
      CO(2) => \waveXAddress_reg[1][8]_i_1_n_1\,
      CO(1) => \waveXAddress_reg[1][8]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[1][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[5]\,
      O(3) => \waveXAddress_reg[1][8]_i_1_n_4\,
      O(2) => \waveXAddress_reg[1][8]_i_1_n_5\,
      O(1) => \waveXAddress_reg[1][8]_i_1_n_6\,
      O(0) => \waveXAddress_reg[1][8]_i_1_n_7\,
      S(3) => \MemoryAddress_reg_n_0_[8]\,
      S(2) => \MemoryAddress_reg_n_0_[7]\,
      S(1) => \MemoryAddress_reg_n_0_[6]\,
      S(0) => \waveXAddress[1][8]_i_2_n_0\
    );
\waveXAddress_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[1][11]_i_1_n_7\,
      Q => Q(7),
      R => \waveRefAddress[1][11]_i_1_n_0\
    );
\waveXAddress_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[2][11]_i_1_n_7\,
      Q => \waveXAddress_reg[2][11]_0\(7),
      R => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveXAddress_reg[2][11]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[2][11]_i_1_n_6\,
      Q => \waveXAddress_reg[2][11]_0\(8),
      S => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveXAddress_reg[2][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[2][9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_waveXAddress_reg[2][11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \waveXAddress_reg[2][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[10]\,
      O(3 downto 2) => \NLW_waveXAddress_reg[2][11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \waveXAddress_reg[2][11]_i_1_n_6\,
      O(0) => \waveXAddress_reg[2][11]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \waveXAddress[2][11]_i_2_n_0\,
      S(0) => \waveXAddress[2][11]_i_3_n_0\
    );
\waveXAddress_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[2][5]_i_1_n_6\,
      Q => \waveXAddress_reg[2][11]_0\(0),
      R => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveXAddress_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[2][5]_i_1_n_5\,
      Q => \waveXAddress_reg[2][11]_0\(1),
      R => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveXAddress_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[2][5]_i_1_n_4\,
      Q => \waveXAddress_reg[2][11]_0\(2),
      R => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveXAddress_reg[2][5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveXAddress_reg[2][5]_i_1_n_0\,
      CO(2) => \waveXAddress_reg[2][5]_i_1_n_1\,
      CO(1) => \waveXAddress_reg[2][5]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[2][5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[5]\,
      DI(2) => \MemoryAddress_reg_n_0_[4]\,
      DI(1) => \MemoryAddress_reg_n_0_[3]\,
      DI(0) => '0',
      O(3) => \waveXAddress_reg[2][5]_i_1_n_4\,
      O(2) => \waveXAddress_reg[2][5]_i_1_n_5\,
      O(1) => \waveXAddress_reg[2][5]_i_1_n_6\,
      O(0) => \NLW_waveXAddress_reg[2][5]_i_1_O_UNCONNECTED\(0),
      S(3) => \waveXAddress[2][5]_i_2_n_0\,
      S(2) => \waveXAddress[2][5]_i_3_n_0\,
      S(1) => \waveXAddress[2][5]_i_4_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[2]\
    );
\waveXAddress_reg[2][6]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[2][9]_i_1_n_7\,
      Q => \waveXAddress_reg[2][11]_0\(3),
      S => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveXAddress_reg[2][7]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[2][9]_i_1_n_6\,
      Q => \waveXAddress_reg[2][11]_0\(4),
      S => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveXAddress_reg[2][8]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[2][9]_i_1_n_5\,
      Q => \waveXAddress_reg[2][11]_0\(5),
      S => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveXAddress_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[2][9]_i_1_n_4\,
      Q => \waveXAddress_reg[2][11]_0\(6),
      R => \waveRefAddress[2][11]_i_1_n_0\
    );
\waveXAddress_reg[2][9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[2][5]_i_1_n_0\,
      CO(3) => \waveXAddress_reg[2][9]_i_1_n_0\,
      CO(2) => \waveXAddress_reg[2][9]_i_1_n_1\,
      CO(1) => \waveXAddress_reg[2][9]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[2][9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[6]\,
      O(3) => \waveXAddress_reg[2][9]_i_1_n_4\,
      O(2) => \waveXAddress_reg[2][9]_i_1_n_5\,
      O(1) => \waveXAddress_reg[2][9]_i_1_n_6\,
      O(0) => \waveXAddress_reg[2][9]_i_1_n_7\,
      S(3) => \MemoryAddress_reg_n_0_[9]\,
      S(2) => \MemoryAddress_reg_n_0_[8]\,
      S(1) => \MemoryAddress_reg_n_0_[7]\,
      S(0) => \waveXAddress[2][9]_i_2_n_0\
    );
\waveXAddress_reg[3][0]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[0]\,
      Q => \waveRefAddress[3]\(0),
      S => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveXAddress_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[3][11]_i_1_n_6\,
      Q => \waveXAddress_reg[3][11]_0\(8),
      R => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveXAddress_reg[3][11]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[3][11]_i_1_n_5\,
      Q => \waveXAddress_reg[3][11]_0\(9),
      S => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveXAddress_reg[3][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[3][8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_waveXAddress_reg[3][11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \waveXAddress_reg[3][11]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[3][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[9]\,
      O(3) => \NLW_waveXAddress_reg[3][11]_i_1_O_UNCONNECTED\(3),
      O(2) => \waveXAddress_reg[3][11]_i_1_n_5\,
      O(1) => \waveXAddress_reg[3][11]_i_1_n_6\,
      O(0) => \waveXAddress_reg[3][11]_i_1_n_7\,
      S(3) => '0',
      S(2) => \MemoryAddress_reg_n_0_[11]\,
      S(1) => \MemoryAddress_reg_n_0_[10]\,
      S(0) => \waveXAddress[3][11]_i_2_n_0\
    );
\waveXAddress_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[1]\,
      Q => \waveRefAddress[3]\(1),
      R => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveXAddress_reg[3][2]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[3][4]_i_1_n_6\,
      Q => \waveXAddress_reg[3][11]_0\(0),
      S => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveXAddress_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[3][4]_i_1_n_5\,
      Q => \waveXAddress_reg[3][11]_0\(1),
      R => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveXAddress_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[3][4]_i_1_n_4\,
      Q => \waveXAddress_reg[3][11]_0\(2),
      R => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveXAddress_reg[3][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveXAddress_reg[3][4]_i_1_n_0\,
      CO(2) => \waveXAddress_reg[3][4]_i_1_n_1\,
      CO(1) => \waveXAddress_reg[3][4]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[3][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[4]\,
      DI(2) => '0',
      DI(1) => \MemoryAddress_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => \waveXAddress_reg[3][4]_i_1_n_4\,
      O(2) => \waveXAddress_reg[3][4]_i_1_n_5\,
      O(1) => \waveXAddress_reg[3][4]_i_1_n_6\,
      O(0) => \NLW_waveXAddress_reg[3][4]_i_1_O_UNCONNECTED\(0),
      S(3) => \waveXAddress[3][4]_i_2_n_0\,
      S(2) => \MemoryAddress_reg_n_0_[3]\,
      S(1) => \waveXAddress[3][4]_i_3_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[1]\
    );
\waveXAddress_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[3][8]_i_1_n_7\,
      Q => \waveXAddress_reg[3][11]_0\(3),
      R => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveXAddress_reg[3][6]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[3][8]_i_1_n_6\,
      Q => \waveXAddress_reg[3][11]_0\(4),
      S => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveXAddress_reg[3][7]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[3][8]_i_1_n_5\,
      Q => \waveXAddress_reg[3][11]_0\(5),
      S => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveXAddress_reg[3][8]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[3][8]_i_1_n_4\,
      Q => \waveXAddress_reg[3][11]_0\(6),
      S => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveXAddress_reg[3][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[3][4]_i_1_n_0\,
      CO(3) => \waveXAddress_reg[3][8]_i_1_n_0\,
      CO(2) => \waveXAddress_reg[3][8]_i_1_n_1\,
      CO(1) => \waveXAddress_reg[3][8]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[3][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \MemoryAddress_reg_n_0_[7]\,
      DI(1) => '0',
      DI(0) => \MemoryAddress_reg_n_0_[5]\,
      O(3) => \waveXAddress_reg[3][8]_i_1_n_4\,
      O(2) => \waveXAddress_reg[3][8]_i_1_n_5\,
      O(1) => \waveXAddress_reg[3][8]_i_1_n_6\,
      O(0) => \waveXAddress_reg[3][8]_i_1_n_7\,
      S(3) => \MemoryAddress_reg_n_0_[8]\,
      S(2) => \waveXAddress[3][8]_i_2_n_0\,
      S(1) => \MemoryAddress_reg_n_0_[6]\,
      S(0) => \waveXAddress[3][8]_i_3_n_0\
    );
\waveXAddress_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[3][11]_i_1_n_7\,
      Q => \waveXAddress_reg[3][11]_0\(7),
      R => \waveRefAddress[3][11]_i_1_n_0\
    );
\waveXAddress_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[4][10]_i_1_n_4\,
      Q => \waveXAddress_reg[4][11]_0\(7),
      R => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveXAddress_reg[4][10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[4][6]_i_1_n_0\,
      CO(3) => \waveXAddress_reg[4][10]_i_1_n_0\,
      CO(2) => \waveXAddress_reg[4][10]_i_1_n_1\,
      CO(1) => \waveXAddress_reg[4][10]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[4][10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[7]\,
      O(3) => \waveXAddress_reg[4][10]_i_1_n_4\,
      O(2) => \waveXAddress_reg[4][10]_i_1_n_5\,
      O(1) => \waveXAddress_reg[4][10]_i_1_n_6\,
      O(0) => \waveXAddress_reg[4][10]_i_1_n_7\,
      S(3) => \MemoryAddress_reg_n_0_[10]\,
      S(2) => \MemoryAddress_reg_n_0_[9]\,
      S(1) => \MemoryAddress_reg_n_0_[8]\,
      S(0) => \waveXAddress[4][10]_i_2_n_0\
    );
\waveXAddress_reg[4][11]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[4][11]_i_1_n_7\,
      Q => \waveXAddress_reg[4][11]_0\(8),
      S => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveXAddress_reg[4][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[4][10]_i_1_n_0\,
      CO(3 downto 0) => \NLW_waveXAddress_reg[4][11]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_waveXAddress_reg[4][11]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \waveXAddress_reg[4][11]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \waveXAddress[4][11]_i_2_n_0\
    );
\waveXAddress_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[4][3]_i_1_n_7\,
      Q => \waveXAddress_reg[4][11]_0\(0),
      R => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveXAddress_reg[4][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveXAddress_reg[4][3]_i_1_n_0\,
      CO(2) => \waveXAddress_reg[4][3]_i_1_n_1\,
      CO(1) => \waveXAddress_reg[4][3]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[4][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[6]\,
      DI(2) => \MemoryAddress_reg_n_0_[5]\,
      DI(1) => \MemoryAddress_reg_n_0_[4]\,
      DI(0) => '0',
      O(3) => \waveXAddress_reg[4][3]_i_1_n_4\,
      O(2) => \waveXAddress_reg[4][3]_i_1_n_5\,
      O(1) => \waveXAddress_reg[4][3]_i_1_n_6\,
      O(0) => \waveXAddress_reg[4][3]_i_1_n_7\,
      S(3) => \waveXAddress[4][3]_i_2_n_0\,
      S(2) => \waveXAddress[4][3]_i_3_n_0\,
      S(1) => \waveXAddress[4][3]_i_4_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[3]\
    );
\waveXAddress_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[4][6]_i_1_n_6\,
      Q => \waveXAddress_reg[4][11]_0\(1),
      R => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveXAddress_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[4][6]_i_1_n_5\,
      Q => \waveXAddress_reg[4][11]_0\(2),
      R => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveXAddress_reg[4][6]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[4][6]_i_1_n_4\,
      Q => \waveXAddress_reg[4][11]_0\(3),
      S => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveXAddress_reg[4][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveXAddress_reg[4][6]_i_1_n_0\,
      CO(2) => \waveXAddress_reg[4][6]_i_1_n_1\,
      CO(1) => \waveXAddress_reg[4][6]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[4][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[6]\,
      DI(2) => \MemoryAddress_reg_n_0_[5]\,
      DI(1) => \MemoryAddress_reg_n_0_[4]\,
      DI(0) => '0',
      O(3) => \waveXAddress_reg[4][6]_i_1_n_4\,
      O(2) => \waveXAddress_reg[4][6]_i_1_n_5\,
      O(1) => \waveXAddress_reg[4][6]_i_1_n_6\,
      O(0) => \NLW_waveXAddress_reg[4][6]_i_1_O_UNCONNECTED\(0),
      S(3) => \waveXAddress[4][6]_i_2_n_0\,
      S(2) => \waveXAddress[4][6]_i_3_n_0\,
      S(1) => \waveXAddress[4][6]_i_4_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[3]\
    );
\waveXAddress_reg[4][7]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[4][10]_i_1_n_7\,
      Q => \waveXAddress_reg[4][11]_0\(4),
      S => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveXAddress_reg[4][8]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[4][10]_i_1_n_6\,
      Q => \waveXAddress_reg[4][11]_0\(5),
      S => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveXAddress_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[4][10]_i_1_n_5\,
      Q => \waveXAddress_reg[4][11]_0\(6),
      R => \waveRefAddress[4][11]_i_1_n_0\
    );
\waveXAddress_reg[5][0]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[0]\,
      Q => \waveRefAddress[5]\(0),
      S => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveXAddress_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[5][11]_i_1_n_6\,
      Q => \waveXAddress_reg[5][11]_0\(9),
      R => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveXAddress_reg[5][11]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[5][11]_i_1_n_5\,
      Q => \waveXAddress_reg[5][11]_0\(10),
      S => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveXAddress_reg[5][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[5][8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_waveXAddress_reg[5][11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \waveXAddress_reg[5][11]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[5][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \MemoryAddress_reg_n_0_[10]\,
      DI(0) => \MemoryAddress_reg_n_0_[9]\,
      O(3) => \NLW_waveXAddress_reg[5][11]_i_1_O_UNCONNECTED\(3),
      O(2) => \waveXAddress_reg[5][11]_i_1_n_5\,
      O(1) => \waveXAddress_reg[5][11]_i_1_n_6\,
      O(0) => \waveXAddress_reg[5][11]_i_1_n_7\,
      S(3) => '0',
      S(2) => \waveXAddress[5][11]_i_2_n_0\,
      S(1) => \waveXAddress[5][11]_i_3_n_0\,
      S(0) => \waveXAddress[5][11]_i_4_n_0\
    );
\waveXAddress_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[5][1]_i_1_n_7\,
      Q => \waveXAddress_reg[5][11]_0\(0),
      R => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveXAddress_reg[5][1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveXAddress_reg[5][1]_i_1_n_0\,
      CO(2) => \waveXAddress_reg[5][1]_i_1_n_1\,
      CO(1) => \waveXAddress_reg[5][1]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[5][1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[4]\,
      DI(2) => \MemoryAddress_reg_n_0_[3]\,
      DI(1) => \MemoryAddress_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => \waveXAddress_reg[5][1]_i_1_n_4\,
      O(2) => \waveXAddress_reg[5][1]_i_1_n_5\,
      O(1) => \waveXAddress_reg[5][1]_i_1_n_6\,
      O(0) => \waveXAddress_reg[5][1]_i_1_n_7\,
      S(3) => \waveXAddress[5][1]_i_2_n_0\,
      S(2) => \waveXAddress[5][1]_i_3_n_0\,
      S(1) => \waveXAddress[5][1]_i_4_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[1]\
    );
\waveXAddress_reg[5][2]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[5][4]_i_1_n_6\,
      Q => \waveXAddress_reg[5][11]_0\(1),
      S => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveXAddress_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[5][4]_i_1_n_5\,
      Q => \waveXAddress_reg[5][11]_0\(2),
      R => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveXAddress_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[5][4]_i_1_n_4\,
      Q => \waveXAddress_reg[5][11]_0\(3),
      R => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveXAddress_reg[5][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveXAddress_reg[5][4]_i_1_n_0\,
      CO(2) => \waveXAddress_reg[5][4]_i_1_n_1\,
      CO(1) => \waveXAddress_reg[5][4]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[5][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \MemoryAddress_reg_n_0_[3]\,
      DI(1) => \MemoryAddress_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => \waveXAddress_reg[5][4]_i_1_n_4\,
      O(2) => \waveXAddress_reg[5][4]_i_1_n_5\,
      O(1) => \waveXAddress_reg[5][4]_i_1_n_6\,
      O(0) => \NLW_waveXAddress_reg[5][4]_i_1_O_UNCONNECTED\(0),
      S(3) => \MemoryAddress_reg_n_0_[4]\,
      S(2) => \waveXAddress[5][4]_i_2_n_0\,
      S(1) => \waveXAddress[5][4]_i_3_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[1]\
    );
\waveXAddress_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[5][8]_i_1_n_7\,
      Q => \waveXAddress_reg[5][11]_0\(4),
      R => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveXAddress_reg[5][6]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[5][8]_i_1_n_6\,
      Q => \waveXAddress_reg[5][11]_0\(5),
      S => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveXAddress_reg[5][7]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[5][8]_i_1_n_5\,
      Q => \waveXAddress_reg[5][11]_0\(6),
      S => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveXAddress_reg[5][8]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[5][8]_i_1_n_4\,
      Q => \waveXAddress_reg[5][11]_0\(7),
      S => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveXAddress_reg[5][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[5][4]_i_1_n_0\,
      CO(3) => \waveXAddress_reg[5][8]_i_1_n_0\,
      CO(2) => \waveXAddress_reg[5][8]_i_1_n_1\,
      CO(1) => \waveXAddress_reg[5][8]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[5][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[8]\,
      DI(2 downto 1) => B"00",
      DI(0) => \MemoryAddress_reg_n_0_[5]\,
      O(3) => \waveXAddress_reg[5][8]_i_1_n_4\,
      O(2) => \waveXAddress_reg[5][8]_i_1_n_5\,
      O(1) => \waveXAddress_reg[5][8]_i_1_n_6\,
      O(0) => \waveXAddress_reg[5][8]_i_1_n_7\,
      S(3) => \waveXAddress[5][8]_i_2_n_0\,
      S(2) => \MemoryAddress_reg_n_0_[7]\,
      S(1) => \MemoryAddress_reg_n_0_[6]\,
      S(0) => \waveXAddress[5][8]_i_3_n_0\
    );
\waveXAddress_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[5][11]_i_1_n_7\,
      Q => \waveXAddress_reg[5][11]_0\(8),
      R => \waveRefAddress[5][11]_i_1_n_0\
    );
\waveXAddress_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[6][11]_i_1_n_7\,
      Q => \waveXAddress_reg[6][11]_0\(8),
      R => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveXAddress_reg[6][11]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[6][11]_i_1_n_6\,
      Q => \waveXAddress_reg[6][11]_0\(9),
      S => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveXAddress_reg[6][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[6][9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_waveXAddress_reg[6][11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \waveXAddress_reg[6][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[10]\,
      O(3 downto 2) => \NLW_waveXAddress_reg[6][11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \waveXAddress_reg[6][11]_i_1_n_6\,
      O(0) => \waveXAddress_reg[6][11]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \MemoryAddress_reg_n_0_[11]\,
      S(0) => \waveXAddress[6][11]_i_2_n_0\
    );
\waveXAddress_reg[6][2]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[6][2]_i_1_n_7\,
      Q => \waveXAddress_reg[6][11]_0\(0),
      S => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveXAddress_reg[6][2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveXAddress_reg[6][2]_i_1_n_0\,
      CO(2) => \waveXAddress_reg[6][2]_i_1_n_1\,
      CO(1) => \waveXAddress_reg[6][2]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[6][2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[5]\,
      DI(2) => \MemoryAddress_reg_n_0_[4]\,
      DI(1) => \MemoryAddress_reg_n_0_[3]\,
      DI(0) => '0',
      O(3) => \waveXAddress_reg[6][2]_i_1_n_4\,
      O(2) => \waveXAddress_reg[6][2]_i_1_n_5\,
      O(1) => \waveXAddress_reg[6][2]_i_1_n_6\,
      O(0) => \waveXAddress_reg[6][2]_i_1_n_7\,
      S(3) => \waveXAddress[6][2]_i_2_n_0\,
      S(2) => \waveXAddress[6][2]_i_3_n_0\,
      S(1) => \waveXAddress[6][2]_i_4_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[2]\
    );
\waveXAddress_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[6][5]_i_1_n_6\,
      Q => \waveXAddress_reg[6][11]_0\(1),
      R => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveXAddress_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[6][5]_i_1_n_5\,
      Q => \waveXAddress_reg[6][11]_0\(2),
      R => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveXAddress_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[6][5]_i_1_n_4\,
      Q => \waveXAddress_reg[6][11]_0\(3),
      R => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveXAddress_reg[6][5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveXAddress_reg[6][5]_i_1_n_0\,
      CO(2) => \waveXAddress_reg[6][5]_i_1_n_1\,
      CO(1) => \waveXAddress_reg[6][5]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[6][5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[5]\,
      DI(2) => '0',
      DI(1) => \MemoryAddress_reg_n_0_[3]\,
      DI(0) => '0',
      O(3) => \waveXAddress_reg[6][5]_i_1_n_4\,
      O(2) => \waveXAddress_reg[6][5]_i_1_n_5\,
      O(1) => \waveXAddress_reg[6][5]_i_1_n_6\,
      O(0) => \NLW_waveXAddress_reg[6][5]_i_1_O_UNCONNECTED\(0),
      S(3) => \waveXAddress[6][5]_i_2_n_0\,
      S(2) => \MemoryAddress_reg_n_0_[4]\,
      S(1) => \waveXAddress[6][5]_i_3_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[2]\
    );
\waveXAddress_reg[6][6]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[6][9]_i_1_n_7\,
      Q => \waveXAddress_reg[6][11]_0\(4),
      S => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveXAddress_reg[6][7]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[6][9]_i_1_n_6\,
      Q => \waveXAddress_reg[6][11]_0\(5),
      S => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveXAddress_reg[6][8]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[6][9]_i_1_n_5\,
      Q => \waveXAddress_reg[6][11]_0\(6),
      S => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveXAddress_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[6][9]_i_1_n_4\,
      Q => \waveXAddress_reg[6][11]_0\(7),
      R => \waveRefAddress[6][11]_i_1_n_0\
    );
\waveXAddress_reg[6][9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[6][5]_i_1_n_0\,
      CO(3) => \waveXAddress_reg[6][9]_i_1_n_0\,
      CO(2) => \waveXAddress_reg[6][9]_i_1_n_1\,
      CO(1) => \waveXAddress_reg[6][9]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[6][9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \MemoryAddress_reg_n_0_[8]\,
      DI(1) => '0',
      DI(0) => \MemoryAddress_reg_n_0_[6]\,
      O(3) => \waveXAddress_reg[6][9]_i_1_n_4\,
      O(2) => \waveXAddress_reg[6][9]_i_1_n_5\,
      O(1) => \waveXAddress_reg[6][9]_i_1_n_6\,
      O(0) => \waveXAddress_reg[6][9]_i_1_n_7\,
      S(3) => \MemoryAddress_reg_n_0_[9]\,
      S(2) => \waveXAddress[6][9]_i_2_n_0\,
      S(1) => \MemoryAddress_reg_n_0_[7]\,
      S(0) => \waveXAddress[6][9]_i_3_n_0\
    );
\waveXAddress_reg[7][0]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[0]\,
      Q => \waveXAddress_reg[7][11]_0\(0),
      S => \waveXAddress[7][11]_i_1_n_0\
    );
\waveXAddress_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[7][11]_i_2_n_6\,
      Q => \waveXAddress_reg[7][11]_0\(10),
      R => \waveXAddress[7][11]_i_1_n_0\
    );
\waveXAddress_reg[7][11]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[7][11]_i_2_n_5\,
      Q => \waveXAddress_reg[7][11]_0\(11),
      S => \waveXAddress[7][11]_i_1_n_0\
    );
\waveXAddress_reg[7][11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveXAddress_reg[7][11]_i_10_n_0\,
      CO(2) => \waveXAddress_reg[7][11]_i_10_n_1\,
      CO(1) => \waveXAddress_reg[7][11]_i_10_n_2\,
      CO(0) => \waveXAddress_reg[7][11]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \MemoryAddress_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => \waveXAddress_reg[7][11]_i_10_n_4\,
      O(2) => \waveXAddress_reg[7][11]_i_10_n_5\,
      O(1) => \waveXAddress_reg[7][11]_i_10_n_6\,
      O(0) => \NLW_waveXAddress_reg[7][11]_i_10_O_UNCONNECTED\(0),
      S(3) => \MemoryAddress_reg_n_0_[4]\,
      S(2) => \MemoryAddress_reg_n_0_[3]\,
      S(1) => \waveXAddress[7][11]_i_24_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[1]\
    );
\waveXAddress_reg[7][11]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[7][11]_i_4_n_0\,
      CO(3) => \waveXAddress_reg[7][11]_i_16_n_0\,
      CO(2) => \waveXAddress_reg[7][11]_i_16_n_1\,
      CO(1) => \waveXAddress_reg[7][11]_i_16_n_2\,
      CO(0) => \waveXAddress_reg[7][11]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[16]\,
      DI(2) => \MemoryAddress_reg_n_0_[15]\,
      DI(1) => '0',
      DI(0) => \MemoryAddress_reg_n_0_[13]\,
      O(3) => \waveXAddress_reg[7][11]_i_16_n_4\,
      O(2) => \waveXAddress_reg[7][11]_i_16_n_5\,
      O(1) => \waveXAddress_reg[7][11]_i_16_n_6\,
      O(0) => \waveXAddress_reg[7][11]_i_16_n_7\,
      S(3) => \waveXAddress[7][11]_i_27_n_0\,
      S(2) => \waveXAddress[7][11]_i_28_n_0\,
      S(1) => \MemoryAddress_reg_n_0_[14]\,
      S(0) => \waveXAddress[7][11]_i_29_n_0\
    );
\waveXAddress_reg[7][11]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[7][11]_i_16_n_0\,
      CO(3) => \waveXAddress_reg[7][11]_i_17_n_0\,
      CO(2) => \waveXAddress_reg[7][11]_i_17_n_1\,
      CO(1) => \waveXAddress_reg[7][11]_i_17_n_2\,
      CO(0) => \waveXAddress_reg[7][11]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[20]\,
      DI(2) => \MemoryAddress_reg_n_0_[19]\,
      DI(1) => \MemoryAddress_reg_n_0_[18]\,
      DI(0) => \MemoryAddress_reg_n_0_[17]\,
      O(3) => \waveXAddress_reg[7][11]_i_17_n_4\,
      O(2) => \waveXAddress_reg[7][11]_i_17_n_5\,
      O(1) => \waveXAddress_reg[7][11]_i_17_n_6\,
      O(0) => \waveXAddress_reg[7][11]_i_17_n_7\,
      S(3) => \waveXAddress[7][11]_i_30_n_0\,
      S(2) => \waveXAddress[7][11]_i_31_n_0\,
      S(1) => \waveXAddress[7][11]_i_32_n_0\,
      S(0) => \waveXAddress[7][11]_i_33_n_0\
    );
\waveXAddress_reg[7][11]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[7][11]_i_17_n_0\,
      CO(3) => \waveXAddress_reg[7][11]_i_18_n_0\,
      CO(2) => \waveXAddress_reg[7][11]_i_18_n_1\,
      CO(1) => \waveXAddress_reg[7][11]_i_18_n_2\,
      CO(0) => \waveXAddress_reg[7][11]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[24]\,
      DI(2) => \MemoryAddress_reg_n_0_[23]\,
      DI(1) => \MemoryAddress_reg_n_0_[22]\,
      DI(0) => \MemoryAddress_reg_n_0_[21]\,
      O(3) => \waveXAddress_reg[7][11]_i_18_n_4\,
      O(2) => \waveXAddress_reg[7][11]_i_18_n_5\,
      O(1) => \waveXAddress_reg[7][11]_i_18_n_6\,
      O(0) => \waveXAddress_reg[7][11]_i_18_n_7\,
      S(3) => \waveXAddress[7][11]_i_34_n_0\,
      S(2) => \waveXAddress[7][11]_i_35_n_0\,
      S(1) => \waveXAddress[7][11]_i_36_n_0\,
      S(0) => \waveXAddress[7][11]_i_37_n_0\
    );
\waveXAddress_reg[7][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[7][8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_waveXAddress_reg[7][11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \waveXAddress_reg[7][11]_i_2_n_2\,
      CO(0) => \waveXAddress_reg[7][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \MemoryAddress_reg_n_0_[9]\,
      O(3) => \NLW_waveXAddress_reg[7][11]_i_2_O_UNCONNECTED\(3),
      O(2) => \waveXAddress_reg[7][11]_i_2_n_5\,
      O(1) => \waveXAddress_reg[7][11]_i_2_n_6\,
      O(0) => \waveXAddress_reg[7][11]_i_2_n_7\,
      S(3) => '0',
      S(2) => \waveXAddress[7][11]_i_7_n_0\,
      S(1) => \MemoryAddress_reg_n_0_[10]\,
      S(0) => \waveXAddress[7][11]_i_8_n_0\
    );
\waveXAddress_reg[7][11]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[7][11]_i_26_n_0\,
      CO(3 downto 2) => \NLW_waveXAddress_reg[7][11]_i_25_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \waveXAddress_reg[7][11]_i_25_n_2\,
      CO(0) => \waveXAddress_reg[7][11]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \MemoryAddress_reg_n_0_[30]\,
      DI(0) => \MemoryAddress_reg_n_0_[29]\,
      O(3) => \NLW_waveXAddress_reg[7][11]_i_25_O_UNCONNECTED\(3),
      O(2) => \waveXAddress_reg[7][11]_i_25_n_5\,
      O(1) => \waveXAddress_reg[7][11]_i_25_n_6\,
      O(0) => \waveXAddress_reg[7][11]_i_25_n_7\,
      S(3) => '0',
      S(2) => \waveXAddress[7][11]_i_40_n_0\,
      S(1) => \waveXAddress[7][11]_i_41_n_0\,
      S(0) => \waveXAddress[7][11]_i_42_n_0\
    );
\waveXAddress_reg[7][11]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[7][11]_i_18_n_0\,
      CO(3) => \waveXAddress_reg[7][11]_i_26_n_0\,
      CO(2) => \waveXAddress_reg[7][11]_i_26_n_1\,
      CO(1) => \waveXAddress_reg[7][11]_i_26_n_2\,
      CO(0) => \waveXAddress_reg[7][11]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[28]\,
      DI(2) => \MemoryAddress_reg_n_0_[27]\,
      DI(1) => \MemoryAddress_reg_n_0_[26]\,
      DI(0) => \MemoryAddress_reg_n_0_[25]\,
      O(3) => \waveXAddress_reg[7][11]_i_26_n_4\,
      O(2) => \waveXAddress_reg[7][11]_i_26_n_5\,
      O(1) => \waveXAddress_reg[7][11]_i_26_n_6\,
      O(0) => \waveXAddress_reg[7][11]_i_26_n_7\,
      S(3) => \waveXAddress[7][11]_i_43_n_0\,
      S(2) => \waveXAddress[7][11]_i_44_n_0\,
      S(1) => \waveXAddress[7][11]_i_45_n_0\,
      S(0) => \waveXAddress[7][11]_i_46_n_0\
    );
\waveXAddress_reg[7][11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[7][11]_i_9_n_0\,
      CO(3) => \waveXAddress_reg[7][11]_i_4_n_0\,
      CO(2) => \waveXAddress_reg[7][11]_i_4_n_1\,
      CO(1) => \waveXAddress_reg[7][11]_i_4_n_2\,
      CO(0) => \waveXAddress_reg[7][11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[12]\,
      DI(2) => \MemoryAddress_reg_n_0_[11]\,
      DI(1) => '0',
      DI(0) => \MemoryAddress_reg_n_0_[9]\,
      O(3) => \waveXAddress_reg[7][11]_i_4_n_4\,
      O(2) => \waveXAddress_reg[7][11]_i_4_n_5\,
      O(1) => \waveXAddress_reg[7][11]_i_4_n_6\,
      O(0) => \waveXAddress_reg[7][11]_i_4_n_7\,
      S(3) => \waveXAddress[7][11]_i_12_n_0\,
      S(2) => \waveXAddress[7][11]_i_13_n_0\,
      S(1) => \MemoryAddress_reg_n_0_[10]\,
      S(0) => \waveXAddress[7][11]_i_14_n_0\
    );
\waveXAddress_reg[7][11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[7][11]_i_10_n_0\,
      CO(3) => \waveXAddress_reg[7][11]_i_9_n_0\,
      CO(2) => \waveXAddress_reg[7][11]_i_9_n_1\,
      CO(1) => \waveXAddress_reg[7][11]_i_9_n_2\,
      CO(0) => \waveXAddress_reg[7][11]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[8]\,
      DI(2) => \MemoryAddress_reg_n_0_[7]\,
      DI(1) => '0',
      DI(0) => \MemoryAddress_reg_n_0_[5]\,
      O(3) => \waveXAddress_reg[7][11]_i_9_n_4\,
      O(2) => \waveXAddress_reg[7][11]_i_9_n_5\,
      O(1) => \waveXAddress_reg[7][11]_i_9_n_6\,
      O(0) => \waveXAddress_reg[7][11]_i_9_n_7\,
      S(3) => \waveXAddress[7][11]_i_21_n_0\,
      S(2) => \waveXAddress[7][11]_i_22_n_0\,
      S(1) => \MemoryAddress_reg_n_0_[6]\,
      S(0) => \waveXAddress[7][11]_i_23_n_0\
    );
\waveXAddress_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \MemoryAddress_reg_n_0_[1]\,
      Q => \waveXAddress_reg[7][11]_0\(1),
      R => \waveXAddress[7][11]_i_1_n_0\
    );
\waveXAddress_reg[7][2]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[7][4]_i_1_n_6\,
      Q => \waveXAddress_reg[7][11]_0\(2),
      S => \waveXAddress[7][11]_i_1_n_0\
    );
\waveXAddress_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[7][4]_i_1_n_5\,
      Q => \waveXAddress_reg[7][11]_0\(3),
      R => \waveXAddress[7][11]_i_1_n_0\
    );
\waveXAddress_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[7][4]_i_1_n_4\,
      Q => \waveXAddress_reg[7][11]_0\(4),
      R => \waveXAddress[7][11]_i_1_n_0\
    );
\waveXAddress_reg[7][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waveXAddress_reg[7][4]_i_1_n_0\,
      CO(2) => \waveXAddress_reg[7][4]_i_1_n_1\,
      CO(1) => \waveXAddress_reg[7][4]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[7][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \MemoryAddress_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => \waveXAddress_reg[7][4]_i_1_n_4\,
      O(2) => \waveXAddress_reg[7][4]_i_1_n_5\,
      O(1) => \waveXAddress_reg[7][4]_i_1_n_6\,
      O(0) => \NLW_waveXAddress_reg[7][4]_i_1_O_UNCONNECTED\(0),
      S(3) => \MemoryAddress_reg_n_0_[4]\,
      S(2) => \MemoryAddress_reg_n_0_[3]\,
      S(1) => \waveXAddress[7][4]_i_2_n_0\,
      S(0) => \MemoryAddress_reg_n_0_[1]\
    );
\waveXAddress_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[7][8]_i_1_n_7\,
      Q => \waveXAddress_reg[7][11]_0\(5),
      R => \waveXAddress[7][11]_i_1_n_0\
    );
\waveXAddress_reg[7][6]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[7][8]_i_1_n_6\,
      Q => \waveXAddress_reg[7][11]_0\(6),
      S => \waveXAddress[7][11]_i_1_n_0\
    );
\waveXAddress_reg[7][7]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[7][8]_i_1_n_5\,
      Q => \waveXAddress_reg[7][11]_0\(7),
      S => \waveXAddress[7][11]_i_1_n_0\
    );
\waveXAddress_reg[7][8]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[7][8]_i_1_n_4\,
      Q => \waveXAddress_reg[7][11]_0\(8),
      S => \waveXAddress[7][11]_i_1_n_0\
    );
\waveXAddress_reg[7][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \waveXAddress_reg[7][4]_i_1_n_0\,
      CO(3) => \waveXAddress_reg[7][8]_i_1_n_0\,
      CO(2) => \waveXAddress_reg[7][8]_i_1_n_1\,
      CO(1) => \waveXAddress_reg[7][8]_i_1_n_2\,
      CO(0) => \waveXAddress_reg[7][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \MemoryAddress_reg_n_0_[8]\,
      DI(2) => \MemoryAddress_reg_n_0_[7]\,
      DI(1) => '0',
      DI(0) => \MemoryAddress_reg_n_0_[5]\,
      O(3) => \waveXAddress_reg[7][8]_i_1_n_4\,
      O(2) => \waveXAddress_reg[7][8]_i_1_n_5\,
      O(1) => \waveXAddress_reg[7][8]_i_1_n_6\,
      O(0) => \waveXAddress_reg[7][8]_i_1_n_7\,
      S(3) => \waveXAddress[7][8]_i_2_n_0\,
      S(2) => \waveXAddress[7][8]_i_3_n_0\,
      S(1) => \MemoryAddress_reg_n_0_[6]\,
      S(0) => \waveXAddress[7][8]_i_4_n_0\
    );
\waveXAddress_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1Mhz,
      CE => '1',
      D => \waveXAddress_reg[7][11]_i_2_n_7\,
      Q => \waveXAddress_reg[7][11]_0\(9),
      R => \waveXAddress[7][11]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MicroBlaze_Wrapper_XCorr_0_0_topXCorr is
  port (
    count : out STD_LOGIC_VECTOR ( 15 downto 0 );
    xcorr : out STD_LOGIC_VECTOR ( 35 downto 0 );
    xcorr1 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    Ram1_reg_1 : in STD_LOGIC;
    Ram1_reg_1_0 : in STD_LOGIC;
    waveRef : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wave : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wave1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    clk1Mhz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MicroBlaze_Wrapper_XCorr_0_0_topXCorr : entity is "topXCorr";
end MicroBlaze_Wrapper_XCorr_0_0_topXCorr;

architecture STRUCTURE of MicroBlaze_Wrapper_XCorr_0_0_topXCorr is
  signal \RefAddress_outMux[0]_31\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \RefAddress_outMux[1]_32\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \RefAddress_outMux[2]_33\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \RefAddress_outMux[3]_34\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \RefAddress_outMux[4]_35\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \RefAddress_outMux[5]_36\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \RefAddress_outMux[6]_37\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal XCORR_n_100 : STD_LOGIC;
  signal XCORR_n_101 : STD_LOGIC;
  signal XCORR_n_102 : STD_LOGIC;
  signal XCORR_n_103 : STD_LOGIC;
  signal XCORR_n_104 : STD_LOGIC;
  signal XCORR_n_105 : STD_LOGIC;
  signal XCORR_n_106 : STD_LOGIC;
  signal XCORR_n_107 : STD_LOGIC;
  signal XCORR_n_108 : STD_LOGIC;
  signal XCORR_n_109 : STD_LOGIC;
  signal XCORR_n_110 : STD_LOGIC;
  signal XCORR_n_111 : STD_LOGIC;
  signal XCORR_n_112 : STD_LOGIC;
  signal XCORR_n_113 : STD_LOGIC;
  signal XCORR_n_114 : STD_LOGIC;
  signal XCORR_n_115 : STD_LOGIC;
  signal XCORR_n_116 : STD_LOGIC;
  signal XCORR_n_117 : STD_LOGIC;
  signal XCORR_n_118 : STD_LOGIC;
  signal XCORR_n_119 : STD_LOGIC;
  signal XCORR_n_120 : STD_LOGIC;
  signal XCORR_n_121 : STD_LOGIC;
  signal XCORR_n_122 : STD_LOGIC;
  signal XCORR_n_123 : STD_LOGIC;
  signal XCORR_n_124 : STD_LOGIC;
  signal XCORR_n_125 : STD_LOGIC;
  signal XCORR_n_126 : STD_LOGIC;
  signal XCORR_n_127 : STD_LOGIC;
  signal XCORR_n_128 : STD_LOGIC;
  signal XCORR_n_129 : STD_LOGIC;
  signal XCORR_n_130 : STD_LOGIC;
  signal XCORR_n_131 : STD_LOGIC;
  signal XCORR_n_132 : STD_LOGIC;
  signal XCORR_n_133 : STD_LOGIC;
  signal XCORR_n_134 : STD_LOGIC;
  signal XCORR_n_135 : STD_LOGIC;
  signal XCORR_n_136 : STD_LOGIC;
  signal XCORR_n_137 : STD_LOGIC;
  signal XCORR_n_138 : STD_LOGIC;
  signal XCORR_n_139 : STD_LOGIC;
  signal XCORR_n_140 : STD_LOGIC;
  signal XCORR_n_141 : STD_LOGIC;
  signal XCORR_n_142 : STD_LOGIC;
  signal XCORR_n_143 : STD_LOGIC;
  signal XCORR_n_144 : STD_LOGIC;
  signal XCORR_n_145 : STD_LOGIC;
  signal XCORR_n_146 : STD_LOGIC;
  signal XCORR_n_147 : STD_LOGIC;
  signal XCORR_n_148 : STD_LOGIC;
  signal XCORR_n_149 : STD_LOGIC;
  signal XCORR_n_150 : STD_LOGIC;
  signal XCORR_n_151 : STD_LOGIC;
  signal XCORR_n_152 : STD_LOGIC;
  signal XCORR_n_153 : STD_LOGIC;
  signal XCORR_n_154 : STD_LOGIC;
  signal XCORR_n_155 : STD_LOGIC;
  signal XCORR_n_156 : STD_LOGIC;
  signal XCORR_n_157 : STD_LOGIC;
  signal XCORR_n_158 : STD_LOGIC;
  signal XCORR_n_159 : STD_LOGIC;
  signal XCORR_n_16 : STD_LOGIC;
  signal XCORR_n_160 : STD_LOGIC;
  signal XCORR_n_161 : STD_LOGIC;
  signal XCORR_n_162 : STD_LOGIC;
  signal XCORR_n_163 : STD_LOGIC;
  signal XCORR_n_164 : STD_LOGIC;
  signal XCORR_n_165 : STD_LOGIC;
  signal XCORR_n_166 : STD_LOGIC;
  signal XCORR_n_167 : STD_LOGIC;
  signal XCORR_n_168 : STD_LOGIC;
  signal XCORR_n_169 : STD_LOGIC;
  signal XCORR_n_17 : STD_LOGIC;
  signal XCORR_n_170 : STD_LOGIC;
  signal XCORR_n_171 : STD_LOGIC;
  signal XCORR_n_172 : STD_LOGIC;
  signal XCORR_n_173 : STD_LOGIC;
  signal XCORR_n_174 : STD_LOGIC;
  signal XCORR_n_175 : STD_LOGIC;
  signal XCORR_n_176 : STD_LOGIC;
  signal XCORR_n_177 : STD_LOGIC;
  signal XCORR_n_178 : STD_LOGIC;
  signal XCORR_n_179 : STD_LOGIC;
  signal XCORR_n_18 : STD_LOGIC;
  signal XCORR_n_180 : STD_LOGIC;
  signal XCORR_n_181 : STD_LOGIC;
  signal XCORR_n_182 : STD_LOGIC;
  signal XCORR_n_183 : STD_LOGIC;
  signal XCORR_n_184 : STD_LOGIC;
  signal XCORR_n_185 : STD_LOGIC;
  signal XCORR_n_186 : STD_LOGIC;
  signal XCORR_n_187 : STD_LOGIC;
  signal XCORR_n_188 : STD_LOGIC;
  signal XCORR_n_189 : STD_LOGIC;
  signal XCORR_n_19 : STD_LOGIC;
  signal XCORR_n_190 : STD_LOGIC;
  signal XCORR_n_191 : STD_LOGIC;
  signal XCORR_n_192 : STD_LOGIC;
  signal XCORR_n_193 : STD_LOGIC;
  signal XCORR_n_194 : STD_LOGIC;
  signal XCORR_n_195 : STD_LOGIC;
  signal XCORR_n_196 : STD_LOGIC;
  signal XCORR_n_197 : STD_LOGIC;
  signal XCORR_n_198 : STD_LOGIC;
  signal XCORR_n_199 : STD_LOGIC;
  signal XCORR_n_20 : STD_LOGIC;
  signal XCORR_n_200 : STD_LOGIC;
  signal XCORR_n_201 : STD_LOGIC;
  signal XCORR_n_21 : STD_LOGIC;
  signal XCORR_n_22 : STD_LOGIC;
  signal XCORR_n_23 : STD_LOGIC;
  signal XCORR_n_24 : STD_LOGIC;
  signal XCORR_n_25 : STD_LOGIC;
  signal XCORR_n_26 : STD_LOGIC;
  signal XCORR_n_27 : STD_LOGIC;
  signal XCORR_n_28 : STD_LOGIC;
  signal XCORR_n_29 : STD_LOGIC;
  signal XCORR_n_30 : STD_LOGIC;
  signal XCORR_n_31 : STD_LOGIC;
  signal XCORR_n_32 : STD_LOGIC;
  signal XCORR_n_33 : STD_LOGIC;
  signal XCORR_n_34 : STD_LOGIC;
  signal XCORR_n_35 : STD_LOGIC;
  signal XCORR_n_36 : STD_LOGIC;
  signal XCORR_n_37 : STD_LOGIC;
  signal XCORR_n_38 : STD_LOGIC;
  signal XCORR_n_39 : STD_LOGIC;
  signal XCORR_n_40 : STD_LOGIC;
  signal XCORR_n_41 : STD_LOGIC;
  signal XCORR_n_42 : STD_LOGIC;
  signal XCORR_n_43 : STD_LOGIC;
  signal XCORR_n_44 : STD_LOGIC;
  signal XCORR_n_45 : STD_LOGIC;
  signal XCORR_n_46 : STD_LOGIC;
  signal XCORR_n_47 : STD_LOGIC;
  signal XCORR_n_48 : STD_LOGIC;
  signal XCORR_n_49 : STD_LOGIC;
  signal XCORR_n_50 : STD_LOGIC;
  signal XCORR_n_51 : STD_LOGIC;
  signal XCORR_n_52 : STD_LOGIC;
  signal XCORR_n_53 : STD_LOGIC;
  signal XCORR_n_54 : STD_LOGIC;
  signal XCORR_n_55 : STD_LOGIC;
  signal XCORR_n_56 : STD_LOGIC;
  signal XCORR_n_57 : STD_LOGIC;
  signal XCORR_n_58 : STD_LOGIC;
  signal XCORR_n_59 : STD_LOGIC;
  signal XCORR_n_60 : STD_LOGIC;
  signal XCORR_n_61 : STD_LOGIC;
  signal XCORR_n_62 : STD_LOGIC;
  signal XCORR_n_63 : STD_LOGIC;
  signal XCORR_n_76 : STD_LOGIC;
  signal XCORR_n_77 : STD_LOGIC;
  signal XCORR_n_78 : STD_LOGIC;
  signal XCORR_n_79 : STD_LOGIC;
  signal XCORR_n_80 : STD_LOGIC;
  signal XCORR_n_81 : STD_LOGIC;
  signal XCORR_n_82 : STD_LOGIC;
  signal XCORR_n_83 : STD_LOGIC;
  signal XCORR_n_84 : STD_LOGIC;
  signal XCORR_n_85 : STD_LOGIC;
  signal XCORR_n_86 : STD_LOGIC;
  signal XCORR_n_87 : STD_LOGIC;
  signal XCORR_n_88 : STD_LOGIC;
  signal XCORR_n_89 : STD_LOGIC;
  signal XCORR_n_90 : STD_LOGIC;
  signal XCORR_n_91 : STD_LOGIC;
  signal XCORR_n_92 : STD_LOGIC;
  signal XCORR_n_93 : STD_LOGIC;
  signal XCORR_n_94 : STD_LOGIC;
  signal XCORR_n_95 : STD_LOGIC;
  signal XCORR_n_96 : STD_LOGIC;
  signal XCORR_n_97 : STD_LOGIC;
  signal XCORR_n_98 : STD_LOGIC;
  signal XCORR_n_99 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waceRefAddressWire[1]_38\ : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \waceRefAddressWire[2]_39\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waceRefAddressWire[3]_40\ : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \waceRefAddressWire[4]_41\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waceRefAddressWire[5]_42\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \waceRefAddressWire[6]_43\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waceYAddressWire[0]_51\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waceYAddressWire[1]_44\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waceYAddressWire[2]_45\ : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \waceYAddressWire[3]_46\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waceYAddressWire[4]_47\ : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \waceYAddressWire[5]_48\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waceYAddressWire[6]_49\ : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \waceYAddressWire[7]_50\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveRefIntoXCorr[0]_23\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveRefIntoXCorr[1]_24\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveRefIntoXCorr[2]_25\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveRefIntoXCorr[3]_26\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveRefIntoXCorr[4]_27\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveRefIntoXCorr[5]_28\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveRefIntoXCorr[6]_29\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveRefIntoXCorr[7]_30\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveRefOutRam[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveRefOutRam[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveRefOutRam[2]_2\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveRefOutRam[3]_3\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveRefOutRam[4]_4\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveRefOutRam[5]_5\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveRefOutRam[6]_6\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveXIntoXCorr[0]_7\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveXIntoXCorr[1]_8\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveXIntoXCorr[2]_9\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveXIntoXCorr[3]_10\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveXIntoXCorr[4]_11\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveXIntoXCorr[5]_12\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveXIntoXCorr[6]_13\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveXIntoXCorr[7]_14\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveYIntoYCorr[0]_15\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveYIntoYCorr[1]_16\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveYIntoYCorr[2]_17\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveYIntoYCorr[3]_18\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveYIntoYCorr[4]_19\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveYIntoYCorr[5]_20\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveYIntoYCorr[6]_21\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveYIntoYCorr[7]_22\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waveYOutXCorr[7]_60\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
xcorr_RnM: entity work.MicroBlaze_Wrapper_XCorr_0_0_XCORR_SV
     port map (
      D(11) => XCORR_n_16,
      D(10) => XCORR_n_17,
      D(9) => XCORR_n_18,
      D(8) => XCORR_n_19,
      D(7) => XCORR_n_20,
      D(6) => XCORR_n_21,
      D(5) => XCORR_n_22,
      D(4) => XCORR_n_23,
      D(3) => XCORR_n_24,
      D(2) => XCORR_n_25,
      D(1) => XCORR_n_26,
      D(0) => XCORR_n_27,
      Q(11 downto 0) => \waveYOutXCorr[7]_60\(11 downto 0),
      Ram02_reg_1(11) => XCORR_n_28,
      Ram02_reg_1(10) => XCORR_n_29,
      Ram02_reg_1(9) => XCORR_n_30,
      Ram02_reg_1(8) => XCORR_n_31,
      Ram02_reg_1(7) => XCORR_n_32,
      Ram02_reg_1(6) => XCORR_n_33,
      Ram02_reg_1(5) => XCORR_n_34,
      Ram02_reg_1(4) => XCORR_n_35,
      Ram02_reg_1(3) => XCORR_n_36,
      Ram02_reg_1(2) => XCORR_n_37,
      Ram02_reg_1(1) => XCORR_n_38,
      Ram02_reg_1(0) => XCORR_n_39,
      Ram02_reg_1_0(11) => XCORR_n_40,
      Ram02_reg_1_0(10) => XCORR_n_41,
      Ram02_reg_1_0(9) => XCORR_n_42,
      Ram02_reg_1_0(8) => XCORR_n_43,
      Ram02_reg_1_0(7) => XCORR_n_44,
      Ram02_reg_1_0(6) => XCORR_n_45,
      Ram02_reg_1_0(5) => XCORR_n_46,
      Ram02_reg_1_0(4) => XCORR_n_47,
      Ram02_reg_1_0(3) => XCORR_n_48,
      Ram02_reg_1_0(2) => XCORR_n_49,
      Ram02_reg_1_0(1) => XCORR_n_50,
      Ram02_reg_1_0(0) => XCORR_n_51,
      Ram02_reg_1_1(11) => XCORR_n_130,
      Ram02_reg_1_1(10) => XCORR_n_131,
      Ram02_reg_1_1(9) => XCORR_n_132,
      Ram02_reg_1_1(8) => XCORR_n_133,
      Ram02_reg_1_1(7) => XCORR_n_134,
      Ram02_reg_1_1(6) => XCORR_n_135,
      Ram02_reg_1_1(5) => XCORR_n_136,
      Ram02_reg_1_1(4) => XCORR_n_137,
      Ram02_reg_1_1(3) => XCORR_n_138,
      Ram02_reg_1_1(2) => XCORR_n_139,
      Ram02_reg_1_1(1) => XCORR_n_140,
      Ram02_reg_1_1(0) => XCORR_n_141,
      Ram02_reg_1_2(11) => XCORR_n_154,
      Ram02_reg_1_2(10) => XCORR_n_155,
      Ram02_reg_1_2(9) => XCORR_n_156,
      Ram02_reg_1_2(8) => XCORR_n_157,
      Ram02_reg_1_2(7) => XCORR_n_158,
      Ram02_reg_1_2(6) => XCORR_n_159,
      Ram02_reg_1_2(5) => XCORR_n_160,
      Ram02_reg_1_2(4) => XCORR_n_161,
      Ram02_reg_1_2(3) => XCORR_n_162,
      Ram02_reg_1_2(2) => XCORR_n_163,
      Ram02_reg_1_2(1) => XCORR_n_164,
      Ram02_reg_1_2(0) => XCORR_n_165,
      Ram02_reg_1_3(11) => XCORR_n_166,
      Ram02_reg_1_3(10) => XCORR_n_167,
      Ram02_reg_1_3(9) => XCORR_n_168,
      Ram02_reg_1_3(8) => XCORR_n_169,
      Ram02_reg_1_3(7) => XCORR_n_170,
      Ram02_reg_1_3(6) => XCORR_n_171,
      Ram02_reg_1_3(5) => XCORR_n_172,
      Ram02_reg_1_3(4) => XCORR_n_173,
      Ram02_reg_1_3(3) => XCORR_n_174,
      Ram02_reg_1_3(2) => XCORR_n_175,
      Ram02_reg_1_3(1) => XCORR_n_176,
      Ram02_reg_1_3(0) => XCORR_n_177,
      Ram03_reg_1(11) => XCORR_n_178,
      Ram03_reg_1(10) => XCORR_n_179,
      Ram03_reg_1(9) => XCORR_n_180,
      Ram03_reg_1(8) => XCORR_n_181,
      Ram03_reg_1(7) => XCORR_n_182,
      Ram03_reg_1(6) => XCORR_n_183,
      Ram03_reg_1(5) => XCORR_n_184,
      Ram03_reg_1(4) => XCORR_n_185,
      Ram03_reg_1(3) => XCORR_n_186,
      Ram03_reg_1(2) => XCORR_n_187,
      Ram03_reg_1(1) => XCORR_n_188,
      Ram03_reg_1(0) => XCORR_n_189,
      Ram1_reg_1(11) => XCORR_n_142,
      Ram1_reg_1(10) => XCORR_n_143,
      Ram1_reg_1(9) => XCORR_n_144,
      Ram1_reg_1(8) => XCORR_n_145,
      Ram1_reg_1(7) => XCORR_n_146,
      Ram1_reg_1(6) => XCORR_n_147,
      Ram1_reg_1(5) => XCORR_n_148,
      Ram1_reg_1(4) => XCORR_n_149,
      Ram1_reg_1(3) => XCORR_n_150,
      Ram1_reg_1(2) => XCORR_n_151,
      Ram1_reg_1(1) => XCORR_n_152,
      Ram1_reg_1(0) => XCORR_n_153,
      \RefAddress[3][11]_i_8_0\(0) => XCORR_n_79,
      \RefAddress[5][11]_i_8_0\(0) => XCORR_n_77,
      \RefAddress_reg[4][11]_i_13_0\(11) => XCORR_n_106,
      \RefAddress_reg[4][11]_i_13_0\(10) => XCORR_n_107,
      \RefAddress_reg[4][11]_i_13_0\(9) => XCORR_n_108,
      \RefAddress_reg[4][11]_i_13_0\(8) => XCORR_n_109,
      \RefAddress_reg[4][11]_i_13_0\(7) => XCORR_n_110,
      \RefAddress_reg[4][11]_i_13_0\(6) => XCORR_n_111,
      \RefAddress_reg[4][11]_i_13_0\(5) => XCORR_n_112,
      \RefAddress_reg[4][11]_i_13_0\(4) => XCORR_n_113,
      \RefAddress_reg[4][11]_i_13_0\(3) => XCORR_n_114,
      \RefAddress_reg[4][11]_i_13_0\(2) => XCORR_n_115,
      \RefAddress_reg[4][11]_i_13_0\(1) => XCORR_n_116,
      \RefAddress_reg[4][11]_i_13_0\(0) => XCORR_n_117,
      SR(0) => XCORR_n_76,
      clk => clk,
      count(15 downto 0) => count(15 downto 0),
      product1_reg_0 => Ram1_reg_1_0,
      product_stage1_reg_0(11 downto 0) => \waveRefIntoXCorr[1]_24\(11 downto 0),
      product_stage2_reg_0(11 downto 0) => \waveRefIntoXCorr[3]_26\(11 downto 0),
      product_stage3_reg_0(11 downto 0) => \waveRefIntoXCorr[5]_28\(11 downto 0),
      product_stage4_reg_0(11 downto 0) => \waveRefIntoXCorr[7]_30\(11 downto 0),
      temp0_reg_0(11 downto 0) => \waveRefIntoXCorr[0]_23\(11 downto 0),
      temp2_reg_0(11 downto 0) => \waveRefIntoXCorr[2]_25\(11 downto 0),
      temp4_reg_0(11 downto 0) => \waveRefIntoXCorr[4]_27\(11 downto 0),
      temp6_reg_0(11 downto 0) => \waveRefIntoXCorr[6]_29\(11 downto 0),
      \waveRefAddress_reg[0][10]_0\(11) => XCORR_n_82,
      \waveRefAddress_reg[0][10]_0\(10) => XCORR_n_83,
      \waveRefAddress_reg[0][10]_0\(9) => XCORR_n_84,
      \waveRefAddress_reg[0][10]_0\(8) => XCORR_n_85,
      \waveRefAddress_reg[0][10]_0\(7) => XCORR_n_86,
      \waveRefAddress_reg[0][10]_0\(6) => XCORR_n_87,
      \waveRefAddress_reg[0][10]_0\(5) => XCORR_n_88,
      \waveRefAddress_reg[0][10]_0\(4) => XCORR_n_89,
      \waveRefAddress_reg[0][10]_0\(3) => XCORR_n_90,
      \waveRefAddress_reg[0][10]_0\(2) => XCORR_n_91,
      \waveRefAddress_reg[0][10]_0\(1) => XCORR_n_92,
      \waveRefAddress_reg[0][10]_0\(0) => XCORR_n_93,
      \waveRefAddress_reg[0][10]_1\(11) => XCORR_n_190,
      \waveRefAddress_reg[0][10]_1\(10) => XCORR_n_191,
      \waveRefAddress_reg[0][10]_1\(9) => XCORR_n_192,
      \waveRefAddress_reg[0][10]_1\(8) => XCORR_n_193,
      \waveRefAddress_reg[0][10]_1\(7) => XCORR_n_194,
      \waveRefAddress_reg[0][10]_1\(6) => XCORR_n_195,
      \waveRefAddress_reg[0][10]_1\(5) => XCORR_n_196,
      \waveRefAddress_reg[0][10]_1\(4) => XCORR_n_197,
      \waveRefAddress_reg[0][10]_1\(3) => XCORR_n_198,
      \waveRefAddress_reg[0][10]_1\(2) => XCORR_n_199,
      \waveRefAddress_reg[0][10]_1\(1) => XCORR_n_200,
      \waveRefAddress_reg[0][10]_1\(0) => XCORR_n_201,
      \waveRefAddress_reg[1][10]_0\(11) => XCORR_n_118,
      \waveRefAddress_reg[1][10]_0\(10) => XCORR_n_119,
      \waveRefAddress_reg[1][10]_0\(9) => XCORR_n_120,
      \waveRefAddress_reg[1][10]_0\(8) => XCORR_n_121,
      \waveRefAddress_reg[1][10]_0\(7) => XCORR_n_122,
      \waveRefAddress_reg[1][10]_0\(6) => XCORR_n_123,
      \waveRefAddress_reg[1][10]_0\(5) => XCORR_n_124,
      \waveRefAddress_reg[1][10]_0\(4) => XCORR_n_125,
      \waveRefAddress_reg[1][10]_0\(3) => XCORR_n_126,
      \waveRefAddress_reg[1][10]_0\(2) => XCORR_n_127,
      \waveRefAddress_reg[1][10]_0\(1) => XCORR_n_128,
      \waveRefAddress_reg[1][10]_0\(0) => XCORR_n_129,
      \waveRefAddress_reg[1][9]_0\(11) => XCORR_n_94,
      \waveRefAddress_reg[1][9]_0\(10) => XCORR_n_95,
      \waveRefAddress_reg[1][9]_0\(9) => XCORR_n_96,
      \waveRefAddress_reg[1][9]_0\(8) => XCORR_n_97,
      \waveRefAddress_reg[1][9]_0\(7) => XCORR_n_98,
      \waveRefAddress_reg[1][9]_0\(6) => XCORR_n_99,
      \waveRefAddress_reg[1][9]_0\(5) => XCORR_n_100,
      \waveRefAddress_reg[1][9]_0\(4) => XCORR_n_101,
      \waveRefAddress_reg[1][9]_0\(3) => XCORR_n_102,
      \waveRefAddress_reg[1][9]_0\(2) => XCORR_n_103,
      \waveRefAddress_reg[1][9]_0\(1) => XCORR_n_104,
      \waveRefAddress_reg[1][9]_0\(0) => XCORR_n_105,
      \waveRefAddress_reg[3][10]_0\(11 downto 0) => p_1_in(11 downto 0),
      \waveRefAddress_reg[3][11]_0\(11) => XCORR_n_52,
      \waveRefAddress_reg[3][11]_0\(10) => XCORR_n_53,
      \waveRefAddress_reg[3][11]_0\(9) => XCORR_n_54,
      \waveRefAddress_reg[3][11]_0\(8) => XCORR_n_55,
      \waveRefAddress_reg[3][11]_0\(7) => XCORR_n_56,
      \waveRefAddress_reg[3][11]_0\(6) => XCORR_n_57,
      \waveRefAddress_reg[3][11]_0\(5) => XCORR_n_58,
      \waveRefAddress_reg[3][11]_0\(4) => XCORR_n_59,
      \waveRefAddress_reg[3][11]_0\(3) => XCORR_n_60,
      \waveRefAddress_reg[3][11]_0\(2) => XCORR_n_61,
      \waveRefAddress_reg[3][11]_0\(1) => XCORR_n_62,
      \waveRefAddress_reg[3][11]_0\(0) => XCORR_n_63,
      \waveRefAddress_reg[4][0]_0\(0) => XCORR_n_80,
      \waveRefAddress_reg[4][0]_1\(0) => XCORR_n_81,
      \waveRefAddress_reg[6][1]_0\(0) => XCORR_n_78,
      \waveRefOutRam[0]_0\(11 downto 0) => \waveRefOutRam[0]_0\(11 downto 0),
      \waveRef_reg[1]_0\(11 downto 0) => \waveRefOutRam[1]_1\(11 downto 0),
      \waveRef_reg[2]_3\(11 downto 0) => \waveRefOutRam[2]_2\(11 downto 0),
      \waveRef_reg[3]_4\(11 downto 0) => \waveRefOutRam[3]_3\(11 downto 0),
      \waveRef_reg[4]_5\(11 downto 0) => \waveRefOutRam[4]_4\(11 downto 0),
      \waveRef_reg[5]_1\(11 downto 0) => \waveRefOutRam[5]_5\(11 downto 0),
      \waveRef_reg[6]_2\(11 downto 0) => \waveRefOutRam[6]_6\(11 downto 0),
      \waveX_reg[0]_10\(11 downto 0) => \waveXIntoXCorr[0]_7\(11 downto 0),
      \waveX_reg[1]_11\(11 downto 0) => \waveXIntoXCorr[1]_8\(11 downto 0),
      \waveX_reg[2]_6\(11 downto 0) => \waveXIntoXCorr[2]_9\(11 downto 0),
      \waveX_reg[3]_7\(11 downto 0) => \waveXIntoXCorr[3]_10\(11 downto 0),
      \waveX_reg[4]_12\(11 downto 0) => \waveXIntoXCorr[4]_11\(11 downto 0),
      \waveX_reg[5]_13\(11 downto 0) => \waveXIntoXCorr[5]_12\(11 downto 0),
      \waveX_reg[6]_8\(11 downto 0) => \waveXIntoXCorr[6]_13\(11 downto 0),
      \waveX_reg[7]_9\(11 downto 0) => \waveXIntoXCorr[7]_14\(11 downto 0),
      \waveY_reg[0]_18\(11 downto 0) => \waveYIntoYCorr[0]_15\(11 downto 0),
      \waveY_reg[1]_19\(11 downto 0) => \waveYIntoYCorr[1]_16\(11 downto 0),
      \waveY_reg[2]_14\(11 downto 0) => \waveYIntoYCorr[2]_17\(11 downto 0),
      \waveY_reg[3]_15\(11 downto 0) => \waveYIntoYCorr[3]_18\(11 downto 0),
      \waveY_reg[4]_20\(11 downto 0) => \waveYIntoYCorr[4]_19\(11 downto 0),
      \waveY_reg[5]_21\(11 downto 0) => \waveYIntoYCorr[5]_20\(11 downto 0),
      \waveY_reg[6]_16\(11 downto 0) => \waveYIntoYCorr[6]_21\(11 downto 0),
      \waveY_reg[7]_17\(11 downto 0) => \waveYIntoYCorr[7]_22\(11 downto 0),
      xcorr(35 downto 0) => xcorr(35 downto 0),
      xcorr1(35 downto 0) => xcorr1(35 downto 0)
    );
bram: entity work.MicroBlaze_Wrapper_XCorr_0_0_XCORR_BRAM
     port map (
      Q(11 downto 0) => \RefAddress_outMux[0]_31\(11 downto 0),
      Ram01_reg_1_0(11 downto 0) => \RefAddress_outMux[4]_35\(11 downto 0),
      Ram02_reg_1_0(11 downto 0) => \RefAddress_outMux[5]_36\(11 downto 0),
      Ram03_reg_1_0(11 downto 0) => \RefAddress_outMux[6]_37\(11 downto 0),
      Ram1_reg_1_0 => Ram1_reg_1,
      Ram1_reg_1_1 => Ram1_reg_1_0,
      Ram2_reg_1_0(11 downto 0) => \RefAddress_outMux[1]_32\(11 downto 0),
      Ram3_reg_1_0(11 downto 0) => \RefAddress_outMux[2]_33\(11 downto 0),
      Ram4_reg_1_0(11 downto 0) => \RefAddress_outMux[3]_34\(11 downto 0),
      wave(11 downto 0) => wave(11 downto 0),
      wave1(11 downto 0) => wave1(11 downto 0),
      waveRef(11 downto 0) => waveRef(11 downto 0),
      \waveRefAddress[1]\(11 downto 2) => \waceRefAddressWire[1]_38\(11 downto 2),
      \waveRefAddress[1]\(1 downto 0) => \waceYAddressWire[1]_44\(1 downto 0),
      \waveRefAddress[2]\(11 downto 0) => \waceRefAddressWire[2]_39\(11 downto 0),
      \waveRefAddress[3]\(11 downto 2) => \waceRefAddressWire[3]_40\(11 downto 2),
      \waveRefAddress[3]\(1 downto 0) => \waceYAddressWire[3]_46\(1 downto 0),
      \waveRefAddress[4]\(11 downto 0) => \waceRefAddressWire[4]_41\(11 downto 0),
      \waveRefAddress[5]\(11 downto 1) => \waceRefAddressWire[5]_42\(11 downto 1),
      \waveRefAddress[5]\(0) => \waceYAddressWire[5]_48\(0),
      \waveRefAddress[6]\(11 downto 0) => \waceRefAddressWire[6]_43\(11 downto 0),
      \waveRefOutRam[0]_0\(11 downto 0) => \waveRefOutRam[0]_0\(11 downto 0),
      \waveRef_reg[1]_0\(11 downto 0) => \waveRefOutRam[1]_1\(11 downto 0),
      \waveRef_reg[2]_1\(11 downto 0) => \waveRefOutRam[2]_2\(11 downto 0),
      \waveRef_reg[3]_2\(11 downto 0) => \waveRefOutRam[3]_3\(11 downto 0),
      \waveRef_reg[4]_3\(11 downto 0) => \waveRefOutRam[4]_4\(11 downto 0),
      \waveRef_reg[5]_4\(11 downto 0) => \waveRefOutRam[5]_5\(11 downto 0),
      \waveRef_reg[6]_5\(11 downto 0) => \waveRefOutRam[6]_6\(11 downto 0),
      \waveX_reg[0]_6\(11 downto 0) => \waveXIntoXCorr[0]_7\(11 downto 0),
      \waveX_reg[1]_7\(11 downto 0) => \waveXIntoXCorr[1]_8\(11 downto 0),
      \waveX_reg[2]_8\(11 downto 0) => \waveXIntoXCorr[2]_9\(11 downto 0),
      \waveX_reg[3]_9\(11 downto 0) => \waveXIntoXCorr[3]_10\(11 downto 0),
      \waveX_reg[4]_10\(11 downto 0) => \waveXIntoXCorr[4]_11\(11 downto 0),
      \waveX_reg[5]_11\(11 downto 0) => \waveXIntoXCorr[5]_12\(11 downto 0),
      \waveX_reg[6]_12\(11 downto 0) => \waveXIntoXCorr[6]_13\(11 downto 0),
      \waveX_reg[7]_13\(11 downto 0) => \waveXIntoXCorr[7]_14\(11 downto 0),
      \waveYAddressB[7]\(11 downto 0) => \waveYOutXCorr[7]_60\(11 downto 0),
      \waveYAddress[0]\(11 downto 0) => \waceYAddressWire[0]_51\(11 downto 0),
      \waveYAddress[1]\(9 downto 0) => \waceYAddressWire[1]_44\(11 downto 2),
      \waveYAddress[2]\(8 downto 0) => \waceYAddressWire[2]_45\(11 downto 3),
      \waveYAddress[3]\(9 downto 0) => \waceYAddressWire[3]_46\(11 downto 2),
      \waveYAddress[4]\(8 downto 0) => \waceYAddressWire[4]_47\(11 downto 3),
      \waveYAddress[5]\(10 downto 0) => \waceYAddressWire[5]_48\(11 downto 1),
      \waveYAddress[6]\(9 downto 0) => \waceYAddressWire[6]_49\(11 downto 2),
      \waveYAddress[7]\(11 downto 0) => \waceYAddressWire[7]_50\(11 downto 0),
      \waveY_reg[0]_14\(11 downto 0) => \waveYIntoYCorr[0]_15\(11 downto 0),
      \waveY_reg[1]_15\(11 downto 0) => \waveYIntoYCorr[1]_16\(11 downto 0),
      \waveY_reg[2]_16\(11 downto 0) => \waveYIntoYCorr[2]_17\(11 downto 0),
      \waveY_reg[3]_17\(11 downto 0) => \waveYIntoYCorr[3]_18\(11 downto 0),
      \waveY_reg[4]_18\(11 downto 0) => \waveYIntoYCorr[4]_19\(11 downto 0),
      \waveY_reg[5]_19\(11 downto 0) => \waveYIntoYCorr[5]_20\(11 downto 0),
      \waveY_reg[6]_20\(11 downto 0) => \waveYIntoYCorr[6]_21\(11 downto 0),
      \waveY_reg[7]_21\(11 downto 0) => \waveYIntoYCorr[7]_22\(11 downto 0)
    );
mux: entity work.MicroBlaze_Wrapper_XCorr_0_0_XCorr_BramMux
     port map (
      D(11) => XCORR_n_130,
      D(10) => XCORR_n_131,
      D(9) => XCORR_n_132,
      D(8) => XCORR_n_133,
      D(7) => XCORR_n_134,
      D(6) => XCORR_n_135,
      D(5) => XCORR_n_136,
      D(4) => XCORR_n_137,
      D(3) => XCORR_n_138,
      D(2) => XCORR_n_139,
      D(1) => XCORR_n_140,
      D(0) => XCORR_n_141,
      Q(11 downto 0) => \waveRefIntoXCorr[0]_23\(11 downto 0),
      \Ref0_reg[1][11]_0\(11 downto 0) => \waveRefIntoXCorr[1]_24\(11 downto 0),
      \Ref0_reg[1][11]_1\(11) => XCORR_n_16,
      \Ref0_reg[1][11]_1\(10) => XCORR_n_17,
      \Ref0_reg[1][11]_1\(9) => XCORR_n_18,
      \Ref0_reg[1][11]_1\(8) => XCORR_n_19,
      \Ref0_reg[1][11]_1\(7) => XCORR_n_20,
      \Ref0_reg[1][11]_1\(6) => XCORR_n_21,
      \Ref0_reg[1][11]_1\(5) => XCORR_n_22,
      \Ref0_reg[1][11]_1\(4) => XCORR_n_23,
      \Ref0_reg[1][11]_1\(3) => XCORR_n_24,
      \Ref0_reg[1][11]_1\(2) => XCORR_n_25,
      \Ref0_reg[1][11]_1\(1) => XCORR_n_26,
      \Ref0_reg[1][11]_1\(0) => XCORR_n_27,
      \Ref0_reg[2][11]_0\(11 downto 0) => \waveRefIntoXCorr[2]_25\(11 downto 0),
      \Ref0_reg[2][11]_1\(11) => XCORR_n_142,
      \Ref0_reg[2][11]_1\(10) => XCORR_n_143,
      \Ref0_reg[2][11]_1\(9) => XCORR_n_144,
      \Ref0_reg[2][11]_1\(8) => XCORR_n_145,
      \Ref0_reg[2][11]_1\(7) => XCORR_n_146,
      \Ref0_reg[2][11]_1\(6) => XCORR_n_147,
      \Ref0_reg[2][11]_1\(5) => XCORR_n_148,
      \Ref0_reg[2][11]_1\(4) => XCORR_n_149,
      \Ref0_reg[2][11]_1\(3) => XCORR_n_150,
      \Ref0_reg[2][11]_1\(2) => XCORR_n_151,
      \Ref0_reg[2][11]_1\(1) => XCORR_n_152,
      \Ref0_reg[2][11]_1\(0) => XCORR_n_153,
      \Ref0_reg[3][11]_0\(11 downto 0) => \waveRefIntoXCorr[3]_26\(11 downto 0),
      \Ref0_reg[3][11]_1\(11) => XCORR_n_28,
      \Ref0_reg[3][11]_1\(10) => XCORR_n_29,
      \Ref0_reg[3][11]_1\(9) => XCORR_n_30,
      \Ref0_reg[3][11]_1\(8) => XCORR_n_31,
      \Ref0_reg[3][11]_1\(7) => XCORR_n_32,
      \Ref0_reg[3][11]_1\(6) => XCORR_n_33,
      \Ref0_reg[3][11]_1\(5) => XCORR_n_34,
      \Ref0_reg[3][11]_1\(4) => XCORR_n_35,
      \Ref0_reg[3][11]_1\(3) => XCORR_n_36,
      \Ref0_reg[3][11]_1\(2) => XCORR_n_37,
      \Ref0_reg[3][11]_1\(1) => XCORR_n_38,
      \Ref0_reg[3][11]_1\(0) => XCORR_n_39,
      \Ref0_reg[4][11]_0\(11 downto 0) => \waveRefIntoXCorr[4]_27\(11 downto 0),
      \Ref0_reg[4][11]_1\(11) => XCORR_n_154,
      \Ref0_reg[4][11]_1\(10) => XCORR_n_155,
      \Ref0_reg[4][11]_1\(9) => XCORR_n_156,
      \Ref0_reg[4][11]_1\(8) => XCORR_n_157,
      \Ref0_reg[4][11]_1\(7) => XCORR_n_158,
      \Ref0_reg[4][11]_1\(6) => XCORR_n_159,
      \Ref0_reg[4][11]_1\(5) => XCORR_n_160,
      \Ref0_reg[4][11]_1\(4) => XCORR_n_161,
      \Ref0_reg[4][11]_1\(3) => XCORR_n_162,
      \Ref0_reg[4][11]_1\(2) => XCORR_n_163,
      \Ref0_reg[4][11]_1\(1) => XCORR_n_164,
      \Ref0_reg[4][11]_1\(0) => XCORR_n_165,
      \Ref0_reg[5][11]_0\(11 downto 0) => \waveRefIntoXCorr[5]_28\(11 downto 0),
      \Ref0_reg[5][11]_1\(11) => XCORR_n_40,
      \Ref0_reg[5][11]_1\(10) => XCORR_n_41,
      \Ref0_reg[5][11]_1\(9) => XCORR_n_42,
      \Ref0_reg[5][11]_1\(8) => XCORR_n_43,
      \Ref0_reg[5][11]_1\(7) => XCORR_n_44,
      \Ref0_reg[5][11]_1\(6) => XCORR_n_45,
      \Ref0_reg[5][11]_1\(5) => XCORR_n_46,
      \Ref0_reg[5][11]_1\(4) => XCORR_n_47,
      \Ref0_reg[5][11]_1\(3) => XCORR_n_48,
      \Ref0_reg[5][11]_1\(2) => XCORR_n_49,
      \Ref0_reg[5][11]_1\(1) => XCORR_n_50,
      \Ref0_reg[5][11]_1\(0) => XCORR_n_51,
      \Ref0_reg[6][11]_0\(11 downto 0) => \waveRefIntoXCorr[6]_29\(11 downto 0),
      \Ref0_reg[6][11]_1\(11) => XCORR_n_166,
      \Ref0_reg[6][11]_1\(10) => XCORR_n_167,
      \Ref0_reg[6][11]_1\(9) => XCORR_n_168,
      \Ref0_reg[6][11]_1\(8) => XCORR_n_169,
      \Ref0_reg[6][11]_1\(7) => XCORR_n_170,
      \Ref0_reg[6][11]_1\(6) => XCORR_n_171,
      \Ref0_reg[6][11]_1\(5) => XCORR_n_172,
      \Ref0_reg[6][11]_1\(4) => XCORR_n_173,
      \Ref0_reg[6][11]_1\(3) => XCORR_n_174,
      \Ref0_reg[6][11]_1\(2) => XCORR_n_175,
      \Ref0_reg[6][11]_1\(1) => XCORR_n_176,
      \Ref0_reg[6][11]_1\(0) => XCORR_n_177,
      \Ref0_reg[7][11]_0\(11 downto 0) => \waveRefIntoXCorr[7]_30\(11 downto 0),
      \Ref0_reg[7][11]_1\(11) => XCORR_n_178,
      \Ref0_reg[7][11]_1\(10) => XCORR_n_179,
      \Ref0_reg[7][11]_1\(9) => XCORR_n_180,
      \Ref0_reg[7][11]_1\(8) => XCORR_n_181,
      \Ref0_reg[7][11]_1\(7) => XCORR_n_182,
      \Ref0_reg[7][11]_1\(6) => XCORR_n_183,
      \Ref0_reg[7][11]_1\(5) => XCORR_n_184,
      \Ref0_reg[7][11]_1\(4) => XCORR_n_185,
      \Ref0_reg[7][11]_1\(3) => XCORR_n_186,
      \Ref0_reg[7][11]_1\(2) => XCORR_n_187,
      \Ref0_reg[7][11]_1\(1) => XCORR_n_188,
      \Ref0_reg[7][11]_1\(0) => XCORR_n_189,
      \RefAddress_reg[0][11]_0\(11 downto 0) => \RefAddress_outMux[0]_31\(11 downto 0),
      \RefAddress_reg[0][11]_1\(11) => XCORR_n_52,
      \RefAddress_reg[0][11]_1\(10) => XCORR_n_53,
      \RefAddress_reg[0][11]_1\(9) => XCORR_n_54,
      \RefAddress_reg[0][11]_1\(8) => XCORR_n_55,
      \RefAddress_reg[0][11]_1\(7) => XCORR_n_56,
      \RefAddress_reg[0][11]_1\(6) => XCORR_n_57,
      \RefAddress_reg[0][11]_1\(5) => XCORR_n_58,
      \RefAddress_reg[0][11]_1\(4) => XCORR_n_59,
      \RefAddress_reg[0][11]_1\(3) => XCORR_n_60,
      \RefAddress_reg[0][11]_1\(2) => XCORR_n_61,
      \RefAddress_reg[0][11]_1\(1) => XCORR_n_62,
      \RefAddress_reg[0][11]_1\(0) => XCORR_n_63,
      \RefAddress_reg[1][11]_0\(11 downto 0) => \RefAddress_outMux[1]_32\(11 downto 0),
      \RefAddress_reg[1][11]_1\(11 downto 0) => p_1_in(11 downto 0),
      \RefAddress_reg[2][11]_0\(11 downto 0) => \RefAddress_outMux[2]_33\(11 downto 0),
      \RefAddress_reg[2][11]_1\(0) => XCORR_n_80,
      \RefAddress_reg[2][11]_2\(11) => XCORR_n_82,
      \RefAddress_reg[2][11]_2\(10) => XCORR_n_83,
      \RefAddress_reg[2][11]_2\(9) => XCORR_n_84,
      \RefAddress_reg[2][11]_2\(8) => XCORR_n_85,
      \RefAddress_reg[2][11]_2\(7) => XCORR_n_86,
      \RefAddress_reg[2][11]_2\(6) => XCORR_n_87,
      \RefAddress_reg[2][11]_2\(5) => XCORR_n_88,
      \RefAddress_reg[2][11]_2\(4) => XCORR_n_89,
      \RefAddress_reg[2][11]_2\(3) => XCORR_n_90,
      \RefAddress_reg[2][11]_2\(2) => XCORR_n_91,
      \RefAddress_reg[2][11]_2\(1) => XCORR_n_92,
      \RefAddress_reg[2][11]_2\(0) => XCORR_n_93,
      \RefAddress_reg[3][11]_0\(11 downto 0) => \RefAddress_outMux[3]_34\(11 downto 0),
      \RefAddress_reg[3][11]_1\(0) => XCORR_n_79,
      \RefAddress_reg[3][11]_2\(11) => XCORR_n_94,
      \RefAddress_reg[3][11]_2\(10) => XCORR_n_95,
      \RefAddress_reg[3][11]_2\(9) => XCORR_n_96,
      \RefAddress_reg[3][11]_2\(8) => XCORR_n_97,
      \RefAddress_reg[3][11]_2\(7) => XCORR_n_98,
      \RefAddress_reg[3][11]_2\(6) => XCORR_n_99,
      \RefAddress_reg[3][11]_2\(5) => XCORR_n_100,
      \RefAddress_reg[3][11]_2\(4) => XCORR_n_101,
      \RefAddress_reg[3][11]_2\(3) => XCORR_n_102,
      \RefAddress_reg[3][11]_2\(2) => XCORR_n_103,
      \RefAddress_reg[3][11]_2\(1) => XCORR_n_104,
      \RefAddress_reg[3][11]_2\(0) => XCORR_n_105,
      \RefAddress_reg[4][11]_0\(11 downto 0) => \RefAddress_outMux[4]_35\(11 downto 0),
      \RefAddress_reg[4][11]_1\(0) => XCORR_n_78,
      \RefAddress_reg[4][11]_2\(11) => XCORR_n_106,
      \RefAddress_reg[4][11]_2\(10) => XCORR_n_107,
      \RefAddress_reg[4][11]_2\(9) => XCORR_n_108,
      \RefAddress_reg[4][11]_2\(8) => XCORR_n_109,
      \RefAddress_reg[4][11]_2\(7) => XCORR_n_110,
      \RefAddress_reg[4][11]_2\(6) => XCORR_n_111,
      \RefAddress_reg[4][11]_2\(5) => XCORR_n_112,
      \RefAddress_reg[4][11]_2\(4) => XCORR_n_113,
      \RefAddress_reg[4][11]_2\(3) => XCORR_n_114,
      \RefAddress_reg[4][11]_2\(2) => XCORR_n_115,
      \RefAddress_reg[4][11]_2\(1) => XCORR_n_116,
      \RefAddress_reg[4][11]_2\(0) => XCORR_n_117,
      \RefAddress_reg[5][11]_0\(11 downto 0) => \RefAddress_outMux[5]_36\(11 downto 0),
      \RefAddress_reg[5][11]_1\(0) => XCORR_n_77,
      \RefAddress_reg[5][11]_2\(11) => XCORR_n_190,
      \RefAddress_reg[5][11]_2\(10) => XCORR_n_191,
      \RefAddress_reg[5][11]_2\(9) => XCORR_n_192,
      \RefAddress_reg[5][11]_2\(8) => XCORR_n_193,
      \RefAddress_reg[5][11]_2\(7) => XCORR_n_194,
      \RefAddress_reg[5][11]_2\(6) => XCORR_n_195,
      \RefAddress_reg[5][11]_2\(5) => XCORR_n_196,
      \RefAddress_reg[5][11]_2\(4) => XCORR_n_197,
      \RefAddress_reg[5][11]_2\(3) => XCORR_n_198,
      \RefAddress_reg[5][11]_2\(2) => XCORR_n_199,
      \RefAddress_reg[5][11]_2\(1) => XCORR_n_200,
      \RefAddress_reg[5][11]_2\(0) => XCORR_n_201,
      \RefAddress_reg[6][11]_0\(11 downto 0) => \RefAddress_outMux[6]_37\(11 downto 0),
      \RefAddress_reg[6][11]_1\(0) => XCORR_n_81,
      \RefAddress_reg[6][11]_2\(11) => XCORR_n_118,
      \RefAddress_reg[6][11]_2\(10) => XCORR_n_119,
      \RefAddress_reg[6][11]_2\(9) => XCORR_n_120,
      \RefAddress_reg[6][11]_2\(8) => XCORR_n_121,
      \RefAddress_reg[6][11]_2\(7) => XCORR_n_122,
      \RefAddress_reg[6][11]_2\(6) => XCORR_n_123,
      \RefAddress_reg[6][11]_2\(5) => XCORR_n_124,
      \RefAddress_reg[6][11]_2\(4) => XCORR_n_125,
      \RefAddress_reg[6][11]_2\(3) => XCORR_n_126,
      \RefAddress_reg[6][11]_2\(2) => XCORR_n_127,
      \RefAddress_reg[6][11]_2\(1) => XCORR_n_128,
      \RefAddress_reg[6][11]_2\(0) => XCORR_n_129,
      SR(0) => XCORR_n_76,
      clk => clk
    );
waveParser: entity work.MicroBlaze_Wrapper_XCorr_0_0_XCorr_waveParser
     port map (
      Q(9 downto 0) => \waceYAddressWire[1]_44\(11 downto 2),
      clk1Mhz => clk1Mhz,
      \waveRefAddress[1]\(11 downto 2) => \waceRefAddressWire[1]_38\(11 downto 2),
      \waveRefAddress[1]\(1 downto 0) => \waceYAddressWire[1]_44\(1 downto 0),
      \waveRefAddress[2]\(11 downto 0) => \waceRefAddressWire[2]_39\(11 downto 0),
      \waveRefAddress[3]\(11 downto 2) => \waceRefAddressWire[3]_40\(11 downto 2),
      \waveRefAddress[3]\(1 downto 0) => \waceYAddressWire[3]_46\(1 downto 0),
      \waveRefAddress[4]\(11 downto 0) => \waceRefAddressWire[4]_41\(11 downto 0),
      \waveRefAddress[5]\(11 downto 1) => \waceRefAddressWire[5]_42\(11 downto 1),
      \waveRefAddress[5]\(0) => \waceYAddressWire[5]_48\(0),
      \waveRefAddress[6]\(11 downto 0) => \waceRefAddressWire[6]_43\(11 downto 0),
      \waveXAddress_reg[2][11]_0\(8 downto 0) => \waceYAddressWire[2]_45\(11 downto 3),
      \waveXAddress_reg[3][11]_0\(9 downto 0) => \waceYAddressWire[3]_46\(11 downto 2),
      \waveXAddress_reg[4][11]_0\(8 downto 0) => \waceYAddressWire[4]_47\(11 downto 3),
      \waveXAddress_reg[5][11]_0\(10 downto 0) => \waceYAddressWire[5]_48\(11 downto 1),
      \waveXAddress_reg[6][11]_0\(9 downto 0) => \waceYAddressWire[6]_49\(11 downto 2),
      \waveXAddress_reg[7][11]_0\(11 downto 0) => \waceYAddressWire[7]_50\(11 downto 0),
      \waveYAddress[0]\(11 downto 0) => \waceYAddressWire[0]_51\(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MicroBlaze_Wrapper_XCorr_0_0_Wrapper_XCorr is
  port (
    count : out STD_LOGIC_VECTOR ( 15 downto 0 );
    xcorr : out STD_LOGIC_VECTOR ( 35 downto 0 );
    xcorr1 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    Ram1_reg_1 : in STD_LOGIC;
    Ram1_reg_1_0 : in STD_LOGIC;
    waveRef : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wave : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wave1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    clk1Mhz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MicroBlaze_Wrapper_XCorr_0_0_Wrapper_XCorr : entity is "Wrapper_XCorr";
end MicroBlaze_Wrapper_XCorr_0_0_Wrapper_XCorr;

architecture STRUCTURE of MicroBlaze_Wrapper_XCorr_0_0_Wrapper_XCorr is
begin
main: entity work.MicroBlaze_Wrapper_XCorr_0_0_topXCorr
     port map (
      Ram1_reg_1 => Ram1_reg_1,
      Ram1_reg_1_0 => Ram1_reg_1_0,
      clk => clk,
      clk1Mhz => clk1Mhz,
      count(15 downto 0) => count(15 downto 0),
      wave(11 downto 0) => wave(11 downto 0),
      wave1(11 downto 0) => wave1(11 downto 0),
      waveRef(11 downto 0) => waveRef(11 downto 0),
      xcorr(35 downto 0) => xcorr(35 downto 0),
      xcorr1(35 downto 0) => xcorr1(35 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MicroBlaze_Wrapper_XCorr_0_0 is
  port (
    clk : in STD_LOGIC;
    clk1Mhz : in STD_LOGIC;
    waveRef : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wave : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wave1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    xcorr : out STD_LOGIC_VECTOR ( 35 downto 0 );
    xcorr1 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    count : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of MicroBlaze_Wrapper_XCorr_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of MicroBlaze_Wrapper_XCorr_0_0 : entity is "MicroBlaze_Wrapper_XCorr_0_0,Wrapper_XCorr,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of MicroBlaze_Wrapper_XCorr_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of MicroBlaze_Wrapper_XCorr_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of MicroBlaze_Wrapper_XCorr_0_0 : entity is "Wrapper_XCorr,Vivado 2024.2";
end MicroBlaze_Wrapper_XCorr_0_0;

architecture STRUCTURE of MicroBlaze_Wrapper_XCorr_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN MicroBlaze_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
begin
inst: entity work.MicroBlaze_Wrapper_XCorr_0_0_Wrapper_XCorr
     port map (
      Ram1_reg_1 => clk1Mhz,
      Ram1_reg_1_0 => clk,
      clk => clk,
      clk1Mhz => clk1Mhz,
      count(15 downto 0) => count(15 downto 0),
      wave(11 downto 0) => wave(11 downto 0),
      wave1(11 downto 0) => wave1(11 downto 0),
      waveRef(11 downto 0) => waveRef(11 downto 0),
      xcorr(35 downto 0) => xcorr(35 downto 0),
      xcorr1(35 downto 0) => xcorr1(35 downto 0)
    );
end STRUCTURE;
