

================================================================
== Vivado HLS Report for 'k2c_dot_1'
================================================================
* Date:           Tue Apr 23 22:49:27 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_2
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.348|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1          |    ?|    ?|         4|          -|          -|     ?|    no    |
        |- Loop 2          |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3          |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 4          |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 5          |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 6          |    ?|    ?|         9|          -|          -|     ?|    no    |
        |- Loop 7          |    ?|    ?|         9|          -|          -|     ?|    no    |
        |- Loop 8          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 8.1       |    ?|    ?|         5|          -|          -|     ?|    no    |
        |- Loop 9          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 9.1       |    ?|    ?|         5|          -|          -|     ?|    no    |
        |- Loop 10         |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 11         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 11.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 11.1.1  |    ?|    ?|        18|          -|          -|     ?|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 154
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1 & !exitcond1_1)
	6  / (exitcond1) | (exitcond1_1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
	8  / (exitcond2) | (exitcond2_1)
	7  / (!exitcond2 & !exitcond2_1)
7 --> 
	6  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / (!exitcond8 & !exitcond8_1)
	80  / (exitcond8) | (exitcond8_1)
79 --> 
	77  / true
80 --> 
	80  / (tmp_2 & tmp_2_1)
	81  / (!tmp_2) | (!tmp_2_1)
81 --> 
	82  / true
82 --> 
	83  / (tmp_3 & tmp_3_1)
	84  / (!tmp_3) | (!tmp_3_1)
83 --> 
	81  / true
84 --> 
	85  / (!exitcond13)
	88  / (exitcond13)
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / (!exitcond13 & !exitcond13_1)
	93  / (exitcond13) | (exitcond13_1)
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	84  / true
93 --> 
	94  / (!exitcond12)
	97  / (exitcond12)
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / (!exitcond12 & !exitcond12_1)
	102  / (exitcond12) | (exitcond12_1)
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	93  / true
102 --> 
	103  / (!exitcond9)
	111  / (exitcond9)
103 --> 
	104  / true
104 --> 
	105  / (!exitcond11)
	106  / (exitcond11)
105 --> 
	106  / true
106 --> 
	107  / (!exitcond11 & !exitcond11_1)
	109  / (exitcond11) | (exitcond11_1)
107 --> 
	108  / true
108 --> 
	104  / true
109 --> 
	110  / true
110 --> 
	102  / true
111 --> 
	112  / (!exitcond10)
	121  / (exitcond10)
112 --> 
	113  / true
113 --> 
	114  / (!exitcond14)
	115  / (exitcond14)
114 --> 
	115  / true
115 --> 
	116  / (!exitcond14 & !exitcond10_1)
	118  / (exitcond14) | (exitcond10_1)
116 --> 
	117  / true
117 --> 
	113  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	111  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / (!exitcond5 & tmp_48 == 0) | (!exitcond5 & tmp_48 == 1) | (!exitcond5 & tmp_48 == 2) | (!exitcond5 & tmp_48 == 3) | (!exitcond5 & tmp_48 == 4) | (!exitcond5 & tmp_48 == 5) | (!exitcond5 & tmp_48 == 6) | (!exitcond5 & tmp_48 == 7)
	128  / (exitcond5)
127 --> 
	126  / true
128 --> 
	129  / (tmp_7)
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / (!exitcond)
	128  / (exitcond)
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / (!exitcond3)
	134  / (exitcond3)
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	137  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%p_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_read2)"   --->   Operation 155 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%B_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %B_numel_read)"   --->   Operation 156 'read' 'B_numel_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%B_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %B_dim)"   --->   Operation 157 'read' 'B_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%A_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %A_numel_read)"   --->   Operation 158 'read' 'A_numel_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%A_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %A_dim)"   --->   Operation 159 'read' 'A_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%permA = alloca [5 x i64], align 16" [Group_5/sample.c:1589]   --->   Operation 160 'alloca' 'permA' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%permB = alloca [5 x i64], align 16" [Group_5/sample.c:1590]   --->   Operation 161 'alloca' 'permB' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%freeA = alloca [5 x i64], align 16" [Group_5/sample.c:1594]   --->   Operation 162 'alloca' 'freeA' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%freeB = alloca [5 x i64], align 16" [Group_5/sample.c:1595]   --->   Operation 163 'alloca' 'freeB' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%newshpA = alloca [5 x i64], align 16" [Group_5/sample.c:1598]   --->   Operation 164 'alloca' 'newshpA' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%newshpB = alloca [5 x i64], align 16" [Group_5/sample.c:1599]   --->   Operation 165 'alloca' 'newshpB' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%Asub = alloca [5 x i64], align 16" [Group_5/sample.c:1604]   --->   Operation 166 'alloca' 'Asub' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%Bsub = alloca [5 x i64], align 16" [Group_5/sample.c:1605]   --->   Operation 167 'alloca' 'Bsub' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 168 [1/1] (1.35ns)   --->   "br label %1" [Group_5/sample.c:1609]   --->   Operation 168 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.34>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%count = phi i64 [ 0, %0 ], [ %count_1_1, %._crit_edge.1 ]" [Group_5/sample.c:1621]   --->   Operation 169 'phi' 'count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %0 ], [ %i_12_1, %._crit_edge.1 ]" [Group_5/sample.c:1609]   --->   Operation 170 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (2.34ns)   --->   "%exitcond1 = icmp eq i64 %i, %A_dim_read" [Group_5/sample.c:1609]   --->   Operation 171 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader36.preheader, label %2" [Group_5/sample.c:1609]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (2.34ns)   --->   "%tmp_14 = icmp eq i64 %i, %p_read" [Group_5/sample.c:1615]   --->   Operation 173 'icmp' 'tmp_14' <Predicate = (!exitcond1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (1.35ns)   --->   "br i1 %tmp_14, label %._crit_edge.0, label %3" [Group_5/sample.c:1619]   --->   Operation 174 'br' <Predicate = (!exitcond1)> <Delay = 1.35>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%freeA_addr = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %count" [Group_5/sample.c:1620]   --->   Operation 175 'getelementptr' 'freeA_addr' <Predicate = (!exitcond1 & !tmp_14)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (1.75ns)   --->   "store i64 %i, i64* %freeA_addr, align 8" [Group_5/sample.c:1620]   --->   Operation 176 'store' <Predicate = (!exitcond1 & !tmp_14)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 177 [1/1] (2.99ns)   --->   "%count_4 = add i64 %count, 1" [Group_5/sample.c:1621]   --->   Operation 177 'add' 'count_4' <Predicate = (!exitcond1 & !tmp_14)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (1.35ns)   --->   "br label %._crit_edge.0" [Group_5/sample.c:1622]   --->   Operation 178 'br' <Predicate = (!exitcond1 & !tmp_14)> <Delay = 1.35>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%count_1 = phi i64 [ %count_4, %3 ], [ %count, %2 ]" [Group_5/sample.c:1621]   --->   Operation 179 'phi' 'count_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%i_12_s = or i64 %i, 1" [Group_5/sample.c:1609]   --->   Operation 180 'or' 'i_12_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (2.34ns)   --->   "%exitcond1_1 = icmp eq i64 %i_12_s, %A_dim_read" [Group_5/sample.c:1609]   --->   Operation 181 'icmp' 'exitcond1_1' <Predicate = (!exitcond1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %exitcond1_1, label %.preheader36.preheader, label %4" [Group_5/sample.c:1609]   --->   Operation 182 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (1.35ns)   --->   "br label %.preheader36.0" [Group_5/sample.c:1625]   --->   Operation 183 'br' <Predicate = (exitcond1) | (exitcond1_1)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 184 [1/1] (2.34ns)   --->   "%tmp_1 = icmp eq i64 %i_12_s, %p_read" [Group_5/sample.c:1615]   --->   Operation 184 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (1.35ns)   --->   "br i1 %tmp_1, label %._crit_edge.1, label %5" [Group_5/sample.c:1619]   --->   Operation 185 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.99>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%freeA_addr_7 = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %count_1" [Group_5/sample.c:1620]   --->   Operation 186 'getelementptr' 'freeA_addr_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (1.75ns)   --->   "store i64 %i_12_s, i64* %freeA_addr_7, align 8" [Group_5/sample.c:1620]   --->   Operation 187 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 188 [1/1] (2.99ns)   --->   "%count_4_1 = add i64 %count_1, 1" [Group_5/sample.c:1621]   --->   Operation 188 'add' 'count_4_1' <Predicate = (!tmp_1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (1.35ns)   --->   "br label %._crit_edge.1" [Group_5/sample.c:1622]   --->   Operation 189 'br' <Predicate = (!tmp_1)> <Delay = 1.35>
ST_4 : Operation 190 [1/1] (2.99ns)   --->   "%i_12_1 = add i64 %i, 2" [Group_5/sample.c:1609]   --->   Operation 190 'add' 'i_12_1' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%count_1_1 = phi i64 [ %count_4_1, %5 ], [ %count_1, %4 ]" [Group_5/sample.c:1621]   --->   Operation 191 'phi' 'count_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "br label %1" [Group_5/sample.c:1609]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.69>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%count_2 = phi i3 [ %count_5_1, %._crit_edge1.1 ], [ 0, %.preheader36.preheader ]" [Group_5/sample.c:1637]   --->   Operation 193 'phi' 'count_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%i_1 = phi i64 [ %i_15_1, %._crit_edge1.1 ], [ 0, %.preheader36.preheader ]" [Group_5/sample.c:1625]   --->   Operation 194 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (2.34ns)   --->   "%exitcond2 = icmp eq i64 %i_1, %B_dim_read" [Group_5/sample.c:1625]   --->   Operation 195 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader35.0, label %6" [Group_5/sample.c:1625]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (2.34ns)   --->   "%tmp = icmp eq i64 %i_1, 0" [Group_5/sample.c:1631]   --->   Operation 197 'icmp' 'tmp' <Predicate = (!exitcond2)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (1.35ns)   --->   "br i1 %tmp, label %._crit_edge1.0, label %7" [Group_5/sample.c:1635]   --->   Operation 198 'br' <Predicate = (!exitcond2)> <Delay = 1.35>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%count_2_cast4 = zext i3 %count_2 to i64" [Group_5/sample.c:1625]   --->   Operation 199 'zext' 'count_2_cast4' <Predicate = (!exitcond2 & !tmp)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%freeB_addr = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %count_2_cast4" [Group_5/sample.c:1636]   --->   Operation 200 'getelementptr' 'freeB_addr' <Predicate = (!exitcond2 & !tmp)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (1.75ns)   --->   "store i64 %i_1, i64* %freeB_addr, align 8" [Group_5/sample.c:1636]   --->   Operation 201 'store' <Predicate = (!exitcond2 & !tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 202 [1/1] (1.34ns)   --->   "%count_5 = add i3 %count_2, 1" [Group_5/sample.c:1637]   --->   Operation 202 'add' 'count_5' <Predicate = (!exitcond2 & !tmp)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (1.35ns)   --->   "br label %._crit_edge1.0" [Group_5/sample.c:1638]   --->   Operation 203 'br' <Predicate = (!exitcond2 & !tmp)> <Delay = 1.35>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%count_3 = phi i3 [ %count_5, %7 ], [ %count_2, %6 ]" [Group_5/sample.c:1637]   --->   Operation 204 'phi' 'count_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%count_3_cast = zext i3 %count_3 to i64" [Group_5/sample.c:1625]   --->   Operation 205 'zext' 'count_3_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%i_15_s = or i64 %i_1, 1" [Group_5/sample.c:1625]   --->   Operation 206 'or' 'i_15_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (2.34ns)   --->   "%exitcond2_1 = icmp eq i64 %i_15_s, %B_dim_read" [Group_5/sample.c:1625]   --->   Operation 207 'icmp' 'exitcond2_1' <Predicate = (!exitcond2)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "br i1 %exitcond2_1, label %.preheader35.0, label %._crit_edge1.1" [Group_5/sample.c:1625]   --->   Operation 208 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (2.99ns)   --->   "%i_15_1 = add i64 %i_1, 2" [Group_5/sample.c:1625]   --->   Operation 209 'add' 'i_15_1' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%dense_13_output_shap_1 = getelementptr [5 x i64]* @dense_13_output_shap, i64 0, i64 %p_read" [Group_5/sample.c:1645]   --->   Operation 210 'getelementptr' 'dense_13_output_shap_1' <Predicate = (exitcond2) | (exitcond2_1)> <Delay = 0.00>
ST_6 : Operation 211 [2/2] (2.77ns)   --->   "%dense_13_output_shap_2 = load i64* %dense_13_output_shap_1, align 8" [Group_5/sample.c:1645]   --->   Operation 211 'load' 'dense_13_output_shap_2' <Predicate = (exitcond2) | (exitcond2_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>

State 7 <SV = 3> <Delay = 1.75>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%freeB_addr_7 = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %count_3_cast" [Group_5/sample.c:1636]   --->   Operation 212 'getelementptr' 'freeB_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (1.75ns)   --->   "store i64 %i_15_s, i64* %freeB_addr_7, align 8" [Group_5/sample.c:1636]   --->   Operation 213 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 214 [1/1] (1.34ns)   --->   "%count_5_1 = add i3 %count_3, 1" [Group_5/sample.c:1637]   --->   Operation 214 'add' 'count_5_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "br label %.preheader36.0" [Group_5/sample.c:1625]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 2.77>
ST_8 : Operation 216 [1/2] (2.77ns)   --->   "%dense_13_output_shap_2 = load i64* %dense_13_output_shap_1, align 8" [Group_5/sample.c:1645]   --->   Operation 216 'load' 'dense_13_output_shap_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i64 %dense_13_output_shap_2 to i14" [Group_5/sample.c:1653]   --->   Operation 217 'trunc' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i64 %dense_13_output_shap_2 to i9" [Group_5/sample.c:1653]   --->   Operation 218 'trunc' 'tmp_43' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 4.20>
ST_9 : Operation 219 [68/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 219 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 4.20>
ST_10 : Operation 220 [67/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 220 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 4.20>
ST_11 : Operation 221 [66/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 221 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 4.20>
ST_12 : Operation 222 [65/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 222 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 4.20>
ST_13 : Operation 223 [64/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 223 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 4.20>
ST_14 : Operation 224 [63/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 224 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 4.20>
ST_15 : Operation 225 [62/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 225 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 4.20>
ST_16 : Operation 226 [61/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 226 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 12> <Delay = 4.20>
ST_17 : Operation 227 [60/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 227 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 4.20>
ST_18 : Operation 228 [59/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 228 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 4.20>
ST_19 : Operation 229 [58/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 229 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 15> <Delay = 4.20>
ST_20 : Operation 230 [57/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 230 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 4.20>
ST_21 : Operation 231 [56/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 231 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 4.20>
ST_22 : Operation 232 [55/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 232 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 4.20>
ST_23 : Operation 233 [54/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 233 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 4.20>
ST_24 : Operation 234 [53/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 234 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 4.20>
ST_25 : Operation 235 [52/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 235 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 4.20>
ST_26 : Operation 236 [51/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 236 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 4.20>
ST_27 : Operation 237 [50/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 237 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 4.20>
ST_28 : Operation 238 [49/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 238 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 4.20>
ST_29 : Operation 239 [48/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 239 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 4.20>
ST_30 : Operation 240 [47/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 240 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 4.20>
ST_31 : Operation 241 [46/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 241 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 4.20>
ST_32 : Operation 242 [45/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 242 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 4.20>
ST_33 : Operation 243 [44/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 243 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 4.20>
ST_34 : Operation 244 [43/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 244 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 4.20>
ST_35 : Operation 245 [42/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 245 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 31> <Delay = 4.20>
ST_36 : Operation 246 [41/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 246 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 32> <Delay = 4.20>
ST_37 : Operation 247 [40/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 247 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 4.20>
ST_38 : Operation 248 [39/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 248 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 4.20>
ST_39 : Operation 249 [38/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 249 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 4.20>
ST_40 : Operation 250 [37/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 250 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 4.20>
ST_41 : Operation 251 [36/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 251 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 4.20>
ST_42 : Operation 252 [35/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 252 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 38> <Delay = 4.20>
ST_43 : Operation 253 [34/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 253 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 39> <Delay = 4.20>
ST_44 : Operation 254 [33/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 254 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 40> <Delay = 4.20>
ST_45 : Operation 255 [32/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 255 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 41> <Delay = 4.20>
ST_46 : Operation 256 [31/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 256 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 42> <Delay = 4.20>
ST_47 : Operation 257 [30/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 257 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 43> <Delay = 4.20>
ST_48 : Operation 258 [29/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 258 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 44> <Delay = 4.20>
ST_49 : Operation 259 [28/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 259 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 45> <Delay = 4.20>
ST_50 : Operation 260 [27/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 260 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 46> <Delay = 4.20>
ST_51 : Operation 261 [26/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 261 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 47> <Delay = 4.20>
ST_52 : Operation 262 [25/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 262 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 48> <Delay = 4.20>
ST_53 : Operation 263 [24/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 263 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 49> <Delay = 4.20>
ST_54 : Operation 264 [23/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 264 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 50> <Delay = 4.20>
ST_55 : Operation 265 [22/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 265 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 51> <Delay = 4.20>
ST_56 : Operation 266 [21/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 266 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 52> <Delay = 4.20>
ST_57 : Operation 267 [20/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 267 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 53> <Delay = 4.20>
ST_58 : Operation 268 [19/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 268 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 54> <Delay = 4.20>
ST_59 : Operation 269 [18/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 269 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 55> <Delay = 4.20>
ST_60 : Operation 270 [17/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 270 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 56> <Delay = 4.20>
ST_61 : Operation 271 [16/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 271 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 57> <Delay = 4.20>
ST_62 : Operation 272 [15/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 272 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 58> <Delay = 4.20>
ST_63 : Operation 273 [14/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 273 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 59> <Delay = 4.20>
ST_64 : Operation 274 [13/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 274 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 60> <Delay = 4.20>
ST_65 : Operation 275 [12/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 275 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 61> <Delay = 4.20>
ST_66 : Operation 276 [11/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 276 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 62> <Delay = 4.20>
ST_67 : Operation 277 [10/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 277 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 63> <Delay = 4.20>
ST_68 : Operation 278 [9/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 278 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 64> <Delay = 4.20>
ST_69 : Operation 279 [8/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 279 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 65> <Delay = 4.20>
ST_70 : Operation 280 [7/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 280 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 66> <Delay = 4.20>
ST_71 : Operation 281 [6/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 281 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 67> <Delay = 4.20>
ST_72 : Operation 282 [5/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 282 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 68> <Delay = 4.20>
ST_73 : Operation 283 [4/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 283 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 69> <Delay = 4.20>
ST_74 : Operation 284 [3/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 284 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 70> <Delay = 4.20>
ST_75 : Operation 285 [2/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 285 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 71> <Delay = 4.20>
ST_76 : Operation 286 [1/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2" [Group_5/sample.c:1653]   --->   Operation 286 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 287 [1/1] (0.00ns)   --->   "%free_axesB = call i57 @_ssdm_op_PartSelect.i57.i64.i32.i32(i64 %B_numel_read_3, i32 7, i32 63)" [Group_5/sample.c:1654]   --->   Operation 287 'partselect' 'free_axesB' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 288 [1/1] (0.00ns)   --->   "%free_axesB_3 = zext i57 %free_axesB to i64" [Group_5/sample.c:1654]   --->   Operation 288 'zext' 'free_axesB_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 289 [1/1] (0.00ns)   --->   "%free_axesB_cast4 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %B_numel_read_3, i32 7, i32 20)" [Group_5/sample.c:1654]   --->   Operation 289 'partselect' 'free_axesB_cast4' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i64 %A_dim_read to i3"   --->   Operation 290 'trunc' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 291 [1/1] (2.99ns)   --->   "%i_16 = add i64 -1, %A_dim_read" [Group_5/sample.c:1656]   --->   Operation 291 'add' 'i_16' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 292 [1/1] (1.34ns)   --->   "%i_16_cast = add i3 -1, %tmp_44" [Group_5/sample.c:1661]   --->   Operation 292 'add' 'i_16_cast' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 293 [1/1] (1.35ns)   --->   "br label %8" [Group_5/sample.c:1656]   --->   Operation 293 'br' <Predicate = true> <Delay = 1.35>

State 77 <SV = 72> <Delay = 2.34>
ST_77 : Operation 294 [1/1] (0.00ns)   --->   "%i_4 = phi i3 [ 0, %.preheader35.0 ], [ %i_18_1, %10 ]" [Group_5/sample.c:1656]   --->   Operation 294 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 295 [1/1] (0.00ns)   --->   "%i_4_cast = zext i3 %i_4 to i64" [Group_5/sample.c:1656]   --->   Operation 295 'zext' 'i_4_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 296 [1/1] (2.34ns)   --->   "%exitcond8 = icmp eq i64 %i_4_cast, %i_16" [Group_5/sample.c:1656]   --->   Operation 296 'icmp' 'exitcond8' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 297 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader2.preheader, label %9" [Group_5/sample.c:1656]   --->   Operation 297 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 298 [1/1] (0.00ns)   --->   "%freeA_addr_8 = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %i_4_cast" [Group_5/sample.c:1659]   --->   Operation 298 'getelementptr' 'freeA_addr_8' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_77 : Operation 299 [2/2] (1.75ns)   --->   "%freeA_load = load i64* %freeA_addr_8, align 16" [Group_5/sample.c:1659]   --->   Operation 299 'load' 'freeA_load' <Predicate = (!exitcond8)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 78 <SV = 73> <Delay = 3.51>
ST_78 : Operation 300 [1/2] (1.75ns)   --->   "%freeA_load = load i64* %freeA_addr_8, align 16" [Group_5/sample.c:1659]   --->   Operation 300 'load' 'freeA_load' <Predicate = (!exitcond8)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_78 : Operation 301 [1/1] (0.00ns)   --->   "%permA_addr = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_4_cast" [Group_5/sample.c:1659]   --->   Operation 301 'getelementptr' 'permA_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_78 : Operation 302 [1/1] (1.75ns)   --->   "store i64 %freeA_load, i64* %permA_addr, align 16" [Group_5/sample.c:1659]   --->   Operation 302 'store' <Predicate = (!exitcond8)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_78 : Operation 303 [1/1] (0.00ns)   --->   "%i_18_s = or i3 %i_4, 1" [Group_5/sample.c:1656]   --->   Operation 303 'or' 'i_18_s' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_78 : Operation 304 [1/1] (0.00ns)   --->   "%i_18_cast = zext i3 %i_18_s to i64" [Group_5/sample.c:1656]   --->   Operation 304 'zext' 'i_18_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_78 : Operation 305 [1/1] (2.34ns)   --->   "%exitcond8_1 = icmp eq i64 %i_18_cast, %i_16" [Group_5/sample.c:1656]   --->   Operation 305 'icmp' 'exitcond8_1' <Predicate = (!exitcond8)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 306 [1/1] (0.00ns)   --->   "br i1 %exitcond8_1, label %.preheader2.preheader, label %10" [Group_5/sample.c:1656]   --->   Operation 306 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_78 : Operation 307 [1/1] (0.00ns)   --->   "%freeA_addr_9 = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %i_18_cast" [Group_5/sample.c:1659]   --->   Operation 307 'getelementptr' 'freeA_addr_9' <Predicate = (!exitcond8 & !exitcond8_1)> <Delay = 0.00>
ST_78 : Operation 308 [2/2] (1.75ns)   --->   "%freeA_load_1 = load i64* %freeA_addr_9, align 8" [Group_5/sample.c:1659]   --->   Operation 308 'load' 'freeA_load_1' <Predicate = (!exitcond8 & !exitcond8_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_78 : Operation 309 [1/1] (1.34ns)   --->   "%i_18_1 = add i3 %i_4, 2" [Group_5/sample.c:1656]   --->   Operation 309 'add' 'i_18_1' <Predicate = (!exitcond8 & !exitcond8_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 310 [1/1] (1.35ns)   --->   "br label %.preheader2.0" [Group_5/sample.c:1661]   --->   Operation 310 'br' <Predicate = (exitcond8) | (exitcond8_1)> <Delay = 1.35>

State 79 <SV = 74> <Delay = 3.51>
ST_79 : Operation 311 [1/2] (1.75ns)   --->   "%freeA_load_1 = load i64* %freeA_addr_9, align 8" [Group_5/sample.c:1659]   --->   Operation 311 'load' 'freeA_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_79 : Operation 312 [1/1] (0.00ns)   --->   "%permA_addr_15 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_18_cast" [Group_5/sample.c:1659]   --->   Operation 312 'getelementptr' 'permA_addr_15' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 313 [1/1] (1.75ns)   --->   "store i64 %freeA_load_1, i64* %permA_addr_15, align 8" [Group_5/sample.c:1659]   --->   Operation 313 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_79 : Operation 314 [1/1] (0.00ns)   --->   "br label %8" [Group_5/sample.c:1656]   --->   Operation 314 'br' <Predicate = true> <Delay = 0.00>

State 80 <SV = 74> <Delay = 3.68>
ST_80 : Operation 315 [1/1] (0.00ns)   --->   "%i_5 = phi i3 [ %i_19_1, %11 ], [ %i_16_cast, %.preheader2.preheader ]" [Group_5/sample.c:1661]   --->   Operation 315 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 316 [1/1] (0.00ns)   --->   "%i_5_cast = zext i3 %i_5 to i64" [Group_5/sample.c:1661]   --->   Operation 316 'zext' 'i_5_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 317 [1/1] (2.34ns)   --->   "%tmp_2 = icmp ult i64 %i_5_cast, %A_dim_read" [Group_5/sample.c:1661]   --->   Operation 317 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 318 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader2.1, label %.preheader33.0" [Group_5/sample.c:1661]   --->   Operation 318 'br' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 319 [1/1] (0.00ns)   --->   "%permA_addr_16 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_5_cast" [Group_5/sample.c:1664]   --->   Operation 319 'getelementptr' 'permA_addr_16' <Predicate = (tmp_2)> <Delay = 0.00>
ST_80 : Operation 320 [1/1] (1.75ns)   --->   "store i64 %p_read, i64* %permA_addr_16, align 8" [Group_5/sample.c:1664]   --->   Operation 320 'store' <Predicate = (tmp_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_80 : Operation 321 [1/1] (1.34ns)   --->   "%i_19 = add i3 %i_5, 1" [Group_5/sample.c:1661]   --->   Operation 321 'add' 'i_19' <Predicate = (tmp_2)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 322 [1/1] (0.00ns)   --->   "%i_19_cast = zext i3 %i_19 to i64" [Group_5/sample.c:1661]   --->   Operation 322 'zext' 'i_19_cast' <Predicate = (tmp_2)> <Delay = 0.00>
ST_80 : Operation 323 [1/1] (2.34ns)   --->   "%tmp_2_1 = icmp ult i64 %i_19_cast, %A_dim_read" [Group_5/sample.c:1661]   --->   Operation 323 'icmp' 'tmp_2_1' <Predicate = (tmp_2)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 324 [1/1] (0.00ns)   --->   "br i1 %tmp_2_1, label %11, label %.preheader33.0" [Group_5/sample.c:1661]   --->   Operation 324 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_80 : Operation 325 [1/1] (0.00ns)   --->   "%permA_addr_17 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_19_cast" [Group_5/sample.c:1664]   --->   Operation 325 'getelementptr' 'permA_addr_17' <Predicate = (tmp_2 & tmp_2_1)> <Delay = 0.00>
ST_80 : Operation 326 [1/1] (1.75ns)   --->   "store i64 %p_read, i64* %permA_addr_17, align 8" [Group_5/sample.c:1664]   --->   Operation 326 'store' <Predicate = (tmp_2 & tmp_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_80 : Operation 327 [1/1] (1.34ns)   --->   "%i_19_1 = add i3 %i_5, 2" [Group_5/sample.c:1661]   --->   Operation 327 'add' 'i_19_1' <Predicate = (tmp_2 & tmp_2_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 328 [1/1] (0.00ns)   --->   "br label %.preheader2.0" [Group_5/sample.c:1661]   --->   Operation 328 'br' <Predicate = (tmp_2 & tmp_2_1)> <Delay = 0.00>
ST_80 : Operation 329 [1/1] (0.00ns)   --->   "%permB_addr = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 0" [Group_5/sample.c:1669]   --->   Operation 329 'getelementptr' 'permB_addr' <Predicate = (!tmp_2) | (!tmp_2_1)> <Delay = 0.00>
ST_80 : Operation 330 [1/1] (1.75ns)   --->   "store i64 0, i64* %permB_addr, align 16" [Group_5/sample.c:1669]   --->   Operation 330 'store' <Predicate = (!tmp_2) | (!tmp_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_80 : Operation 331 [1/1] (1.35ns)   --->   "br label %.preheader32.0" [Group_5/sample.c:1671]   --->   Operation 331 'br' <Predicate = (!tmp_2) | (!tmp_2_1)> <Delay = 1.35>

State 81 <SV = 75> <Delay = 2.34>
ST_81 : Operation 332 [1/1] (0.00ns)   --->   "%i_7 = phi i3 [ %i_21_1, %12 ], [ 1, %.preheader33.0 ]" [Group_5/sample.c:1671]   --->   Operation 332 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 333 [1/1] (0.00ns)   --->   "%j_3 = phi i64 [ %j_9_1, %12 ], [ 0, %.preheader33.0 ]" [Group_5/sample.c:1671]   --->   Operation 333 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 334 [1/1] (0.00ns)   --->   "%i_7_cast = zext i3 %i_7 to i64" [Group_5/sample.c:1671]   --->   Operation 334 'zext' 'i_7_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 335 [1/1] (2.34ns)   --->   "%tmp_3 = icmp ult i64 %i_7_cast, %B_dim_read" [Group_5/sample.c:1671]   --->   Operation 335 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 336 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader32.1, label %.preheader31.preheader" [Group_5/sample.c:1671]   --->   Operation 336 'br' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 337 [1/1] (0.00ns)   --->   "%freeB_addr_8 = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %j_3" [Group_5/sample.c:1674]   --->   Operation 337 'getelementptr' 'freeB_addr_8' <Predicate = (tmp_3)> <Delay = 0.00>
ST_81 : Operation 338 [2/2] (1.75ns)   --->   "%freeB_load = load i64* %freeB_addr_8, align 16" [Group_5/sample.c:1674]   --->   Operation 338 'load' 'freeB_load' <Predicate = (tmp_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 82 <SV = 76> <Delay = 3.68>
ST_82 : Operation 339 [1/2] (1.75ns)   --->   "%freeB_load = load i64* %freeB_addr_8, align 16" [Group_5/sample.c:1674]   --->   Operation 339 'load' 'freeB_load' <Predicate = (tmp_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 340 [1/1] (0.00ns)   --->   "%permB_addr_13 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_7_cast" [Group_5/sample.c:1674]   --->   Operation 340 'getelementptr' 'permB_addr_13' <Predicate = (tmp_3)> <Delay = 0.00>
ST_82 : Operation 341 [1/1] (1.75ns)   --->   "store i64 %freeB_load, i64* %permB_addr_13, align 8" [Group_5/sample.c:1674]   --->   Operation 341 'store' <Predicate = (tmp_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 342 [1/1] (1.34ns)   --->   "%i_21 = add i3 1, %i_7" [Group_5/sample.c:1671]   --->   Operation 342 'add' 'i_21' <Predicate = (tmp_3)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 343 [1/1] (0.00ns)   --->   "%i_21_cast = zext i3 %i_21 to i64" [Group_5/sample.c:1671]   --->   Operation 343 'zext' 'i_21_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_82 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i64 %j_3 to i4" [Group_5/sample.c:1671]   --->   Operation 344 'trunc' 'tmp_45' <Predicate = (tmp_3)> <Delay = 0.00>
ST_82 : Operation 345 [1/1] (0.00ns)   --->   "%j_9_s = or i4 %tmp_45, 1" [Group_5/sample.c:1671]   --->   Operation 345 'or' 'j_9_s' <Predicate = (tmp_3)> <Delay = 0.00>
ST_82 : Operation 346 [1/1] (0.00ns)   --->   "%j_9_cast = zext i4 %j_9_s to i64" [Group_5/sample.c:1671]   --->   Operation 346 'zext' 'j_9_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_82 : Operation 347 [1/1] (2.34ns)   --->   "%tmp_3_1 = icmp ult i64 %i_21_cast, %B_dim_read" [Group_5/sample.c:1671]   --->   Operation 347 'icmp' 'tmp_3_1' <Predicate = (tmp_3)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 348 [1/1] (0.00ns)   --->   "br i1 %tmp_3_1, label %12, label %.preheader31.preheader" [Group_5/sample.c:1671]   --->   Operation 348 'br' <Predicate = (tmp_3)> <Delay = 0.00>
ST_82 : Operation 349 [1/1] (0.00ns)   --->   "%freeB_addr_9 = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %j_9_cast" [Group_5/sample.c:1674]   --->   Operation 349 'getelementptr' 'freeB_addr_9' <Predicate = (tmp_3 & tmp_3_1)> <Delay = 0.00>
ST_82 : Operation 350 [2/2] (1.75ns)   --->   "%freeB_load_1 = load i64* %freeB_addr_9, align 8" [Group_5/sample.c:1674]   --->   Operation 350 'load' 'freeB_load_1' <Predicate = (tmp_3 & tmp_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 351 [1/1] (1.34ns)   --->   "%i_21_1 = add i3 %i_7, 2" [Group_5/sample.c:1671]   --->   Operation 351 'add' 'i_21_1' <Predicate = (tmp_3 & tmp_3_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 352 [1/1] (2.99ns)   --->   "%j_9_1 = add i64 %j_3, 2" [Group_5/sample.c:1671]   --->   Operation 352 'add' 'j_9_1' <Predicate = (tmp_3 & tmp_3_1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 353 [1/1] (1.35ns)   --->   "br label %.preheader31.0" [Group_5/sample.c:1676]   --->   Operation 353 'br' <Predicate = (!tmp_3) | (!tmp_3_1)> <Delay = 1.35>

State 83 <SV = 77> <Delay = 3.51>
ST_83 : Operation 354 [1/2] (1.75ns)   --->   "%freeB_load_1 = load i64* %freeB_addr_9, align 8" [Group_5/sample.c:1674]   --->   Operation 354 'load' 'freeB_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 355 [1/1] (0.00ns)   --->   "%permB_addr_14 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_21_cast" [Group_5/sample.c:1674]   --->   Operation 355 'getelementptr' 'permB_addr_14' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 356 [1/1] (1.75ns)   --->   "store i64 %freeB_load_1, i64* %permB_addr_14, align 8" [Group_5/sample.c:1674]   --->   Operation 356 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 357 [1/1] (0.00ns)   --->   "br label %.preheader32.0" [Group_5/sample.c:1671]   --->   Operation 357 'br' <Predicate = true> <Delay = 0.00>

State 84 <SV = 77> <Delay = 2.34>
ST_84 : Operation 358 [1/1] (0.00ns)   --->   "%i_8 = phi i3 [ %i_22_1, %13 ], [ 0, %.preheader31.preheader ]" [Group_5/sample.c:1676]   --->   Operation 358 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 359 [1/1] (0.00ns)   --->   "%i_8_cast = zext i3 %i_8 to i64" [Group_5/sample.c:1676]   --->   Operation 359 'zext' 'i_8_cast' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 360 [1/1] (2.34ns)   --->   "%exitcond13 = icmp eq i64 %i_8_cast, %A_dim_read" [Group_5/sample.c:1676]   --->   Operation 360 'icmp' 'exitcond13' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 361 [1/1] (0.00ns)   --->   "br i1 %exitcond13, label %.preheader30.preheader, label %.preheader31.1" [Group_5/sample.c:1676]   --->   Operation 361 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 362 [1/1] (0.00ns)   --->   "%permA_addr_18 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_8_cast" [Group_5/sample.c:1679]   --->   Operation 362 'getelementptr' 'permA_addr_18' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_84 : Operation 363 [2/2] (1.75ns)   --->   "%permA_load = load i64* %permA_addr_18, align 16" [Group_5/sample.c:1679]   --->   Operation 363 'load' 'permA_load' <Predicate = (!exitcond13)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 85 <SV = 78> <Delay = 1.75>
ST_85 : Operation 364 [1/2] (1.75ns)   --->   "%permA_load = load i64* %permA_addr_18, align 16" [Group_5/sample.c:1679]   --->   Operation 364 'load' 'permA_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 86 <SV = 79> <Delay = 2.77>
ST_86 : Operation 365 [1/1] (0.00ns)   --->   "%dense_13_output_shap_3 = getelementptr [5 x i64]* @dense_13_output_shap, i64 0, i64 %permA_load" [Group_5/sample.c:1679]   --->   Operation 365 'getelementptr' 'dense_13_output_shap_3' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 366 [2/2] (2.77ns)   --->   "%dense_13_output_shap_4 = load i64* %dense_13_output_shap_3, align 8" [Group_5/sample.c:1679]   --->   Operation 366 'load' 'dense_13_output_shap_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>

State 87 <SV = 80> <Delay = 2.77>
ST_87 : Operation 367 [1/2] (2.77ns)   --->   "%dense_13_output_shap_4 = load i64* %dense_13_output_shap_3, align 8" [Group_5/sample.c:1679]   --->   Operation 367 'load' 'dense_13_output_shap_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>

State 88 <SV = 81> <Delay = 2.34>
ST_88 : Operation 368 [1/1] (0.00ns)   --->   "%newshpA_addr = getelementptr inbounds [5 x i64]* %newshpA, i64 0, i64 %i_8_cast" [Group_5/sample.c:1679]   --->   Operation 368 'getelementptr' 'newshpA_addr' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_88 : Operation 369 [1/1] (1.75ns)   --->   "store i64 %dense_13_output_shap_4, i64* %newshpA_addr, align 16" [Group_5/sample.c:1679]   --->   Operation 369 'store' <Predicate = (!exitcond13)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_88 : Operation 370 [1/1] (0.00ns)   --->   "%i_22_s = or i3 %i_8, 1" [Group_5/sample.c:1676]   --->   Operation 370 'or' 'i_22_s' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_88 : Operation 371 [1/1] (0.00ns)   --->   "%i_22_cast = zext i3 %i_22_s to i64" [Group_5/sample.c:1676]   --->   Operation 371 'zext' 'i_22_cast' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_88 : Operation 372 [1/1] (2.34ns)   --->   "%exitcond13_1 = icmp eq i64 %i_22_cast, %A_dim_read" [Group_5/sample.c:1676]   --->   Operation 372 'icmp' 'exitcond13_1' <Predicate = (!exitcond13)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 373 [1/1] (0.00ns)   --->   "br i1 %exitcond13_1, label %.preheader30.preheader, label %13" [Group_5/sample.c:1676]   --->   Operation 373 'br' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_88 : Operation 374 [1/1] (0.00ns)   --->   "%permA_addr_19 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_22_cast" [Group_5/sample.c:1679]   --->   Operation 374 'getelementptr' 'permA_addr_19' <Predicate = (!exitcond13 & !exitcond13_1)> <Delay = 0.00>
ST_88 : Operation 375 [2/2] (1.75ns)   --->   "%permA_load_7 = load i64* %permA_addr_19, align 8" [Group_5/sample.c:1679]   --->   Operation 375 'load' 'permA_load_7' <Predicate = (!exitcond13 & !exitcond13_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_88 : Operation 376 [1/1] (1.34ns)   --->   "%i_22_1 = add i3 %i_8, 2" [Group_5/sample.c:1676]   --->   Operation 376 'add' 'i_22_1' <Predicate = (!exitcond13 & !exitcond13_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 377 [1/1] (1.35ns)   --->   "br label %.preheader30.0" [Group_5/sample.c:1681]   --->   Operation 377 'br' <Predicate = (exitcond13) | (exitcond13_1)> <Delay = 1.35>

State 89 <SV = 82> <Delay = 1.75>
ST_89 : Operation 378 [1/2] (1.75ns)   --->   "%permA_load_7 = load i64* %permA_addr_19, align 8" [Group_5/sample.c:1679]   --->   Operation 378 'load' 'permA_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 90 <SV = 83> <Delay = 2.77>
ST_90 : Operation 379 [1/1] (0.00ns)   --->   "%dense_13_output_shap_5 = getelementptr [5 x i64]* @dense_13_output_shap, i64 0, i64 %permA_load_7" [Group_5/sample.c:1679]   --->   Operation 379 'getelementptr' 'dense_13_output_shap_5' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 380 [2/2] (2.77ns)   --->   "%dense_13_output_shap_6 = load i64* %dense_13_output_shap_5, align 8" [Group_5/sample.c:1679]   --->   Operation 380 'load' 'dense_13_output_shap_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>

State 91 <SV = 84> <Delay = 2.77>
ST_91 : Operation 381 [1/2] (2.77ns)   --->   "%dense_13_output_shap_6 = load i64* %dense_13_output_shap_5, align 8" [Group_5/sample.c:1679]   --->   Operation 381 'load' 'dense_13_output_shap_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>

State 92 <SV = 85> <Delay = 1.75>
ST_92 : Operation 382 [1/1] (0.00ns)   --->   "%newshpA_addr_1 = getelementptr inbounds [5 x i64]* %newshpA, i64 0, i64 %i_22_cast" [Group_5/sample.c:1679]   --->   Operation 382 'getelementptr' 'newshpA_addr_1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 383 [1/1] (1.75ns)   --->   "store i64 %dense_13_output_shap_6, i64* %newshpA_addr_1, align 8" [Group_5/sample.c:1679]   --->   Operation 383 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_92 : Operation 384 [1/1] (0.00ns)   --->   "br label %.preheader31.0" [Group_5/sample.c:1676]   --->   Operation 384 'br' <Predicate = true> <Delay = 0.00>

State 93 <SV = 82> <Delay = 2.34>
ST_93 : Operation 385 [1/1] (0.00ns)   --->   "%i_9 = phi i3 [ %i_23_1, %14 ], [ 0, %.preheader30.preheader ]" [Group_5/sample.c:1681]   --->   Operation 385 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 386 [1/1] (0.00ns)   --->   "%i_9_cast = zext i3 %i_9 to i64" [Group_5/sample.c:1681]   --->   Operation 386 'zext' 'i_9_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 387 [1/1] (2.34ns)   --->   "%exitcond12 = icmp eq i64 %i_9_cast, %B_dim_read" [Group_5/sample.c:1681]   --->   Operation 387 'icmp' 'exitcond12' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 388 [1/1] (0.00ns)   --->   "br i1 %exitcond12, label %.preheader29.preheader, label %.preheader30.1" [Group_5/sample.c:1681]   --->   Operation 388 'br' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 389 [1/1] (0.00ns)   --->   "%permB_addr_15 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_9_cast" [Group_5/sample.c:1684]   --->   Operation 389 'getelementptr' 'permB_addr_15' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_93 : Operation 390 [2/2] (1.75ns)   --->   "%permB_load = load i64* %permB_addr_15, align 16" [Group_5/sample.c:1684]   --->   Operation 390 'load' 'permB_load' <Predicate = (!exitcond12)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 94 <SV = 83> <Delay = 1.75>
ST_94 : Operation 391 [1/2] (1.75ns)   --->   "%permB_load = load i64* %permB_addr_15, align 16" [Group_5/sample.c:1684]   --->   Operation 391 'load' 'permB_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 95 <SV = 84> <Delay = 2.77>
ST_95 : Operation 392 [1/1] (0.00ns)   --->   "%dense_14_kernel_shap_1 = getelementptr [5 x i64]* @dense_14_kernel_shap, i64 0, i64 %permB_load" [Group_5/sample.c:1684]   --->   Operation 392 'getelementptr' 'dense_14_kernel_shap_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 393 [2/2] (2.77ns)   --->   "%dense_14_kernel_shap_2 = load i64* %dense_14_kernel_shap_1, align 8" [Group_5/sample.c:1684]   --->   Operation 393 'load' 'dense_14_kernel_shap_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>

State 96 <SV = 85> <Delay = 2.77>
ST_96 : Operation 394 [1/2] (2.77ns)   --->   "%dense_14_kernel_shap_2 = load i64* %dense_14_kernel_shap_1, align 8" [Group_5/sample.c:1684]   --->   Operation 394 'load' 'dense_14_kernel_shap_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>

State 97 <SV = 86> <Delay = 2.34>
ST_97 : Operation 395 [1/1] (0.00ns)   --->   "%newshpB_addr = getelementptr inbounds [5 x i64]* %newshpB, i64 0, i64 %i_9_cast" [Group_5/sample.c:1684]   --->   Operation 395 'getelementptr' 'newshpB_addr' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_97 : Operation 396 [1/1] (1.75ns)   --->   "store i64 %dense_14_kernel_shap_2, i64* %newshpB_addr, align 16" [Group_5/sample.c:1684]   --->   Operation 396 'store' <Predicate = (!exitcond12)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_97 : Operation 397 [1/1] (0.00ns)   --->   "%i_23_s = or i3 %i_9, 1" [Group_5/sample.c:1681]   --->   Operation 397 'or' 'i_23_s' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_97 : Operation 398 [1/1] (0.00ns)   --->   "%i_23_cast = zext i3 %i_23_s to i64" [Group_5/sample.c:1681]   --->   Operation 398 'zext' 'i_23_cast' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_97 : Operation 399 [1/1] (2.34ns)   --->   "%exitcond12_1 = icmp eq i64 %i_23_cast, %B_dim_read" [Group_5/sample.c:1681]   --->   Operation 399 'icmp' 'exitcond12_1' <Predicate = (!exitcond12)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 400 [1/1] (0.00ns)   --->   "br i1 %exitcond12_1, label %.preheader29.preheader, label %14" [Group_5/sample.c:1681]   --->   Operation 400 'br' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_97 : Operation 401 [1/1] (0.00ns)   --->   "%permB_addr_16 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_23_cast" [Group_5/sample.c:1684]   --->   Operation 401 'getelementptr' 'permB_addr_16' <Predicate = (!exitcond12 & !exitcond12_1)> <Delay = 0.00>
ST_97 : Operation 402 [2/2] (1.75ns)   --->   "%permB_load_7 = load i64* %permB_addr_16, align 8" [Group_5/sample.c:1684]   --->   Operation 402 'load' 'permB_load_7' <Predicate = (!exitcond12 & !exitcond12_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_97 : Operation 403 [1/1] (1.34ns)   --->   "%i_23_1 = add i3 %i_9, 2" [Group_5/sample.c:1681]   --->   Operation 403 'add' 'i_23_1' <Predicate = (!exitcond12 & !exitcond12_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 404 [1/1] (1.35ns)   --->   "br label %.preheader29" [Group_5/sample.c:1687]   --->   Operation 404 'br' <Predicate = (exitcond12) | (exitcond12_1)> <Delay = 1.35>

State 98 <SV = 87> <Delay = 1.75>
ST_98 : Operation 405 [1/2] (1.75ns)   --->   "%permB_load_7 = load i64* %permB_addr_16, align 8" [Group_5/sample.c:1684]   --->   Operation 405 'load' 'permB_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 99 <SV = 88> <Delay = 2.77>
ST_99 : Operation 406 [1/1] (0.00ns)   --->   "%dense_14_kernel_shap_3 = getelementptr [5 x i64]* @dense_14_kernel_shap, i64 0, i64 %permB_load_7" [Group_5/sample.c:1684]   --->   Operation 406 'getelementptr' 'dense_14_kernel_shap_3' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 407 [2/2] (2.77ns)   --->   "%dense_14_kernel_shap_4 = load i64* %dense_14_kernel_shap_3, align 8" [Group_5/sample.c:1684]   --->   Operation 407 'load' 'dense_14_kernel_shap_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>

State 100 <SV = 89> <Delay = 2.77>
ST_100 : Operation 408 [1/2] (2.77ns)   --->   "%dense_14_kernel_shap_4 = load i64* %dense_14_kernel_shap_3, align 8" [Group_5/sample.c:1684]   --->   Operation 408 'load' 'dense_14_kernel_shap_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>

State 101 <SV = 90> <Delay = 1.75>
ST_101 : Operation 409 [1/1] (0.00ns)   --->   "%newshpB_addr_1 = getelementptr inbounds [5 x i64]* %newshpB, i64 0, i64 %i_23_cast" [Group_5/sample.c:1684]   --->   Operation 409 'getelementptr' 'newshpB_addr_1' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 410 [1/1] (1.75ns)   --->   "store i64 %dense_14_kernel_shap_4, i64* %newshpB_addr_1, align 8" [Group_5/sample.c:1684]   --->   Operation 410 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_101 : Operation 411 [1/1] (0.00ns)   --->   "br label %.preheader30.0" [Group_5/sample.c:1681]   --->   Operation 411 'br' <Predicate = true> <Delay = 0.00>

State 102 <SV = 87> <Delay = 2.99>
ST_102 : Operation 412 [1/1] (0.00ns)   --->   "%i_s = phi i64 [ %i_22, %19 ], [ 0, %.preheader29.preheader ]"   --->   Operation 412 'phi' 'i_s' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 413 [1/1] (2.34ns)   --->   "%exitcond9 = icmp eq i64 %i_s, %A_numel_read_3" [Group_5/sample.c:1687]   --->   Operation 413 'icmp' 'exitcond9' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 414 [1/1] (2.99ns)   --->   "%i_22 = add i64 %i_s, 1" [Group_5/sample.c:1687]   --->   Operation 414 'add' 'i_22' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 415 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader28.preheader, label %15" [Group_5/sample.c:1687]   --->   Operation 415 'br' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 416 [2/2] (2.70ns)   --->   "call fastcc void @k2c_idx2sub(i64 %i_s, [5 x i64]* %Asub, [5 x i64]* @dense_13_output_shap, i64 %A_dim_read)" [Group_5/sample.c:1688]   --->   Operation 416 'call' <Predicate = (!exitcond9)> <Delay = 2.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_102 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i64 %A_numel_read_3 to i14"   --->   Operation 417 'trunc' 'tmp_46' <Predicate = (exitcond9)> <Delay = 0.00>
ST_102 : Operation 418 [1/1] (1.35ns)   --->   "br label %.preheader28" [Group_5/sample.c:1698]   --->   Operation 418 'br' <Predicate = (exitcond9)> <Delay = 1.35>

State 103 <SV = 88> <Delay = 1.35>
ST_103 : Operation 419 [1/2] (0.00ns)   --->   "call fastcc void @k2c_idx2sub(i64 %i_s, [5 x i64]* %Asub, [5 x i64]* @dense_13_output_shap, i64 %A_dim_read)" [Group_5/sample.c:1688]   --->   Operation 419 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_103 : Operation 420 [1/1] (1.35ns)   --->   "br label %16" [Group_5/sample.c:1689]   --->   Operation 420 'br' <Predicate = true> <Delay = 1.35>

State 104 <SV = 89> <Delay = 2.34>
ST_104 : Operation 421 [1/1] (0.00ns)   --->   "%j_4 = phi i3 [ 0, %15 ], [ %j_10_1, %18 ]" [Group_5/sample.c:1689]   --->   Operation 421 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 422 [1/1] (0.00ns)   --->   "%j_4_cast = zext i3 %j_4 to i64" [Group_5/sample.c:1689]   --->   Operation 422 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 423 [1/1] (2.34ns)   --->   "%exitcond11 = icmp eq i64 %j_4_cast, %A_dim_read" [Group_5/sample.c:1689]   --->   Operation 423 'icmp' 'exitcond11' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 424 [1/1] (0.00ns)   --->   "br i1 %exitcond11, label %19, label %17" [Group_5/sample.c:1689]   --->   Operation 424 'br' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 425 [1/1] (0.00ns)   --->   "%permA_addr_20 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %j_4_cast" [Group_5/sample.c:1692]   --->   Operation 425 'getelementptr' 'permA_addr_20' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_104 : Operation 426 [2/2] (1.75ns)   --->   "%permA_load_8 = load i64* %permA_addr_20, align 16" [Group_5/sample.c:1692]   --->   Operation 426 'load' 'permA_load_8' <Predicate = (!exitcond11)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 105 <SV = 90> <Delay = 3.51>
ST_105 : Operation 427 [1/2] (1.75ns)   --->   "%permA_load_8 = load i64* %permA_addr_20, align 16" [Group_5/sample.c:1692]   --->   Operation 427 'load' 'permA_load_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_105 : Operation 428 [1/1] (0.00ns)   --->   "%Asub_addr = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %permA_load_8" [Group_5/sample.c:1692]   --->   Operation 428 'getelementptr' 'Asub_addr' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 429 [2/2] (1.75ns)   --->   "%Asub_load = load i64* %Asub_addr, align 8" [Group_5/sample.c:1692]   --->   Operation 429 'load' 'Asub_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 106 <SV = 91> <Delay = 3.51>
ST_106 : Operation 430 [1/2] (1.75ns)   --->   "%Asub_load = load i64* %Asub_addr, align 8" [Group_5/sample.c:1692]   --->   Operation 430 'load' 'Asub_load' <Predicate = (!exitcond11)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_106 : Operation 431 [1/1] (0.00ns)   --->   "%Bsub_addr = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %j_4_cast" [Group_5/sample.c:1692]   --->   Operation 431 'getelementptr' 'Bsub_addr' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_106 : Operation 432 [1/1] (1.75ns)   --->   "store i64 %Asub_load, i64* %Bsub_addr, align 16" [Group_5/sample.c:1692]   --->   Operation 432 'store' <Predicate = (!exitcond11)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_106 : Operation 433 [1/1] (0.00ns)   --->   "%j_10_s = or i3 %j_4, 1" [Group_5/sample.c:1689]   --->   Operation 433 'or' 'j_10_s' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_106 : Operation 434 [1/1] (0.00ns)   --->   "%j_10_cast = zext i3 %j_10_s to i64" [Group_5/sample.c:1689]   --->   Operation 434 'zext' 'j_10_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_106 : Operation 435 [1/1] (2.34ns)   --->   "%exitcond11_1 = icmp eq i64 %j_10_cast, %A_dim_read" [Group_5/sample.c:1689]   --->   Operation 435 'icmp' 'exitcond11_1' <Predicate = (!exitcond11)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 436 [1/1] (0.00ns)   --->   "br i1 %exitcond11_1, label %19, label %18" [Group_5/sample.c:1689]   --->   Operation 436 'br' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_106 : Operation 437 [1/1] (0.00ns)   --->   "%permA_addr_21 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %j_10_cast" [Group_5/sample.c:1692]   --->   Operation 437 'getelementptr' 'permA_addr_21' <Predicate = (!exitcond11 & !exitcond11_1)> <Delay = 0.00>
ST_106 : Operation 438 [2/2] (1.75ns)   --->   "%permA_load_9 = load i64* %permA_addr_21, align 8" [Group_5/sample.c:1692]   --->   Operation 438 'load' 'permA_load_9' <Predicate = (!exitcond11 & !exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_106 : Operation 439 [1/1] (1.34ns)   --->   "%j_10_1 = add i3 %j_4, 2" [Group_5/sample.c:1689]   --->   Operation 439 'add' 'j_10_1' <Predicate = (!exitcond11 & !exitcond11_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i64 %i_s to i3" [Group_5/sample.c:1687]   --->   Operation 440 'trunc' 'tmp_47' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 0.00>
ST_106 : Operation 441 [1/1] (0.00ns)   --->   "%newIndex6 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %i_s, i32 3, i32 8)" [Group_5/sample.c:1687]   --->   Operation 441 'partselect' 'newIndex6' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 0.00>
ST_106 : Operation 442 [1/1] (0.00ns)   --->   "%newIndex6_cast = zext i6 %newIndex6 to i64" [Group_5/sample.c:1687]   --->   Operation 442 'zext' 'newIndex6_cast' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 0.00>
ST_106 : Operation 443 [1/1] (0.00ns)   --->   "%A_array_addr = getelementptr [16 x float]* %A_array, i64 0, i64 %newIndex6_cast" [Group_5/sample.c:1687]   --->   Operation 443 'getelementptr' 'A_array_addr' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 0.00>
ST_106 : Operation 444 [2/2] (1.75ns)   --->   "%A_array_load = load float* %A_array_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 444 'load' 'A_array_load' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_106 : Operation 445 [1/1] (0.00ns)   --->   "%A_array8_addr = getelementptr [16 x float]* %A_array8, i64 0, i64 %newIndex6_cast" [Group_5/sample.c:1687]   --->   Operation 445 'getelementptr' 'A_array8_addr' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 0.00>
ST_106 : Operation 446 [2/2] (1.75ns)   --->   "%A_array8_load = load float* %A_array8_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 446 'load' 'A_array8_load' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_106 : Operation 447 [1/1] (0.00ns)   --->   "%A_array9_addr = getelementptr [16 x float]* %A_array9, i64 0, i64 %newIndex6_cast" [Group_5/sample.c:1687]   --->   Operation 447 'getelementptr' 'A_array9_addr' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 0.00>
ST_106 : Operation 448 [2/2] (1.75ns)   --->   "%A_array9_load = load float* %A_array9_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 448 'load' 'A_array9_load' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_106 : Operation 449 [1/1] (0.00ns)   --->   "%A_array10_addr = getelementptr [16 x float]* %A_array10, i64 0, i64 %newIndex6_cast" [Group_5/sample.c:1687]   --->   Operation 449 'getelementptr' 'A_array10_addr' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 0.00>
ST_106 : Operation 450 [2/2] (1.75ns)   --->   "%A_array10_load = load float* %A_array10_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 450 'load' 'A_array10_load' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_106 : Operation 451 [1/1] (0.00ns)   --->   "%A_array11_addr = getelementptr [16 x float]* %A_array11, i64 0, i64 %newIndex6_cast" [Group_5/sample.c:1687]   --->   Operation 451 'getelementptr' 'A_array11_addr' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 0.00>
ST_106 : Operation 452 [2/2] (1.75ns)   --->   "%A_array11_load = load float* %A_array11_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 452 'load' 'A_array11_load' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_106 : Operation 453 [1/1] (0.00ns)   --->   "%A_array12_addr = getelementptr [16 x float]* %A_array12, i64 0, i64 %newIndex6_cast" [Group_5/sample.c:1687]   --->   Operation 453 'getelementptr' 'A_array12_addr' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 0.00>
ST_106 : Operation 454 [2/2] (1.75ns)   --->   "%A_array12_load = load float* %A_array12_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 454 'load' 'A_array12_load' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_106 : Operation 455 [1/1] (0.00ns)   --->   "%A_array13_addr = getelementptr [16 x float]* %A_array13, i64 0, i64 %newIndex6_cast" [Group_5/sample.c:1687]   --->   Operation 455 'getelementptr' 'A_array13_addr' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 0.00>
ST_106 : Operation 456 [2/2] (1.75ns)   --->   "%A_array13_load = load float* %A_array13_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 456 'load' 'A_array13_load' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_106 : Operation 457 [1/1] (0.00ns)   --->   "%A_array14_addr = getelementptr [16 x float]* %A_array14, i64 0, i64 %newIndex6_cast" [Group_5/sample.c:1687]   --->   Operation 457 'getelementptr' 'A_array14_addr' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 0.00>
ST_106 : Operation 458 [2/2] (1.75ns)   --->   "%A_array14_load = load float* %A_array14_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 458 'load' 'A_array14_load' <Predicate = (exitcond11) | (exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 107 <SV = 92> <Delay = 3.51>
ST_107 : Operation 459 [1/2] (1.75ns)   --->   "%permA_load_9 = load i64* %permA_addr_21, align 8" [Group_5/sample.c:1692]   --->   Operation 459 'load' 'permA_load_9' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_107 : Operation 460 [1/1] (0.00ns)   --->   "%Asub_addr_8 = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %permA_load_9" [Group_5/sample.c:1692]   --->   Operation 460 'getelementptr' 'Asub_addr_8' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 461 [2/2] (1.75ns)   --->   "%Asub_load_1 = load i64* %Asub_addr_8, align 8" [Group_5/sample.c:1692]   --->   Operation 461 'load' 'Asub_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 108 <SV = 93> <Delay = 3.51>
ST_108 : Operation 462 [1/2] (1.75ns)   --->   "%Asub_load_1 = load i64* %Asub_addr_8, align 8" [Group_5/sample.c:1692]   --->   Operation 462 'load' 'Asub_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_108 : Operation 463 [1/1] (0.00ns)   --->   "%Bsub_addr_8 = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %j_10_cast" [Group_5/sample.c:1692]   --->   Operation 463 'getelementptr' 'Bsub_addr_8' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 464 [1/1] (1.75ns)   --->   "store i64 %Asub_load_1, i64* %Bsub_addr_8, align 8" [Group_5/sample.c:1692]   --->   Operation 464 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_108 : Operation 465 [1/1] (0.00ns)   --->   "br label %16" [Group_5/sample.c:1689]   --->   Operation 465 'br' <Predicate = true> <Delay = 0.00>

State 109 <SV = 92> <Delay = 3.58>
ST_109 : Operation 466 [2/2] (1.35ns)   --->   "%bidx = call fastcc i64 @k2c_sub2idx([5 x i64]* %Bsub, [5 x i64]* %newshpA, i64 %A_dim_read)" [Group_5/sample.c:1694]   --->   Operation 466 'call' 'bidx' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_109 : Operation 467 [1/1] (0.00ns)   --->   "%arrayNo3 = zext i3 %tmp_47 to i64" [Group_5/sample.c:1687]   --->   Operation 467 'zext' 'arrayNo3' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 468 [1/2] (1.75ns)   --->   "%A_array_load = load float* %A_array_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 468 'load' 'A_array_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_109 : Operation 469 [1/2] (1.75ns)   --->   "%A_array8_load = load float* %A_array8_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 469 'load' 'A_array8_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_109 : Operation 470 [1/2] (1.75ns)   --->   "%A_array9_load = load float* %A_array9_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 470 'load' 'A_array9_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_109 : Operation 471 [1/2] (1.75ns)   --->   "%A_array10_load = load float* %A_array10_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 471 'load' 'A_array10_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_109 : Operation 472 [1/2] (1.75ns)   --->   "%A_array11_load = load float* %A_array11_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 472 'load' 'A_array11_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_109 : Operation 473 [1/2] (1.75ns)   --->   "%A_array12_load = load float* %A_array12_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 473 'load' 'A_array12_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_109 : Operation 474 [1/2] (1.75ns)   --->   "%A_array13_load = load float* %A_array13_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 474 'load' 'A_array13_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_109 : Operation 475 [1/2] (1.75ns)   --->   "%A_array14_load = load float* %A_array14_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 475 'load' 'A_array14_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_109 : Operation 476 [1/1] (1.83ns)   --->   "%tmp_20 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_array_load, float %A_array8_load, float %A_array9_load, float %A_array10_load, float %A_array11_load, float %A_array12_load, float %A_array13_load, float %A_array14_load, i64 %arrayNo3)" [Group_5/sample.c:1687]   --->   Operation 476 'mux' 'tmp_20' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 93> <Delay = 2.77>
ST_110 : Operation 477 [1/2] (0.00ns)   --->   "%bidx = call fastcc i64 @k2c_sub2idx([5 x i64]* %Bsub, [5 x i64]* %newshpA, i64 %A_dim_read)" [Group_5/sample.c:1694]   --->   Operation 477 'call' 'bidx' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_110 : Operation 478 [1/1] (0.00ns)   --->   "%dense_14_fwork_addr = getelementptr [4224 x float]* @dense_14_fwork, i64 0, i64 %bidx" [Group_5/sample.c:1695]   --->   Operation 478 'getelementptr' 'dense_14_fwork_addr' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 479 [1/1] (2.77ns)   --->   "store float %tmp_20, float* %dense_14_fwork_addr, align 4" [Group_5/sample.c:1695]   --->   Operation 479 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_110 : Operation 480 [1/1] (0.00ns)   --->   "br label %.preheader29" [Group_5/sample.c:1687]   --->   Operation 480 'br' <Predicate = true> <Delay = 0.00>

State 111 <SV = 88> <Delay = 4.32>
ST_111 : Operation 481 [1/1] (0.00ns)   --->   "%i_10 = phi i64 [ %i_23, %24 ], [ 0, %.preheader28.preheader ]"   --->   Operation 481 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 482 [1/1] (2.34ns)   --->   "%exitcond10 = icmp eq i64 %i_10, %B_numel_read_3" [Group_5/sample.c:1698]   --->   Operation 482 'icmp' 'exitcond10' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 483 [1/1] (2.99ns)   --->   "%i_23 = add i64 %i_10, 1" [Group_5/sample.c:1698]   --->   Operation 483 'add' 'i_23' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 484 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %.loopexit, label %20" [Group_5/sample.c:1698]   --->   Operation 484 'br' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 485 [2/2] (2.70ns)   --->   "call fastcc void @k2c_idx2sub(i64 %i_10, [5 x i64]* %Bsub, [5 x i64]* @dense_14_kernel_shap, i64 %B_dim_read)" [Group_5/sample.c:1699]   --->   Operation 485 'call' <Predicate = (!exitcond10)> <Delay = 2.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_111 : Operation 486 [6/6] (4.32ns)   --->   "%tmp_6 = mul i64 %free_axesB_3, %free_axesA" [Group_5/sample.c:1747]   --->   Operation 486 'mul' 'tmp_6' <Predicate = (exitcond10)> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 89> <Delay = 1.35>
ST_112 : Operation 487 [1/2] (0.00ns)   --->   "call fastcc void @k2c_idx2sub(i64 %i_10, [5 x i64]* %Bsub, [5 x i64]* @dense_14_kernel_shap, i64 %B_dim_read)" [Group_5/sample.c:1699]   --->   Operation 487 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_112 : Operation 488 [1/1] (1.35ns)   --->   "br label %21" [Group_5/sample.c:1700]   --->   Operation 488 'br' <Predicate = true> <Delay = 1.35>

State 113 <SV = 90> <Delay = 2.34>
ST_113 : Operation 489 [1/1] (0.00ns)   --->   "%j_5 = phi i3 [ 0, %20 ], [ %j_11_1, %23 ]" [Group_5/sample.c:1700]   --->   Operation 489 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 490 [1/1] (0.00ns)   --->   "%j_5_cast = zext i3 %j_5 to i64" [Group_5/sample.c:1700]   --->   Operation 490 'zext' 'j_5_cast' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 491 [1/1] (2.34ns)   --->   "%exitcond14 = icmp eq i64 %j_5_cast, %B_dim_read" [Group_5/sample.c:1700]   --->   Operation 491 'icmp' 'exitcond14' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 492 [1/1] (0.00ns)   --->   "br i1 %exitcond14, label %24, label %22" [Group_5/sample.c:1700]   --->   Operation 492 'br' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 493 [1/1] (0.00ns)   --->   "%permB_addr_17 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %j_5_cast" [Group_5/sample.c:1703]   --->   Operation 493 'getelementptr' 'permB_addr_17' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_113 : Operation 494 [2/2] (1.75ns)   --->   "%permB_load_8 = load i64* %permB_addr_17, align 16" [Group_5/sample.c:1703]   --->   Operation 494 'load' 'permB_load_8' <Predicate = (!exitcond14)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 114 <SV = 91> <Delay = 3.51>
ST_114 : Operation 495 [1/2] (1.75ns)   --->   "%permB_load_8 = load i64* %permB_addr_17, align 16" [Group_5/sample.c:1703]   --->   Operation 495 'load' 'permB_load_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_114 : Operation 496 [1/1] (0.00ns)   --->   "%Bsub_addr_7 = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %permB_load_8" [Group_5/sample.c:1703]   --->   Operation 496 'getelementptr' 'Bsub_addr_7' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 497 [2/2] (1.75ns)   --->   "%Bsub_load = load i64* %Bsub_addr_7, align 8" [Group_5/sample.c:1703]   --->   Operation 497 'load' 'Bsub_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 115 <SV = 92> <Delay = 3.51>
ST_115 : Operation 498 [1/2] (1.75ns)   --->   "%Bsub_load = load i64* %Bsub_addr_7, align 8" [Group_5/sample.c:1703]   --->   Operation 498 'load' 'Bsub_load' <Predicate = (!exitcond14)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_115 : Operation 499 [1/1] (0.00ns)   --->   "%Asub_addr_7 = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %j_5_cast" [Group_5/sample.c:1703]   --->   Operation 499 'getelementptr' 'Asub_addr_7' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_115 : Operation 500 [1/1] (1.75ns)   --->   "store i64 %Bsub_load, i64* %Asub_addr_7, align 16" [Group_5/sample.c:1703]   --->   Operation 500 'store' <Predicate = (!exitcond14)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_115 : Operation 501 [1/1] (0.00ns)   --->   "%j_11_s = or i3 %j_5, 1" [Group_5/sample.c:1700]   --->   Operation 501 'or' 'j_11_s' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_115 : Operation 502 [1/1] (0.00ns)   --->   "%j_11_cast = zext i3 %j_11_s to i64" [Group_5/sample.c:1700]   --->   Operation 502 'zext' 'j_11_cast' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_115 : Operation 503 [1/1] (2.34ns)   --->   "%exitcond10_1 = icmp eq i64 %j_11_cast, %B_dim_read" [Group_5/sample.c:1700]   --->   Operation 503 'icmp' 'exitcond10_1' <Predicate = (!exitcond14)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 504 [1/1] (0.00ns)   --->   "br i1 %exitcond10_1, label %24, label %23" [Group_5/sample.c:1700]   --->   Operation 504 'br' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_115 : Operation 505 [1/1] (0.00ns)   --->   "%permB_addr_18 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %j_11_cast" [Group_5/sample.c:1703]   --->   Operation 505 'getelementptr' 'permB_addr_18' <Predicate = (!exitcond14 & !exitcond10_1)> <Delay = 0.00>
ST_115 : Operation 506 [2/2] (1.75ns)   --->   "%permB_load_9 = load i64* %permB_addr_18, align 8" [Group_5/sample.c:1703]   --->   Operation 506 'load' 'permB_load_9' <Predicate = (!exitcond14 & !exitcond10_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_115 : Operation 507 [1/1] (1.34ns)   --->   "%j_11_1 = add i3 %j_5, 2" [Group_5/sample.c:1700]   --->   Operation 507 'add' 'j_11_1' <Predicate = (!exitcond14 & !exitcond10_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i64 %i_10 to i3" [Group_5/sample.c:1698]   --->   Operation 508 'trunc' 'tmp_51' <Predicate = (exitcond14) | (exitcond10_1)> <Delay = 0.00>
ST_115 : Operation 509 [1/1] (0.00ns)   --->   "%newIndex7 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %i_10, i32 3, i32 63)" [Group_5/sample.c:1698]   --->   Operation 509 'partselect' 'newIndex7' <Predicate = (exitcond14) | (exitcond10_1)> <Delay = 0.00>
ST_115 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_9 = zext i61 %newIndex7 to i64" [Group_5/sample.c:1698]   --->   Operation 510 'zext' 'tmp_9' <Predicate = (exitcond14) | (exitcond10_1)> <Delay = 0.00>
ST_115 : Operation 511 [1/1] (0.00ns)   --->   "%dense_14_kernel_arra_8 = getelementptr [512 x float]* @dense_14_kernel_arra, i64 0, i64 %tmp_9" [Group_5/sample.c:1698]   --->   Operation 511 'getelementptr' 'dense_14_kernel_arra_8' <Predicate = (exitcond14) | (exitcond10_1)> <Delay = 0.00>
ST_115 : Operation 512 [2/2] (2.77ns)   --->   "%dense_14_kernel_arra_9 = load float* %dense_14_kernel_arra_8, align 4" [Group_5/sample.c:1698]   --->   Operation 512 'load' 'dense_14_kernel_arra_9' <Predicate = (exitcond14) | (exitcond10_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_115 : Operation 513 [1/1] (0.00ns)   --->   "%dense_14_kernel_arra_10 = getelementptr [512 x float]* @dense_14_kernel_arra_7, i64 0, i64 %tmp_9" [Group_5/sample.c:1698]   --->   Operation 513 'getelementptr' 'dense_14_kernel_arra_10' <Predicate = (exitcond14) | (exitcond10_1)> <Delay = 0.00>
ST_115 : Operation 514 [2/2] (2.77ns)   --->   "%dense_14_kernel_arra_11 = load float* %dense_14_kernel_arra_10, align 4" [Group_5/sample.c:1698]   --->   Operation 514 'load' 'dense_14_kernel_arra_11' <Predicate = (exitcond14) | (exitcond10_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_115 : Operation 515 [1/1] (0.00ns)   --->   "%dense_14_kernel_arra_12 = getelementptr [512 x float]* @dense_14_kernel_arra_6, i64 0, i64 %tmp_9" [Group_5/sample.c:1698]   --->   Operation 515 'getelementptr' 'dense_14_kernel_arra_12' <Predicate = (exitcond14) | (exitcond10_1)> <Delay = 0.00>
ST_115 : Operation 516 [2/2] (2.77ns)   --->   "%dense_14_kernel_arra_13 = load float* %dense_14_kernel_arra_12, align 4" [Group_5/sample.c:1698]   --->   Operation 516 'load' 'dense_14_kernel_arra_13' <Predicate = (exitcond14) | (exitcond10_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_115 : Operation 517 [1/1] (0.00ns)   --->   "%dense_14_kernel_arra_14 = getelementptr [512 x float]* @dense_14_kernel_arra_5, i64 0, i64 %tmp_9" [Group_5/sample.c:1698]   --->   Operation 517 'getelementptr' 'dense_14_kernel_arra_14' <Predicate = (exitcond14) | (exitcond10_1)> <Delay = 0.00>
ST_115 : Operation 518 [2/2] (2.77ns)   --->   "%dense_14_kernel_arra_15 = load float* %dense_14_kernel_arra_14, align 4" [Group_5/sample.c:1698]   --->   Operation 518 'load' 'dense_14_kernel_arra_15' <Predicate = (exitcond14) | (exitcond10_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_115 : Operation 519 [1/1] (0.00ns)   --->   "%dense_14_kernel_arra_16 = getelementptr [512 x float]* @dense_14_kernel_arra_4, i64 0, i64 %tmp_9" [Group_5/sample.c:1698]   --->   Operation 519 'getelementptr' 'dense_14_kernel_arra_16' <Predicate = (exitcond14) | (exitcond10_1)> <Delay = 0.00>
ST_115 : Operation 520 [2/2] (2.77ns)   --->   "%dense_14_kernel_arra_17 = load float* %dense_14_kernel_arra_16, align 4" [Group_5/sample.c:1698]   --->   Operation 520 'load' 'dense_14_kernel_arra_17' <Predicate = (exitcond14) | (exitcond10_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>

State 116 <SV = 93> <Delay = 3.51>
ST_116 : Operation 521 [1/2] (1.75ns)   --->   "%permB_load_9 = load i64* %permB_addr_18, align 8" [Group_5/sample.c:1703]   --->   Operation 521 'load' 'permB_load_9' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_116 : Operation 522 [1/1] (0.00ns)   --->   "%Bsub_addr_9 = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %permB_load_9" [Group_5/sample.c:1703]   --->   Operation 522 'getelementptr' 'Bsub_addr_9' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 523 [2/2] (1.75ns)   --->   "%Bsub_load_1 = load i64* %Bsub_addr_9, align 8" [Group_5/sample.c:1703]   --->   Operation 523 'load' 'Bsub_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 117 <SV = 94> <Delay = 3.51>
ST_117 : Operation 524 [1/2] (1.75ns)   --->   "%Bsub_load_1 = load i64* %Bsub_addr_9, align 8" [Group_5/sample.c:1703]   --->   Operation 524 'load' 'Bsub_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_117 : Operation 525 [1/1] (0.00ns)   --->   "%Asub_addr_9 = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %j_11_cast" [Group_5/sample.c:1703]   --->   Operation 525 'getelementptr' 'Asub_addr_9' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 526 [1/1] (1.75ns)   --->   "store i64 %Bsub_load_1, i64* %Asub_addr_9, align 8" [Group_5/sample.c:1703]   --->   Operation 526 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_117 : Operation 527 [1/1] (0.00ns)   --->   "br label %21" [Group_5/sample.c:1700]   --->   Operation 527 'br' <Predicate = true> <Delay = 0.00>

State 118 <SV = 93> <Delay = 4.31>
ST_118 : Operation 528 [2/2] (1.35ns)   --->   "%bidx_3 = call fastcc i64 @k2c_sub2idx([5 x i64]* %Asub, [5 x i64]* %newshpB, i64 %B_dim_read)" [Group_5/sample.c:1705]   --->   Operation 528 'call' 'bidx_3' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_118 : Operation 529 [1/2] (2.77ns)   --->   "%dense_14_kernel_arra_9 = load float* %dense_14_kernel_arra_8, align 4" [Group_5/sample.c:1698]   --->   Operation 529 'load' 'dense_14_kernel_arra_9' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_118 : Operation 530 [1/2] (2.77ns)   --->   "%dense_14_kernel_arra_11 = load float* %dense_14_kernel_arra_10, align 4" [Group_5/sample.c:1698]   --->   Operation 530 'load' 'dense_14_kernel_arra_11' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_118 : Operation 531 [1/2] (2.77ns)   --->   "%dense_14_kernel_arra_13 = load float* %dense_14_kernel_arra_12, align 4" [Group_5/sample.c:1698]   --->   Operation 531 'load' 'dense_14_kernel_arra_13' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_118 : Operation 532 [1/2] (2.77ns)   --->   "%dense_14_kernel_arra_15 = load float* %dense_14_kernel_arra_14, align 4" [Group_5/sample.c:1698]   --->   Operation 532 'load' 'dense_14_kernel_arra_15' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_118 : Operation 533 [1/2] (2.77ns)   --->   "%dense_14_kernel_arra_17 = load float* %dense_14_kernel_arra_16, align 4" [Group_5/sample.c:1698]   --->   Operation 533 'load' 'dense_14_kernel_arra_17' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_118 : Operation 534 [1/1] (0.00ns)   --->   "%dense_14_kernel_arra_18 = getelementptr [512 x float]* @dense_14_kernel_arra_3, i64 0, i64 %tmp_9" [Group_5/sample.c:1698]   --->   Operation 534 'getelementptr' 'dense_14_kernel_arra_18' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 535 [2/2] (2.77ns)   --->   "%dense_14_kernel_arra_19 = load float* %dense_14_kernel_arra_18, align 4" [Group_5/sample.c:1698]   --->   Operation 535 'load' 'dense_14_kernel_arra_19' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_118 : Operation 536 [1/1] (0.00ns)   --->   "%dense_14_kernel_arra_20 = getelementptr [512 x float]* @dense_14_kernel_arra_2, i64 0, i64 %tmp_9" [Group_5/sample.c:1698]   --->   Operation 536 'getelementptr' 'dense_14_kernel_arra_20' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 537 [2/2] (2.77ns)   --->   "%dense_14_kernel_arra_21 = load float* %dense_14_kernel_arra_20, align 4" [Group_5/sample.c:1698]   --->   Operation 537 'load' 'dense_14_kernel_arra_21' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_118 : Operation 538 [1/1] (0.00ns)   --->   "%dense_14_kernel_arra_22 = getelementptr [512 x float]* @dense_14_kernel_arra_1, i64 0, i64 %tmp_9" [Group_5/sample.c:1698]   --->   Operation 538 'getelementptr' 'dense_14_kernel_arra_22' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 539 [2/2] (2.77ns)   --->   "%dense_14_kernel_arra_23 = load float* %dense_14_kernel_arra_22, align 4" [Group_5/sample.c:1698]   --->   Operation 539 'load' 'dense_14_kernel_arra_23' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_118 : Operation 540 [1/1] (1.00ns)   --->   "%sel_tmp_i = icmp eq i3 %tmp_51, 0" [Group_5/sample.c:1698]   --->   Operation 540 'icmp' 'sel_tmp_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i)   --->   "%sel_tmp1_i = select i1 %sel_tmp_i, float %dense_14_kernel_arra_11, float %dense_14_kernel_arra_9" [Group_5/sample.c:1698]   --->   Operation 541 'select' 'sel_tmp1_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 542 [1/1] (1.00ns)   --->   "%sel_tmp2_i = icmp eq i3 %tmp_51, 1" [Group_5/sample.c:1698]   --->   Operation 542 'icmp' 'sel_tmp2_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 543 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp3_i = select i1 %sel_tmp2_i, float %dense_14_kernel_arra_13, float %sel_tmp1_i" [Group_5/sample.c:1698]   --->   Operation 543 'select' 'sel_tmp3_i' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 544 [1/1] (1.00ns)   --->   "%sel_tmp4_i = icmp eq i3 %tmp_51, 2" [Group_5/sample.c:1698]   --->   Operation 544 'icmp' 'sel_tmp4_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7_i)   --->   "%sel_tmp5_i = select i1 %sel_tmp4_i, float %dense_14_kernel_arra_15, float %sel_tmp3_i" [Group_5/sample.c:1698]   --->   Operation 545 'select' 'sel_tmp5_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 546 [1/1] (1.00ns)   --->   "%sel_tmp6_i = icmp eq i3 %tmp_51, 3" [Group_5/sample.c:1698]   --->   Operation 546 'icmp' 'sel_tmp6_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 547 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp7_i = select i1 %sel_tmp6_i, float %dense_14_kernel_arra_17, float %sel_tmp5_i" [Group_5/sample.c:1698]   --->   Operation 547 'select' 'sel_tmp7_i' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 119 <SV = 94> <Delay = 4.31>
ST_119 : Operation 548 [1/2] (0.00ns)   --->   "%bidx_3 = call fastcc i64 @k2c_sub2idx([5 x i64]* %Asub, [5 x i64]* %newshpB, i64 %B_dim_read)" [Group_5/sample.c:1705]   --->   Operation 548 'call' 'bidx_3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_119 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i64 %bidx_3 to i14" [Group_5/sample.c:1705]   --->   Operation 549 'trunc' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 550 [1/2] (2.77ns)   --->   "%dense_14_kernel_arra_19 = load float* %dense_14_kernel_arra_18, align 4" [Group_5/sample.c:1698]   --->   Operation 550 'load' 'dense_14_kernel_arra_19' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_119 : Operation 551 [1/2] (2.77ns)   --->   "%dense_14_kernel_arra_21 = load float* %dense_14_kernel_arra_20, align 4" [Group_5/sample.c:1698]   --->   Operation 551 'load' 'dense_14_kernel_arra_21' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_119 : Operation 552 [1/2] (2.77ns)   --->   "%dense_14_kernel_arra_23 = load float* %dense_14_kernel_arra_22, align 4" [Group_5/sample.c:1698]   --->   Operation 552 'load' 'dense_14_kernel_arra_23' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_119 : Operation 553 [1/1] (1.00ns)   --->   "%sel_tmp8_i = icmp eq i3 %tmp_51, -4" [Group_5/sample.c:1698]   --->   Operation 553 'icmp' 'sel_tmp8_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11_i)   --->   "%sel_tmp9_i = select i1 %sel_tmp8_i, float %dense_14_kernel_arra_19, float %sel_tmp7_i" [Group_5/sample.c:1698]   --->   Operation 554 'select' 'sel_tmp9_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 555 [1/1] (1.00ns)   --->   "%sel_tmp10_i = icmp eq i3 %tmp_51, -3" [Group_5/sample.c:1698]   --->   Operation 555 'icmp' 'sel_tmp10_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 556 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp11_i = select i1 %sel_tmp10_i, float %dense_14_kernel_arra_21, float %sel_tmp9_i" [Group_5/sample.c:1698]   --->   Operation 556 'select' 'sel_tmp11_i' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 557 [1/1] (1.00ns)   --->   "%sel_tmp12_i = icmp eq i3 %tmp_51, -2" [Group_5/sample.c:1698]   --->   Operation 557 'icmp' 'sel_tmp12_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 558 [1/1] (0.77ns) (out node of the LUT)   --->   "%UnifiedRetVal_i = select i1 %sel_tmp12_i, float %dense_14_kernel_arra_23, float %sel_tmp11_i" [Group_5/sample.c:1698]   --->   Operation 558 'select' 'UnifiedRetVal_i' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 559 [1/1] (1.80ns)   --->   "%sum = add i14 %tmp_46, %tmp_50" [Group_5/sample.c:1705]   --->   Operation 559 'add' 'sum' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 95> <Delay = 2.77>
ST_120 : Operation 560 [1/1] (0.00ns)   --->   "%sum_cast = zext i14 %sum to i64" [Group_5/sample.c:1705]   --->   Operation 560 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 561 [1/1] (0.00ns)   --->   "%dense_14_fwork_addr_1 = getelementptr [4224 x float]* @dense_14_fwork, i64 0, i64 %sum_cast" [Group_5/sample.c:1706]   --->   Operation 561 'getelementptr' 'dense_14_fwork_addr_1' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 562 [1/1] (2.77ns)   --->   "store float %UnifiedRetVal_i, float* %dense_14_fwork_addr_1, align 4" [Group_5/sample.c:1706]   --->   Operation 562 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_120 : Operation 563 [1/1] (0.00ns)   --->   "br label %.preheader28" [Group_5/sample.c:1698]   --->   Operation 563 'br' <Predicate = true> <Delay = 0.00>

State 121 <SV = 89> <Delay = 4.32>
ST_121 : Operation 564 [5/6] (4.32ns)   --->   "%tmp_6 = mul i64 %free_axesB_3, %free_axesA" [Group_5/sample.c:1747]   --->   Operation 564 'mul' 'tmp_6' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 90> <Delay = 4.32>
ST_122 : Operation 565 [4/6] (4.32ns)   --->   "%tmp_6 = mul i64 %free_axesB_3, %free_axesA" [Group_5/sample.c:1747]   --->   Operation 565 'mul' 'tmp_6' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 91> <Delay = 4.32>
ST_123 : Operation 566 [3/6] (4.32ns)   --->   "%tmp_6 = mul i64 %free_axesB_3, %free_axesA" [Group_5/sample.c:1747]   --->   Operation 566 'mul' 'tmp_6' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 92> <Delay = 4.32>
ST_124 : Operation 567 [2/6] (4.32ns)   --->   "%tmp_6 = mul i64 %free_axesB_3, %free_axesA" [Group_5/sample.c:1747]   --->   Operation 567 'mul' 'tmp_6' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 93> <Delay = 4.32>
ST_125 : Operation 568 [1/6] (4.32ns)   --->   "%tmp_6 = mul i64 %free_axesB_3, %free_axesA" [Group_5/sample.c:1747]   --->   Operation 568 'mul' 'tmp_6' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 569 [1/1] (1.35ns)   --->   "br label %25" [Group_5/sample.c:1747]   --->   Operation 569 'br' <Predicate = true> <Delay = 1.35>

State 126 <SV = 94> <Delay = 2.99>
ST_126 : Operation 570 [1/1] (0.00ns)   --->   "%i_11 = phi i64 [ 0, %.loopexit ], [ %i_24, %27 ]"   --->   Operation 570 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 571 [1/1] (2.34ns)   --->   "%exitcond5 = icmp eq i64 %i_11, %tmp_6" [Group_5/sample.c:1747]   --->   Operation 571 'icmp' 'exitcond5' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 572 [1/1] (2.99ns)   --->   "%i_24 = add i64 %i_11, 1" [Group_5/sample.c:1747]   --->   Operation 572 'add' 'i_24' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 573 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader24.preheader, label %26" [Group_5/sample.c:1747]   --->   Operation 573 'br' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i64 %i_11 to i3" [Group_5/sample.c:1747]   --->   Operation 574 'trunc' 'tmp_48' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_126 : Operation 575 [1/1] (0.00ns)   --->   "%newIndex5 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %i_11, i32 3, i32 6)" [Group_5/sample.c:1747]   --->   Operation 575 'partselect' 'newIndex5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_126 : Operation 576 [1/1] (0.00ns)   --->   "%newIndex5_cast = zext i4 %newIndex5 to i64" [Group_5/sample.c:1747]   --->   Operation 576 'zext' 'newIndex5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_126 : Operation 577 [1/1] (0.00ns)   --->   "%C_array_addr = getelementptr [4 x float]* %C_array, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1748]   --->   Operation 577 'getelementptr' 'C_array_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_126 : Operation 578 [1/1] (0.00ns)   --->   "%C_array1_addr = getelementptr [4 x float]* %C_array1, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1748]   --->   Operation 578 'getelementptr' 'C_array1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_126 : Operation 579 [1/1] (0.00ns)   --->   "%C_array2_addr = getelementptr [4 x float]* %C_array2, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1748]   --->   Operation 579 'getelementptr' 'C_array2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_126 : Operation 580 [1/1] (0.00ns)   --->   "%C_array3_addr = getelementptr [4 x float]* %C_array3, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1748]   --->   Operation 580 'getelementptr' 'C_array3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_126 : Operation 581 [1/1] (0.00ns)   --->   "%C_array4_addr = getelementptr [4 x float]* %C_array4, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1748]   --->   Operation 581 'getelementptr' 'C_array4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_126 : Operation 582 [1/1] (0.00ns)   --->   "%C_array5_addr = getelementptr [4 x float]* %C_array5, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1748]   --->   Operation 582 'getelementptr' 'C_array5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_126 : Operation 583 [1/1] (0.00ns)   --->   "%C_array6_addr = getelementptr [4 x float]* %C_array6, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1748]   --->   Operation 583 'getelementptr' 'C_array6_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_126 : Operation 584 [1/1] (0.00ns)   --->   "%C_array7_addr = getelementptr [4 x float]* %C_array7, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1748]   --->   Operation 584 'getelementptr' 'C_array7_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_126 : Operation 585 [1/1] (1.21ns)   --->   "switch i3 %tmp_48, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]" [Group_5/sample.c:1748]   --->   Operation 585 'switch' <Predicate = (!exitcond5)> <Delay = 1.21>
ST_126 : Operation 586 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %C_array6_addr, align 4" [Group_5/sample.c:1748]   --->   Operation 586 'store' <Predicate = (!exitcond5 & tmp_48 == 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_126 : Operation 587 [1/1] (0.00ns)   --->   "br label %27" [Group_5/sample.c:1748]   --->   Operation 587 'br' <Predicate = (!exitcond5 & tmp_48 == 6)> <Delay = 0.00>
ST_126 : Operation 588 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %C_array5_addr, align 4" [Group_5/sample.c:1748]   --->   Operation 588 'store' <Predicate = (!exitcond5 & tmp_48 == 5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_126 : Operation 589 [1/1] (0.00ns)   --->   "br label %27" [Group_5/sample.c:1748]   --->   Operation 589 'br' <Predicate = (!exitcond5 & tmp_48 == 5)> <Delay = 0.00>
ST_126 : Operation 590 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %C_array4_addr, align 4" [Group_5/sample.c:1748]   --->   Operation 590 'store' <Predicate = (!exitcond5 & tmp_48 == 4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_126 : Operation 591 [1/1] (0.00ns)   --->   "br label %27" [Group_5/sample.c:1748]   --->   Operation 591 'br' <Predicate = (!exitcond5 & tmp_48 == 4)> <Delay = 0.00>
ST_126 : Operation 592 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %C_array3_addr, align 4" [Group_5/sample.c:1748]   --->   Operation 592 'store' <Predicate = (!exitcond5 & tmp_48 == 3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_126 : Operation 593 [1/1] (0.00ns)   --->   "br label %27" [Group_5/sample.c:1748]   --->   Operation 593 'br' <Predicate = (!exitcond5 & tmp_48 == 3)> <Delay = 0.00>
ST_126 : Operation 594 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %C_array2_addr, align 4" [Group_5/sample.c:1748]   --->   Operation 594 'store' <Predicate = (!exitcond5 & tmp_48 == 2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_126 : Operation 595 [1/1] (0.00ns)   --->   "br label %27" [Group_5/sample.c:1748]   --->   Operation 595 'br' <Predicate = (!exitcond5 & tmp_48 == 2)> <Delay = 0.00>
ST_126 : Operation 596 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %C_array1_addr, align 4" [Group_5/sample.c:1748]   --->   Operation 596 'store' <Predicate = (!exitcond5 & tmp_48 == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_126 : Operation 597 [1/1] (0.00ns)   --->   "br label %27" [Group_5/sample.c:1748]   --->   Operation 597 'br' <Predicate = (!exitcond5 & tmp_48 == 1)> <Delay = 0.00>
ST_126 : Operation 598 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %C_array_addr, align 4" [Group_5/sample.c:1748]   --->   Operation 598 'store' <Predicate = (!exitcond5 & tmp_48 == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_126 : Operation 599 [1/1] (0.00ns)   --->   "br label %27" [Group_5/sample.c:1748]   --->   Operation 599 'br' <Predicate = (!exitcond5 & tmp_48 == 0)> <Delay = 0.00>
ST_126 : Operation 600 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %C_array7_addr, align 4" [Group_5/sample.c:1748]   --->   Operation 600 'store' <Predicate = (!exitcond5 & tmp_48 == 7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_126 : Operation 601 [1/1] (0.00ns)   --->   "br label %27" [Group_5/sample.c:1748]   --->   Operation 601 'br' <Predicate = (!exitcond5 & tmp_48 == 7)> <Delay = 0.00>
ST_126 : Operation 602 [1/1] (1.35ns)   --->   "br label %.preheader24" [Group_5/sample.c:1751]   --->   Operation 602 'br' <Predicate = (exitcond5)> <Delay = 1.35>

State 127 <SV = 95> <Delay = 0.00>
ST_127 : Operation 603 [1/1] (0.00ns)   --->   "br label %25" [Group_5/sample.c:1747]   --->   Operation 603 'br' <Predicate = true> <Delay = 0.00>

State 128 <SV = 95> <Delay = 4.32>
ST_128 : Operation 604 [1/1] (0.00ns)   --->   "%i_14 = phi i64 [ %i_25, %.preheader24.loopexit ], [ 0, %.preheader24.preheader ]"   --->   Operation 604 'phi' 'i_14' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i64 %i_14 to i14" [Group_5/sample.c:1751]   --->   Operation 605 'trunc' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 606 [1/1] (2.34ns)   --->   "%tmp_7 = icmp ult i64 %i_14, %free_axesA" [Group_5/sample.c:1751]   --->   Operation 606 'icmp' 'tmp_7' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 607 [1/1] (2.99ns)   --->   "%i_25 = add i64 1, %i_14" [Group_5/sample.c:1751]   --->   Operation 607 'add' 'i_25' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 608 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %28, label %31" [Group_5/sample.c:1751]   --->   Operation 608 'br' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 609 [6/6] (4.32ns)   --->   "%outrowidx = mul i64 %i_14, %free_axesB_3" [Group_5/sample.c:1752]   --->   Operation 609 'mul' 'outrowidx' <Predicate = (tmp_7)> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 610 [3/3] (3.76ns)   --->   "%inneridx = mul i14 %tmp_42, %tmp_49" [Group_5/sample.c:1753]   --->   Operation 610 'mul' 'inneridx' <Predicate = (tmp_7)> <Delay = 3.76> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 611 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:1762]   --->   Operation 611 'ret' <Predicate = (!tmp_7)> <Delay = 0.00>

State 129 <SV = 96> <Delay = 4.32>
ST_129 : Operation 612 [5/6] (4.32ns)   --->   "%outrowidx = mul i64 %i_14, %free_axesB_3" [Group_5/sample.c:1752]   --->   Operation 612 'mul' 'outrowidx' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 613 [2/3] (3.76ns)   --->   "%inneridx = mul i14 %tmp_42, %tmp_49" [Group_5/sample.c:1753]   --->   Operation 613 'mul' 'inneridx' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 130 <SV = 97> <Delay = 4.32>
ST_130 : Operation 614 [4/6] (4.32ns)   --->   "%outrowidx = mul i64 %i_14, %free_axesB_3" [Group_5/sample.c:1752]   --->   Operation 614 'mul' 'outrowidx' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 615 [1/3] (0.00ns)   --->   "%inneridx = mul i14 %tmp_42, %tmp_49" [Group_5/sample.c:1753]   --->   Operation 615 'mul' 'inneridx' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 131 <SV = 98> <Delay = 4.32>
ST_131 : Operation 616 [3/6] (4.32ns)   --->   "%outrowidx = mul i64 %i_14, %free_axesB_3" [Group_5/sample.c:1752]   --->   Operation 616 'mul' 'outrowidx' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 99> <Delay = 4.32>
ST_132 : Operation 617 [2/6] (4.32ns)   --->   "%outrowidx = mul i64 %i_14, %free_axesB_3" [Group_5/sample.c:1752]   --->   Operation 617 'mul' 'outrowidx' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 100> <Delay = 4.32>
ST_133 : Operation 618 [1/6] (4.32ns)   --->   "%outrowidx = mul i64 %i_14, %free_axesB_3" [Group_5/sample.c:1752]   --->   Operation 618 'mul' 'outrowidx' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 619 [1/1] (1.35ns)   --->   "br label %.loopexit11" [Group_5/sample.c:1754]   --->   Operation 619 'br' <Predicate = true> <Delay = 1.35>

State 134 <SV = 101> <Delay = 3.76>
ST_134 : Operation 620 [1/1] (0.00ns)   --->   "%k = phi i8 [ 0, %28 ], [ %k_1, %.loopexit11.loopexit ]"   --->   Operation 620 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 621 [1/1] (0.00ns)   --->   "%k_cast3 = zext i8 %k to i14" [Group_5/sample.c:1754]   --->   Operation 621 'zext' 'k_cast3' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 622 [1/1] (0.00ns)   --->   "%k_cast = zext i8 %k to i9" [Group_5/sample.c:1754]   --->   Operation 622 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 623 [1/1] (1.34ns)   --->   "%exitcond = icmp eq i9 %k_cast, %tmp_43" [Group_5/sample.c:1754]   --->   Operation 623 'icmp' 'exitcond' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 624 [1/1] (1.71ns)   --->   "%k_1 = add i8 %k, 1" [Group_5/sample.c:1754]   --->   Operation 624 'add' 'k_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 625 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader24.loopexit, label %.preheader.preheader" [Group_5/sample.c:1754]   --->   Operation 625 'br' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 626 [1/1] (1.80ns)   --->   "%sum6 = add i14 %k_cast3, %inneridx" [Group_5/sample.c:1754]   --->   Operation 626 'add' 'sum6' <Predicate = (!exitcond)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 627 [1/1] (0.00ns)   --->   "%sum6_cast = zext i14 %sum6 to i64" [Group_5/sample.c:1754]   --->   Operation 627 'zext' 'sum6_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_134 : Operation 628 [1/1] (0.00ns)   --->   "%dense_14_fwork_addr_2 = getelementptr [4224 x float]* @dense_14_fwork, i64 0, i64 %sum6_cast" [Group_5/sample.c:1756]   --->   Operation 628 'getelementptr' 'dense_14_fwork_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_134 : Operation 629 [3/3] (3.76ns)   --->   "%tmp_10 = mul i14 %k_cast3, %free_axesB_cast4" [Group_5/sample.c:1756]   --->   Operation 629 'mul' 'tmp_10' <Predicate = (!exitcond)> <Delay = 3.76> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 630 [1/1] (0.00ns)   --->   "br label %.preheader24"   --->   Operation 630 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 135 <SV = 102> <Delay = 3.76>
ST_135 : Operation 631 [2/3] (3.76ns)   --->   "%tmp_10 = mul i14 %k_cast3, %free_axesB_cast4" [Group_5/sample.c:1756]   --->   Operation 631 'mul' 'tmp_10' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 136 <SV = 103> <Delay = 1.35>
ST_136 : Operation 632 [1/3] (0.00ns)   --->   "%tmp_10 = mul i14 %k_cast3, %free_axesB_cast4" [Group_5/sample.c:1756]   --->   Operation 632 'mul' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 633 [1/1] (1.35ns)   --->   "br label %.preheader" [Group_5/sample.c:1755]   --->   Operation 633 'br' <Predicate = true> <Delay = 1.35>

State 137 <SV = 104> <Delay = 3.24>
ST_137 : Operation 634 [1/1] (0.00ns)   --->   "%j_s = phi i57 [ %j, %30 ], [ 0, %.preheader.preheader ]"   --->   Operation 634 'phi' 'j_s' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i57 %j_s to i14" [Group_5/sample.c:1755]   --->   Operation 635 'trunc' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 636 [1/1] (0.00ns)   --->   "%j_cast = zext i57 %j_s to i64" [Group_5/sample.c:1755]   --->   Operation 636 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 637 [1/1] (2.34ns)   --->   "%exitcond3 = icmp eq i57 %j_s, %free_axesB" [Group_5/sample.c:1755]   --->   Operation 637 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 638 [1/1] (2.82ns)   --->   "%j = add i57 1, %j_s" [Group_5/sample.c:1755]   --->   Operation 638 'add' 'j' <Predicate = true> <Delay = 2.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 639 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit11.loopexit, label %29" [Group_5/sample.c:1755]   --->   Operation 639 'br' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i14 %tmp_46, %tmp_52" [Group_5/sample.c:1755]   --->   Operation 640 'add' 'tmp1' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.62> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 641 [1/1] (3.24ns) (root node of TernaryAdder)   --->   "%sum7 = add i14 %tmp_10, %tmp1" [Group_5/sample.c:1756]   --->   Operation 641 'add' 'sum7' <Predicate = (!exitcond3)> <Delay = 3.24> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.62> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 642 [1/1] (2.99ns)   --->   "%sum2 = add i64 %j_cast, %outrowidx" [Group_5/sample.c:1755]   --->   Operation 642 'add' 'sum2' <Predicate = (!exitcond3)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i64 %sum2 to i3" [Group_5/sample.c:1755]   --->   Operation 643 'trunc' 'tmp_53' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_137 : Operation 644 [1/1] (0.00ns)   --->   "%newIndex = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %sum2, i32 3, i32 6)" [Group_5/sample.c:1755]   --->   Operation 644 'partselect' 'newIndex' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_137 : Operation 645 [1/1] (0.00ns)   --->   "br label %.loopexit11"   --->   Operation 645 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 138 <SV = 105> <Delay = 2.77>
ST_138 : Operation 646 [2/2] (2.77ns)   --->   "%dense_14_fwork_load = load float* %dense_14_fwork_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 646 'load' 'dense_14_fwork_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_138 : Operation 647 [1/1] (0.00ns)   --->   "%sum7_cast = zext i14 %sum7 to i64" [Group_5/sample.c:1756]   --->   Operation 647 'zext' 'sum7_cast' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 648 [1/1] (0.00ns)   --->   "%dense_14_fwork_addr_3 = getelementptr [4224 x float]* @dense_14_fwork, i64 0, i64 %sum7_cast" [Group_5/sample.c:1756]   --->   Operation 648 'getelementptr' 'dense_14_fwork_addr_3' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 649 [2/2] (2.77ns)   --->   "%dense_14_fwork_load_1 = load float* %dense_14_fwork_addr_3, align 4" [Group_5/sample.c:1756]   --->   Operation 649 'load' 'dense_14_fwork_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 139 <SV = 106> <Delay = 2.77>
ST_139 : Operation 650 [1/2] (2.77ns)   --->   "%dense_14_fwork_load = load float* %dense_14_fwork_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 650 'load' 'dense_14_fwork_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_139 : Operation 651 [1/2] (2.77ns)   --->   "%dense_14_fwork_load_1 = load float* %dense_14_fwork_addr_3, align 4" [Group_5/sample.c:1756]   --->   Operation 651 'load' 'dense_14_fwork_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 140 <SV = 107> <Delay = 3.65>
ST_140 : Operation 652 [5/5] (3.65ns)   --->   "%tmp_13 = fmul float %dense_14_fwork_load, %dense_14_fwork_load_1" [Group_5/sample.c:1756]   --->   Operation 652 'fmul' 'tmp_13' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 108> <Delay = 3.65>
ST_141 : Operation 653 [4/5] (3.65ns)   --->   "%tmp_13 = fmul float %dense_14_fwork_load, %dense_14_fwork_load_1" [Group_5/sample.c:1756]   --->   Operation 653 'fmul' 'tmp_13' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 109> <Delay = 3.65>
ST_142 : Operation 654 [3/5] (3.65ns)   --->   "%tmp_13 = fmul float %dense_14_fwork_load, %dense_14_fwork_load_1" [Group_5/sample.c:1756]   --->   Operation 654 'fmul' 'tmp_13' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 110> <Delay = 3.65>
ST_143 : Operation 655 [2/5] (3.65ns)   --->   "%tmp_13 = fmul float %dense_14_fwork_load, %dense_14_fwork_load_1" [Group_5/sample.c:1756]   --->   Operation 655 'fmul' 'tmp_13' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 656 [1/1] (0.00ns)   --->   "%newIndex_cast = zext i4 %newIndex to i64" [Group_5/sample.c:1755]   --->   Operation 656 'zext' 'newIndex_cast' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 657 [1/1] (0.00ns)   --->   "%C_array_addr_3 = getelementptr [4 x float]* %C_array, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1756]   --->   Operation 657 'getelementptr' 'C_array_addr_3' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 658 [1/1] (0.00ns)   --->   "%C_array1_addr_2 = getelementptr [4 x float]* %C_array1, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1756]   --->   Operation 658 'getelementptr' 'C_array1_addr_2' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 659 [1/1] (0.00ns)   --->   "%C_array2_addr_2 = getelementptr [4 x float]* %C_array2, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1756]   --->   Operation 659 'getelementptr' 'C_array2_addr_2' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 660 [1/1] (0.00ns)   --->   "%C_array3_addr_2 = getelementptr [4 x float]* %C_array3, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1756]   --->   Operation 660 'getelementptr' 'C_array3_addr_2' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 661 [1/1] (0.00ns)   --->   "%C_array4_addr_2 = getelementptr [4 x float]* %C_array4, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1756]   --->   Operation 661 'getelementptr' 'C_array4_addr_2' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 662 [1/1] (0.00ns)   --->   "%C_array5_addr_2 = getelementptr [4 x float]* %C_array5, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1756]   --->   Operation 662 'getelementptr' 'C_array5_addr_2' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 663 [1/1] (0.00ns)   --->   "%C_array6_addr_2 = getelementptr [4 x float]* %C_array6, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1756]   --->   Operation 663 'getelementptr' 'C_array6_addr_2' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 664 [1/1] (0.00ns)   --->   "%C_array7_addr_2 = getelementptr [4 x float]* %C_array7, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1756]   --->   Operation 664 'getelementptr' 'C_array7_addr_2' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 665 [2/2] (1.75ns)   --->   "%C_array_load = load float* %C_array_addr_3, align 4" [Group_5/sample.c:1756]   --->   Operation 665 'load' 'C_array_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_143 : Operation 666 [2/2] (1.75ns)   --->   "%C_array1_load = load float* %C_array1_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 666 'load' 'C_array1_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_143 : Operation 667 [2/2] (1.75ns)   --->   "%C_array2_load = load float* %C_array2_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 667 'load' 'C_array2_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_143 : Operation 668 [2/2] (1.75ns)   --->   "%C_array3_load = load float* %C_array3_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 668 'load' 'C_array3_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_143 : Operation 669 [2/2] (1.75ns)   --->   "%C_array4_load = load float* %C_array4_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 669 'load' 'C_array4_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_143 : Operation 670 [2/2] (1.75ns)   --->   "%C_array5_load = load float* %C_array5_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 670 'load' 'C_array5_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_143 : Operation 671 [2/2] (1.75ns)   --->   "%C_array6_load = load float* %C_array6_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 671 'load' 'C_array6_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_143 : Operation 672 [2/2] (1.75ns)   --->   "%C_array7_load = load float* %C_array7_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 672 'load' 'C_array7_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 144 <SV = 111> <Delay = 3.65>
ST_144 : Operation 673 [1/5] (3.65ns)   --->   "%tmp_13 = fmul float %dense_14_fwork_load, %dense_14_fwork_load_1" [Group_5/sample.c:1756]   --->   Operation 673 'fmul' 'tmp_13' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 674 [1/1] (0.00ns)   --->   "%arrayNo = zext i3 %tmp_53 to i64" [Group_5/sample.c:1755]   --->   Operation 674 'zext' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 675 [1/2] (1.75ns)   --->   "%C_array_load = load float* %C_array_addr_3, align 4" [Group_5/sample.c:1756]   --->   Operation 675 'load' 'C_array_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_144 : Operation 676 [1/2] (1.75ns)   --->   "%C_array1_load = load float* %C_array1_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 676 'load' 'C_array1_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_144 : Operation 677 [1/2] (1.75ns)   --->   "%C_array2_load = load float* %C_array2_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 677 'load' 'C_array2_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_144 : Operation 678 [1/2] (1.75ns)   --->   "%C_array3_load = load float* %C_array3_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 678 'load' 'C_array3_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_144 : Operation 679 [1/2] (1.75ns)   --->   "%C_array4_load = load float* %C_array4_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 679 'load' 'C_array4_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_144 : Operation 680 [1/2] (1.75ns)   --->   "%C_array5_load = load float* %C_array5_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 680 'load' 'C_array5_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_144 : Operation 681 [1/2] (1.75ns)   --->   "%C_array6_load = load float* %C_array6_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 681 'load' 'C_array6_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_144 : Operation 682 [1/2] (1.75ns)   --->   "%C_array7_load = load float* %C_array7_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 682 'load' 'C_array7_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_144 : Operation 683 [1/1] (1.83ns)   --->   "%tmp_21 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %C_array_load, float %C_array1_load, float %C_array2_load, float %C_array3_load, float %C_array4_load, float %C_array5_load, float %C_array6_load, float %C_array7_load, i64 %arrayNo)" [Group_5/sample.c:1756]   --->   Operation 683 'mux' 'tmp_21' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 112> <Delay = 3.51>
ST_145 : Operation 684 [9/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_21, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 684 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 113> <Delay = 3.51>
ST_146 : Operation 685 [8/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_21, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 685 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 114> <Delay = 3.51>
ST_147 : Operation 686 [7/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_21, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 686 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 115> <Delay = 3.51>
ST_148 : Operation 687 [6/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_21, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 687 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 116> <Delay = 3.51>
ST_149 : Operation 688 [5/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_21, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 688 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 117> <Delay = 3.51>
ST_150 : Operation 689 [4/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_21, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 689 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 118> <Delay = 3.51>
ST_151 : Operation 690 [3/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_21, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 690 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 119> <Delay = 3.51>
ST_152 : Operation 691 [2/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_21, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 691 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 120> <Delay = 3.51>
ST_153 : Operation 692 [1/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_21, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 692 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 693 [1/1] (1.21ns)   --->   "switch i3 %tmp_53, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [Group_5/sample.c:1756]   --->   Operation 693 'switch' <Predicate = true> <Delay = 1.21>

State 154 <SV = 121> <Delay = 1.75>
ST_154 : Operation 694 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %C_array6_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 694 'store' <Predicate = (tmp_53 == 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_154 : Operation 695 [1/1] (0.00ns)   --->   "br label %30" [Group_5/sample.c:1756]   --->   Operation 695 'br' <Predicate = (tmp_53 == 6)> <Delay = 0.00>
ST_154 : Operation 696 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %C_array5_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 696 'store' <Predicate = (tmp_53 == 5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_154 : Operation 697 [1/1] (0.00ns)   --->   "br label %30" [Group_5/sample.c:1756]   --->   Operation 697 'br' <Predicate = (tmp_53 == 5)> <Delay = 0.00>
ST_154 : Operation 698 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %C_array4_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 698 'store' <Predicate = (tmp_53 == 4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_154 : Operation 699 [1/1] (0.00ns)   --->   "br label %30" [Group_5/sample.c:1756]   --->   Operation 699 'br' <Predicate = (tmp_53 == 4)> <Delay = 0.00>
ST_154 : Operation 700 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %C_array3_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 700 'store' <Predicate = (tmp_53 == 3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_154 : Operation 701 [1/1] (0.00ns)   --->   "br label %30" [Group_5/sample.c:1756]   --->   Operation 701 'br' <Predicate = (tmp_53 == 3)> <Delay = 0.00>
ST_154 : Operation 702 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %C_array2_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 702 'store' <Predicate = (tmp_53 == 2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_154 : Operation 703 [1/1] (0.00ns)   --->   "br label %30" [Group_5/sample.c:1756]   --->   Operation 703 'br' <Predicate = (tmp_53 == 2)> <Delay = 0.00>
ST_154 : Operation 704 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %C_array1_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 704 'store' <Predicate = (tmp_53 == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_154 : Operation 705 [1/1] (0.00ns)   --->   "br label %30" [Group_5/sample.c:1756]   --->   Operation 705 'br' <Predicate = (tmp_53 == 1)> <Delay = 0.00>
ST_154 : Operation 706 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %C_array_addr_3, align 4" [Group_5/sample.c:1756]   --->   Operation 706 'store' <Predicate = (tmp_53 == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_154 : Operation 707 [1/1] (0.00ns)   --->   "br label %30" [Group_5/sample.c:1756]   --->   Operation 707 'br' <Predicate = (tmp_53 == 0)> <Delay = 0.00>
ST_154 : Operation 708 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %C_array7_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 708 'store' <Predicate = (tmp_53 == 7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_154 : Operation 709 [1/1] (0.00ns)   --->   "br label %30" [Group_5/sample.c:1756]   --->   Operation 709 'br' <Predicate = (tmp_53 == 7)> <Delay = 0.00>
ST_154 : Operation 710 [1/1] (0.00ns)   --->   "br label %.preheader" [Group_5/sample.c:1755]   --->   Operation 710 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('count', Group_5/sample.c:1621) with incoming values : ('count_4', Group_5/sample.c:1621) ('count_4_1', Group_5/sample.c:1621) [48]  (1.35 ns)

 <State 2>: 4.35ns
The critical path consists of the following:
	'phi' operation ('count', Group_5/sample.c:1621) with incoming values : ('count_4', Group_5/sample.c:1621) ('count_4_1', Group_5/sample.c:1621) [48]  (0 ns)
	'add' operation ('count_4', Group_5/sample.c:1621) [58]  (3 ns)
	multiplexor before 'phi' operation ('count_1', Group_5/sample.c:1621) with incoming values : ('count_4', Group_5/sample.c:1621) ('count_4_1', Group_5/sample.c:1621) [61]  (1.35 ns)

 <State 3>: 3.69ns
The critical path consists of the following:
	'icmp' operation ('tmp_1', Group_5/sample.c:1615) [66]  (2.34 ns)
	multiplexor before 'phi' operation ('count_1_1', Group_5/sample.c:1621) with incoming values : ('count_4', Group_5/sample.c:1621) ('count_4_1', Group_5/sample.c:1621) [74]  (1.35 ns)

 <State 4>: 3ns
The critical path consists of the following:
	'add' operation ('count_4_1', Group_5/sample.c:1621) [71]  (3 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 3.69ns
The critical path consists of the following:
	'phi' operation ('i_1', Group_5/sample.c:1625) with incoming values : ('i_15_1', Group_5/sample.c:1625) [81]  (0 ns)
	'icmp' operation ('tmp', Group_5/sample.c:1631) [85]  (2.34 ns)
	multiplexor before 'phi' operation ('count_3', Group_5/sample.c:1637) with incoming values : ('count_5', Group_5/sample.c:1637) ('count_5_1', Group_5/sample.c:1637) [94]  (1.35 ns)

 <State 7>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('freeB_addr_7', Group_5/sample.c:1636) [100]  (0 ns)
	'store' operation (Group_5/sample.c:1636) of variable 'i_15_s', Group_5/sample.c:1625 on array 'freeB', Group_5/sample.c:1595 [101]  (1.75 ns)

 <State 8>: 2.77ns
The critical path consists of the following:
	'load' operation ('dense_13_output_shap_2', Group_5/sample.c:1645) on array 'dense_13_output_shap' [107]  (2.77 ns)

 <State 9>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 10>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 11>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 12>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 13>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 14>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 15>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 16>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 17>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 18>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 19>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 20>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 21>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 22>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 23>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 24>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 25>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 26>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 27>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 28>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 29>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 30>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 31>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 32>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 33>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 34>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 35>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 36>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 37>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 38>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 39>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 40>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 41>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 42>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 43>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 44>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 45>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 46>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 47>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 48>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 49>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 50>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 51>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 52>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 53>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 54>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 55>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 56>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 57>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 58>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 59>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 60>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 61>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 62>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 63>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 64>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 65>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 66>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 67>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 68>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 69>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 70>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 71>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 72>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 73>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 74>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 75>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 76>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [110]  (4.2 ns)

 <State 77>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i_4', Group_5/sample.c:1656) with incoming values : ('i_18_1', Group_5/sample.c:1656) [119]  (0 ns)
	'icmp' operation ('exitcond8', Group_5/sample.c:1656) [121]  (2.34 ns)

 <State 78>: 3.51ns
The critical path consists of the following:
	'load' operation ('freeA_load', Group_5/sample.c:1659) on array 'freeA', Group_5/sample.c:1594 [125]  (1.75 ns)
	'store' operation (Group_5/sample.c:1659) of variable 'freeA_load', Group_5/sample.c:1659 on array 'permA', Group_5/sample.c:1589 [127]  (1.75 ns)

 <State 79>: 3.51ns
The critical path consists of the following:
	'load' operation ('freeA_load_1', Group_5/sample.c:1659) on array 'freeA', Group_5/sample.c:1594 [134]  (1.75 ns)
	'store' operation (Group_5/sample.c:1659) of variable 'freeA_load_1', Group_5/sample.c:1659 on array 'permA', Group_5/sample.c:1589 [136]  (1.75 ns)

 <State 80>: 3.69ns
The critical path consists of the following:
	'phi' operation ('i_5', Group_5/sample.c:1661) with incoming values : ('i_16_cast', Group_5/sample.c:1661) ('i_19_1', Group_5/sample.c:1661) [142]  (0 ns)
	'add' operation ('i_19', Group_5/sample.c:1661) [149]  (1.35 ns)
	'icmp' operation ('tmp_2_1', Group_5/sample.c:1661) [151]  (2.34 ns)

 <State 81>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i_7', Group_5/sample.c:1671) with incoming values : ('i_21_1', Group_5/sample.c:1671) [163]  (0 ns)
	'icmp' operation ('tmp_3', Group_5/sample.c:1671) [166]  (2.34 ns)

 <State 82>: 3.69ns
The critical path consists of the following:
	'add' operation ('i_21', Group_5/sample.c:1671) [173]  (1.35 ns)
	'icmp' operation ('tmp_3_1', Group_5/sample.c:1671) [178]  (2.34 ns)

 <State 83>: 3.51ns
The critical path consists of the following:
	'load' operation ('freeB_load_1', Group_5/sample.c:1674) on array 'freeB', Group_5/sample.c:1595 [182]  (1.75 ns)
	'store' operation (Group_5/sample.c:1674) of variable 'freeB_load_1', Group_5/sample.c:1674 on array 'permB', Group_5/sample.c:1590 [184]  (1.75 ns)

 <State 84>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i_8', Group_5/sample.c:1676) with incoming values : ('i_22_1', Group_5/sample.c:1676) [191]  (0 ns)
	'icmp' operation ('exitcond13', Group_5/sample.c:1676) [193]  (2.34 ns)

 <State 85>: 1.75ns
The critical path consists of the following:
	'load' operation ('permA_load', Group_5/sample.c:1679) on array 'permA', Group_5/sample.c:1589 [197]  (1.75 ns)

 <State 86>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_13_output_shap_3', Group_5/sample.c:1679) [198]  (0 ns)
	'load' operation ('dense_13_output_shap_4', Group_5/sample.c:1679) on array 'dense_13_output_shap' [199]  (2.77 ns)

 <State 87>: 2.77ns
The critical path consists of the following:
	'load' operation ('dense_13_output_shap_4', Group_5/sample.c:1679) on array 'dense_13_output_shap' [199]  (2.77 ns)

 <State 88>: 2.34ns
The critical path consists of the following:
	'or' operation ('i_22_s', Group_5/sample.c:1676) [202]  (0 ns)
	'icmp' operation ('exitcond13_1', Group_5/sample.c:1676) [204]  (2.34 ns)

 <State 89>: 1.75ns
The critical path consists of the following:
	'load' operation ('permA_load_7', Group_5/sample.c:1679) on array 'permA', Group_5/sample.c:1589 [208]  (1.75 ns)

 <State 90>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_13_output_shap_5', Group_5/sample.c:1679) [209]  (0 ns)
	'load' operation ('dense_13_output_shap_6', Group_5/sample.c:1679) on array 'dense_13_output_shap' [210]  (2.77 ns)

 <State 91>: 2.77ns
The critical path consists of the following:
	'load' operation ('dense_13_output_shap_6', Group_5/sample.c:1679) on array 'dense_13_output_shap' [210]  (2.77 ns)

 <State 92>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('newshpA_addr_1', Group_5/sample.c:1679) [211]  (0 ns)
	'store' operation (Group_5/sample.c:1679) of variable 'dense_13_output_shap_6', Group_5/sample.c:1679 on array 'newshpA', Group_5/sample.c:1598 [212]  (1.75 ns)

 <State 93>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i_9', Group_5/sample.c:1681) with incoming values : ('i_23_1', Group_5/sample.c:1681) [218]  (0 ns)
	'icmp' operation ('exitcond12', Group_5/sample.c:1681) [220]  (2.34 ns)

 <State 94>: 1.75ns
The critical path consists of the following:
	'load' operation ('permB_load', Group_5/sample.c:1684) on array 'permB', Group_5/sample.c:1590 [224]  (1.75 ns)

 <State 95>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_14_kernel_shap_1', Group_5/sample.c:1684) [225]  (0 ns)
	'load' operation ('dense_14_kernel_shap_2', Group_5/sample.c:1684) on array 'dense_14_kernel_shap' [226]  (2.77 ns)

 <State 96>: 2.77ns
The critical path consists of the following:
	'load' operation ('dense_14_kernel_shap_2', Group_5/sample.c:1684) on array 'dense_14_kernel_shap' [226]  (2.77 ns)

 <State 97>: 2.34ns
The critical path consists of the following:
	'or' operation ('i_23_s', Group_5/sample.c:1681) [229]  (0 ns)
	'icmp' operation ('exitcond12_1', Group_5/sample.c:1681) [231]  (2.34 ns)

 <State 98>: 1.75ns
The critical path consists of the following:
	'load' operation ('permB_load_7', Group_5/sample.c:1684) on array 'permB', Group_5/sample.c:1590 [235]  (1.75 ns)

 <State 99>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_14_kernel_shap_3', Group_5/sample.c:1684) [236]  (0 ns)
	'load' operation ('dense_14_kernel_shap_4', Group_5/sample.c:1684) on array 'dense_14_kernel_shap' [237]  (2.77 ns)

 <State 100>: 2.77ns
The critical path consists of the following:
	'load' operation ('dense_14_kernel_shap_4', Group_5/sample.c:1684) on array 'dense_14_kernel_shap' [237]  (2.77 ns)

 <State 101>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('newshpB_addr_1', Group_5/sample.c:1684) [238]  (0 ns)
	'store' operation (Group_5/sample.c:1684) of variable 'dense_14_kernel_shap_4', Group_5/sample.c:1684 on array 'newshpB', Group_5/sample.c:1599 [239]  (1.75 ns)

 <State 102>: 3ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:1687) [245]  (0 ns)
	'add' operation ('i', Group_5/sample.c:1687) [247]  (3 ns)

 <State 103>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_4', Group_5/sample.c:1689) with incoming values : ('j_10_1', Group_5/sample.c:1689) [253]  (1.35 ns)

 <State 104>: 2.34ns
The critical path consists of the following:
	'phi' operation ('j_4', Group_5/sample.c:1689) with incoming values : ('j_10_1', Group_5/sample.c:1689) [253]  (0 ns)
	'icmp' operation ('exitcond11', Group_5/sample.c:1689) [255]  (2.34 ns)

 <State 105>: 3.51ns
The critical path consists of the following:
	'load' operation ('permA_load_8', Group_5/sample.c:1692) on array 'permA', Group_5/sample.c:1589 [259]  (1.75 ns)
	'getelementptr' operation ('Asub_addr', Group_5/sample.c:1692) [260]  (0 ns)
	'load' operation ('Asub_load', Group_5/sample.c:1692) on array 'Asub', Group_5/sample.c:1604 [261]  (1.75 ns)

 <State 106>: 3.51ns
The critical path consists of the following:
	'load' operation ('Asub_load', Group_5/sample.c:1692) on array 'Asub', Group_5/sample.c:1604 [261]  (1.75 ns)
	'store' operation (Group_5/sample.c:1692) of variable 'Asub_load', Group_5/sample.c:1692 on array 'Bsub', Group_5/sample.c:1605 [263]  (1.75 ns)

 <State 107>: 3.51ns
The critical path consists of the following:
	'load' operation ('permA_load_9', Group_5/sample.c:1692) on array 'permA', Group_5/sample.c:1589 [270]  (1.75 ns)
	'getelementptr' operation ('Asub_addr_8', Group_5/sample.c:1692) [271]  (0 ns)
	'load' operation ('Asub_load_1', Group_5/sample.c:1692) on array 'Asub', Group_5/sample.c:1604 [272]  (1.75 ns)

 <State 108>: 3.51ns
The critical path consists of the following:
	'load' operation ('Asub_load_1', Group_5/sample.c:1692) on array 'Asub', Group_5/sample.c:1604 [272]  (1.75 ns)
	'store' operation (Group_5/sample.c:1692) of variable 'Asub_load_1', Group_5/sample.c:1692 on array 'Bsub', Group_5/sample.c:1605 [274]  (1.75 ns)

 <State 109>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_array_load', Group_5/sample.c:1687) on array 'A_array' [284]  (1.75 ns)
	'mux' operation ('tmp_20', Group_5/sample.c:1687) [299]  (1.83 ns)

 <State 110>: 2.77ns
The critical path consists of the following:
	'call' operation ('bidx', Group_5/sample.c:1694) to 'k2c_sub2idx' [278]  (0 ns)
	'getelementptr' operation ('dense_14_fwork_addr', Group_5/sample.c:1695) [300]  (0 ns)
	'store' operation (Group_5/sample.c:1695) of variable 'tmp_20', Group_5/sample.c:1687 on array 'dense_14_fwork' [301]  (2.77 ns)

 <State 111>: 4.33ns
The critical path consists of the following:
	'mul' operation ('tmp_6', Group_5/sample.c:1747) [381]  (4.33 ns)

 <State 112>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_5', Group_5/sample.c:1700) with incoming values : ('j_11_1', Group_5/sample.c:1700) [315]  (1.35 ns)

 <State 113>: 2.34ns
The critical path consists of the following:
	'phi' operation ('j_5', Group_5/sample.c:1700) with incoming values : ('j_11_1', Group_5/sample.c:1700) [315]  (0 ns)
	'icmp' operation ('exitcond14', Group_5/sample.c:1700) [317]  (2.34 ns)

 <State 114>: 3.51ns
The critical path consists of the following:
	'load' operation ('permB_load_8', Group_5/sample.c:1703) on array 'permB', Group_5/sample.c:1590 [321]  (1.75 ns)
	'getelementptr' operation ('Bsub_addr_7', Group_5/sample.c:1703) [322]  (0 ns)
	'load' operation ('Bsub_load', Group_5/sample.c:1703) on array 'Bsub', Group_5/sample.c:1605 [323]  (1.75 ns)

 <State 115>: 3.51ns
The critical path consists of the following:
	'load' operation ('Bsub_load', Group_5/sample.c:1703) on array 'Bsub', Group_5/sample.c:1605 [323]  (1.75 ns)
	'store' operation (Group_5/sample.c:1703) of variable 'Bsub_load', Group_5/sample.c:1703 on array 'Asub', Group_5/sample.c:1604 [325]  (1.75 ns)

 <State 116>: 3.51ns
The critical path consists of the following:
	'load' operation ('permB_load_9', Group_5/sample.c:1703) on array 'permB', Group_5/sample.c:1590 [332]  (1.75 ns)
	'getelementptr' operation ('Bsub_addr_9', Group_5/sample.c:1703) [333]  (0 ns)
	'load' operation ('Bsub_load_1', Group_5/sample.c:1703) on array 'Bsub', Group_5/sample.c:1605 [334]  (1.75 ns)

 <State 117>: 3.51ns
The critical path consists of the following:
	'load' operation ('Bsub_load_1', Group_5/sample.c:1703) on array 'Bsub', Group_5/sample.c:1605 [334]  (1.75 ns)
	'store' operation (Group_5/sample.c:1703) of variable 'Bsub_load_1', Group_5/sample.c:1703 on array 'Asub', Group_5/sample.c:1604 [336]  (1.75 ns)

 <State 118>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_14_kernel_arra_9', Group_5/sample.c:1698) on array 'dense_14_kernel_arra' [346]  (2.77 ns)
	'select' operation ('sel_tmp1_i', Group_5/sample.c:1698) [362]  (0 ns)
	'select' operation ('sel_tmp3_i', Group_5/sample.c:1698) [364]  (0.773 ns)
	'select' operation ('sel_tmp5_i', Group_5/sample.c:1698) [366]  (0 ns)
	'select' operation ('sel_tmp7_i', Group_5/sample.c:1698) [368]  (0.773 ns)

 <State 119>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_14_kernel_arra_19', Group_5/sample.c:1698) on array 'dense_14_kernel_arra_3' [356]  (2.77 ns)
	'select' operation ('sel_tmp9_i', Group_5/sample.c:1698) [370]  (0 ns)
	'select' operation ('sel_tmp11_i', Group_5/sample.c:1698) [372]  (0.773 ns)
	'select' operation ('UnifiedRetVal_i', Group_5/sample.c:1698) [374]  (0.773 ns)

 <State 120>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_14_fwork_addr_1', Group_5/sample.c:1706) [377]  (0 ns)
	'store' operation (Group_5/sample.c:1706) of variable 'UnifiedRetVal_i', Group_5/sample.c:1698 on array 'dense_14_fwork' [378]  (2.77 ns)

 <State 121>: 4.33ns
The critical path consists of the following:
	'mul' operation ('tmp_6', Group_5/sample.c:1747) [381]  (4.33 ns)

 <State 122>: 4.33ns
The critical path consists of the following:
	'mul' operation ('tmp_6', Group_5/sample.c:1747) [381]  (4.33 ns)

 <State 123>: 4.33ns
The critical path consists of the following:
	'mul' operation ('tmp_6', Group_5/sample.c:1747) [381]  (4.33 ns)

 <State 124>: 4.33ns
The critical path consists of the following:
	'mul' operation ('tmp_6', Group_5/sample.c:1747) [381]  (4.33 ns)

 <State 125>: 4.33ns
The critical path consists of the following:
	'mul' operation ('tmp_6', Group_5/sample.c:1747) [381]  (4.33 ns)

 <State 126>: 3ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:1747) [384]  (0 ns)
	'add' operation ('i', Group_5/sample.c:1747) [386]  (3 ns)

 <State 127>: 0ns
The critical path consists of the following:

 <State 128>: 4.33ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:1751) [430]  (0 ns)
	'mul' operation ('outrowidx', Group_5/sample.c:1752) [436]  (4.33 ns)

 <State 129>: 4.33ns
The critical path consists of the following:
	'mul' operation ('outrowidx', Group_5/sample.c:1752) [436]  (4.33 ns)

 <State 130>: 4.33ns
The critical path consists of the following:
	'mul' operation ('outrowidx', Group_5/sample.c:1752) [436]  (4.33 ns)

 <State 131>: 4.33ns
The critical path consists of the following:
	'mul' operation ('outrowidx', Group_5/sample.c:1752) [436]  (4.33 ns)

 <State 132>: 4.33ns
The critical path consists of the following:
	'mul' operation ('outrowidx', Group_5/sample.c:1752) [436]  (4.33 ns)

 <State 133>: 4.33ns
The critical path consists of the following:
	'mul' operation ('outrowidx', Group_5/sample.c:1752) [436]  (4.33 ns)

 <State 134>: 3.76ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', Group_5/sample.c:1754) [440]  (0 ns)
	'mul' operation ('tmp_10', Group_5/sample.c:1756) [450]  (3.76 ns)

 <State 135>: 3.76ns
The critical path consists of the following:
	'mul' operation ('tmp_10', Group_5/sample.c:1756) [450]  (3.76 ns)

 <State 136>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', Group_5/sample.c:1755) [453]  (1.35 ns)

 <State 137>: 3.24ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Group_5/sample.c:1755) [453]  (0 ns)
	'add' operation ('tmp1', Group_5/sample.c:1755) [461]  (0 ns)
	'add' operation ('sum7', Group_5/sample.c:1756) [462]  (3.24 ns)

 <State 138>: 2.77ns
The critical path consists of the following:
	'load' operation ('dense_14_fwork_load', Group_5/sample.c:1756) on array 'dense_14_fwork' [460]  (2.77 ns)

 <State 139>: 2.77ns
The critical path consists of the following:
	'load' operation ('dense_14_fwork_load', Group_5/sample.c:1756) on array 'dense_14_fwork' [460]  (2.77 ns)

 <State 140>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', Group_5/sample.c:1756) [466]  (3.66 ns)

 <State 141>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', Group_5/sample.c:1756) [466]  (3.66 ns)

 <State 142>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', Group_5/sample.c:1756) [466]  (3.66 ns)

 <State 143>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', Group_5/sample.c:1756) [466]  (3.66 ns)

 <State 144>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', Group_5/sample.c:1756) [466]  (3.66 ns)

 <State 145>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 146>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 147>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 148>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 149>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 150>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 151>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 152>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 153>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 154>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1756) of variable 'tmp_s', Group_5/sample.c:1756 on array 'C_array6' [492]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
