// Seed: 3165336920
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_10 = 1;
  genvar id_11;
  uwire id_12 = 1, id_13;
  module_0(
      id_12, id_5, id_5, id_5
  );
  assign id_12 = 1;
  always @(1 < id_9) id_13 = {1, id_5, id_11};
  wire id_14 = id_4;
  assign id_2[1] = 1'b0;
endmodule
