/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_36z;
  reg [6:0] celloutsig_0_37z;
  reg [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [24:0] celloutsig_1_10z;
  wire [35:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [37:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_4z ? celloutsig_0_1z : in_data[68];
  assign celloutsig_0_36z = ~celloutsig_0_29z[3];
  assign celloutsig_1_9z = ~((celloutsig_1_3z[34] | celloutsig_1_0z) & (celloutsig_1_5z | celloutsig_1_7z[0]));
  assign celloutsig_1_5z = celloutsig_1_4z[14] ^ in_data[117];
  assign celloutsig_0_4z = ~(in_data[37] ^ celloutsig_0_3z[2]);
  assign celloutsig_1_8z = { celloutsig_1_4z[7:3], celloutsig_1_0z } + celloutsig_1_3z[32:27];
  assign celloutsig_1_12z = { celloutsig_1_2z[7:3], celloutsig_1_7z } + { celloutsig_1_10z[14:11], celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_13z = { celloutsig_0_0z[6], celloutsig_0_1z, celloutsig_0_1z } & { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_11z = { in_data[159:142], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_4z } / { 1'h1, in_data[159:125] };
  assign celloutsig_0_9z = celloutsig_0_0z[11:8] / { 1'h1, celloutsig_0_3z[1:0], celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_10z } / { 1'h1, celloutsig_0_0z[13:12], celloutsig_0_0z[10:5], celloutsig_0_2z[1], celloutsig_0_1z };
  assign celloutsig_1_16z = { celloutsig_1_3z[31:26], celloutsig_1_0z } && celloutsig_1_11z[19:13];
  assign celloutsig_1_1z = { in_data[118:109], celloutsig_1_0z, celloutsig_1_0z } < in_data[157:146];
  assign celloutsig_1_6z = celloutsig_1_0z & ~(celloutsig_1_3z[25]);
  assign celloutsig_0_7z = celloutsig_0_6z & ~(celloutsig_0_1z);
  assign celloutsig_1_2z = { in_data[112:109], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[116:110] };
  assign celloutsig_1_4z = { in_data[136:129], celloutsig_1_2z } % { 1'h1, celloutsig_1_2z[6:0], celloutsig_1_2z[7:1], in_data[96] };
  assign celloutsig_1_7z = { in_data[98:96], celloutsig_1_6z } % { 1'h1, celloutsig_1_2z[4:3], in_data[96] };
  assign celloutsig_1_18z = celloutsig_1_12z[4:1] % { 1'h1, celloutsig_1_8z[2:1], celloutsig_1_13z };
  assign celloutsig_0_0z = in_data[20:3] % { 1'h1, in_data[58:42] };
  assign celloutsig_0_10z = celloutsig_0_7z ? celloutsig_0_0z[10:7] : { celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_2z[1] = celloutsig_0_0z[16] ? celloutsig_0_1z : celloutsig_0_0z[4];
  assign celloutsig_1_19z = celloutsig_1_18z != { celloutsig_1_18z[2:1], celloutsig_1_6z, celloutsig_1_16z };
  assign celloutsig_1_3z = ~ { in_data[137:101], celloutsig_1_0z };
  assign celloutsig_1_13z = & { celloutsig_1_9z, celloutsig_1_2z[5:2], celloutsig_1_0z };
  assign celloutsig_1_0z = ~^ in_data[186:176];
  assign celloutsig_0_6z = ^ in_data[54:49];
  assign celloutsig_0_8z = ^ { celloutsig_0_0z[9:5], celloutsig_0_2z[1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z[10:5], celloutsig_0_2z[1], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_29z = { celloutsig_0_9z[3], celloutsig_0_12z } >>> { celloutsig_0_0z[4:3], celloutsig_0_13z };
  assign celloutsig_0_12z = celloutsig_0_11z[7:4] ~^ { celloutsig_0_0z[7:5], celloutsig_0_2z[1] };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_37z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_37z = celloutsig_0_0z[15:9];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_3z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_3z = { celloutsig_0_0z[6:5], celloutsig_0_2z[1] };
  always_latch
    if (!clkin_data[64]) celloutsig_1_10z = 25'h0000000;
    else if (!clkin_data[32]) celloutsig_1_10z = { celloutsig_1_3z[37:14], celloutsig_1_1z };
  assign celloutsig_0_1z = ~((in_data[21] & in_data[8]) | (in_data[68] & in_data[66]));
  assign { celloutsig_0_2z[7:2], celloutsig_0_2z[0] } = { celloutsig_0_0z[10:5], celloutsig_0_1z };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
