module ashok_tb;
reg a,b,c,v;
wire sd,cb;
fsa dut(a,b,c,v,sd,cb);
initial begin
a=0;b=0;c=0;v=0;
#100
a=0;b=0;c=0;v=1;
#100
a=0;b=1;c=1;v=0;
#100
a=0;b=1;c=1;v=1;
end
endmodule
