{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621925731917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621925731932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 14:55:31 2021 " "Processing started: Tue May 25 14:55:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621925731932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621925731932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=on --write_settings_files=off bits_counter -c bits_counter " "Command: quartus_eda --read_settings_files=on --write_settings_files=off bits_counter -c bits_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621925731932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1621925732307 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1621925732307 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1621925732901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621925732916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 14:55:32 2021 " "Processing started: Tue May 25 14:55:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621925732916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621925732916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t d:/eda/digitalcircuit/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl bits_counter bits_counter --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" -gate_netlist bits_counter.vo -gate_timing_file bits_counter_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t d:/eda/digitalcircuit/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl bits_counter bits_counter --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" -gate_netlist bits_counter.vo -gate_timing_file bits_counter_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621925732916 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "bits_counter bits_counter --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} -gate_netlist bits_counter.vo -gate_timing_file bits_counter_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): bits_counter bits_counter --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} -gate_netlist bits_counter.vo -gate_timing_file bits_counter_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621925732916 ""}
{ "Warning" "0" "" "Warning: File bits_counter_run_msim_gate_verilog.do already exists - backing up current file as bits_counter_run_msim_gate_verilog.do.bak4" {  } {  } 0 0 "Warning: File bits_counter_run_msim_gate_verilog.do already exists - backing up current file as bits_counter_run_msim_gate_verilog.do.bak4" 0 0 "EDA Netlist Writer" 0 0 1621925733104 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/simulation/modelsim/bits_counter_run_msim_gate_verilog.do" {  } { { "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/simulation/modelsim/bits_counter_run_msim_gate_verilog.do" "0" { Text "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/simulation/modelsim/bits_counter_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/simulation/modelsim/bits_counter_run_msim_gate_verilog.do" 0 0 "EDA Netlist Writer" 0 0 1621925733114 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "EDA Netlist Writer" 0 0 1621925733114 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/eda/digitalcircuit/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/eda/digitalcircuit/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "EDA Netlist Writer" 0 -1 1621925733114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621925733114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 14:55:33 2021 " "Processing ended: Tue May 25 14:55:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621925733114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621925733114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621925733114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1621925733114 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "bits_counter.vo bits_counter_v.sdo D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/simulation/modelsim/ simulation " "Generated files \"bits_counter.vo\" and \"bits_counter_v.sdo\" in directory \"D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1621925733679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 3 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621925733822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 14:55:33 2021 " "Processing ended: Tue May 25 14:55:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621925733822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621925733822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621925733822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1621925733822 ""}
