<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Mar 24 00:31:49 2019" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="RV32I_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_div_0" PORT="clk"/>
        <CONNECTION INSTANCE="registers_0" PORT="clk"/>
        <CONNECTION INSTANCE="pc_logic_0" PORT="clk"/>
        <CONNECTION INSTANCE="memory_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="led" RIGHT="0" SIGIS="undef" SIGNAME="registers_0_debug_leds">
      <CONNECTIONS>
        <CONNECTION INSTANCE="registers_0" PORT="debug_leds"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/ALU_0" HWVERSION="1.0" INSTANCE="ALU_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALU" VLNV="xilinx.com:module_ref:ALU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_1_ALU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="mux_reg_pc_alu_0_alu_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_pc_alu_0" PORT="alu_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="mux_reg_descr_alu_0_alu_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_descr_alu_0" PORT="alu_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="control_alu" RIGHT="0" SIGIS="undef" SIGNAME="RV32I_single_0_control_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_single_0" PORT="control_alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sum" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_output_0" PORT="alu_output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="zero" SIGIS="undef" SIGNAME="ALU_0_zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="brach_logic_0" PORT="alu_zero"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sign" SIGIS="undef" SIGNAME="ALU_0_sign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="brach_logic_0" PORT="alu_sign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="overflow" SIGIS="undef" SIGNAME="ALU_0_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="brach_logic_0" PORT="alu_overflow"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Descrambler_1" HWVERSION="1.0" INSTANCE="Descrambler_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Descrambler" VLNV="xilinx.com:module_ref:Descrambler:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_1_Descrambler_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="scr_imm" RIGHT="0" SIGIS="undef" SIGNAME="memory_0_instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_0" PORT="instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="descr_imm" RIGHT="0" SIGIS="undef" SIGNAME="Descrambler_1_descr_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_output_0" PORT="descrambler_output"/>
            <CONNECTION INSTANCE="mux_reg_descr_alu_0" PORT="descrambler_output"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RV32I_single_0" HWVERSION="1.0" INSTANCE="RV32I_single_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RV32I_single" VLNV="xilinx.com:module_ref:RV32I_single:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_1_RV32I_single_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="error" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="instr" RIGHT="0" SIGIS="undef" SIGNAME="memory_0_instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_0" PORT="instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="mux_reg_write" RIGHT="0" SIGIS="undef" SIGNAME="RV32I_single_0_mux_reg_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_write_0" PORT="control_mux_reg_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mux_output" SIGIS="undef" SIGNAME="RV32I_single_0_mux_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_output_0" PORT="control_mux_output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mux_reg_descr_alu" SIGIS="undef" SIGNAME="RV32I_single_0_mux_reg_descr_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_descr_alu_0" PORT="control_mux_reg_descr_alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mux_reg_pc_alu" SIGIS="undef" SIGNAME="RV32I_single_0_mux_reg_pc_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_pc_alu_0" PORT="control_mux_reg_pc_alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="control_mem_writeenable" SIGIS="undef" SIGNAME="RV32I_single_0_control_mem_writeenable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_0" PORT="wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="control_alu" RIGHT="0" SIGIS="undef" SIGNAME="RV32I_single_0_control_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="control_alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="control_reg_writeenable" SIGIS="undef" SIGNAME="RV32I_single_0_control_reg_writeenable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registers_0" PORT="wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="control_branch" RIGHT="0" SIGIS="undef" SIGNAME="RV32I_single_0_control_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="brach_logic_0" PORT="control_branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="control_mem_logic" RIGHT="0" SIGIS="undef" SIGNAME="RV32I_single_0_control_mem_logic">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pre_memory_logic_0" PORT="control_mem"/>
            <CONNECTION INSTANCE="post_memory_logic_0" PORT="control_mem"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/brach_logic_0" HWVERSION="1.0" INSTANCE="brach_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="brach_logic" VLNV="xilinx.com:module_ref:brach_logic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_1_brach_logic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="control_branch" RIGHT="0" SIGIS="undef" SIGNAME="RV32I_single_0_control_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_single_0" PORT="control_branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="alu_zero" SIGIS="undef" SIGNAME="ALU_0_zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="zero"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="alu_sign" SIGIS="undef" SIGNAME="ALU_0_sign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="sign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="alu_overflow" SIGIS="undef" SIGNAME="ALU_0_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="mux_next_pc" RIGHT="0" SIGIS="undef" SIGNAME="brach_logic_0_mux_next_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_logic_0" PORT="control_mux_next_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clock_div_0" HWVERSION="1.0" INSTANCE="clock_div_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_div" VLNV="xilinx.com:module_ref:clock_div:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_1_clock_div_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="div_clk" SIGIS="clk" SIGNAME="clock_div_0_div_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_logic_0" PORT="clk_en"/>
            <CONNECTION INSTANCE="registers_0" PORT="clk_en"/>
            <CONNECTION INSTANCE="memory_0" PORT="clk_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/memory_0" HWVERSION="1.0" INSTANCE="memory_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memory" VLNV="xilinx.com:module_ref:memory:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_1_memory_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_en" SIGIS="undef" SIGNAME="clock_div_0_div_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="div_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="pc_logic_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_logic_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addr1" RIGHT="0" SIGIS="undef" SIGNAME="pre_memory_logic_0_addr1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pre_memory_logic_0" PORT="addr1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="write_bit" RIGHT="0" SIGIS="undef" SIGNAME="pre_memory_logic_0_byte_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pre_memory_logic_0" PORT="byte_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wen" SIGIS="undef" SIGNAME="RV32I_single_0_control_mem_writeenable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_single_0" PORT="control_mem_writeenable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instr" RIGHT="0" SIGIS="undef" SIGNAME="memory_0_instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_single_0" PORT="instr"/>
            <CONNECTION INSTANCE="Descrambler_1" PORT="scr_imm"/>
            <CONNECTION INSTANCE="registers_0" PORT="instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out1" RIGHT="0" SIGIS="undef" SIGNAME="memory_0_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="post_memory_logic_0" PORT="out1_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="registers_0_reg_2_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registers_0" PORT="reg_2_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_output_0" HWVERSION="1.0" INSTANCE="mux_output_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux_output" VLNV="xilinx.com:module_ref:mux_output:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_1_mux_output_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="control_mux_output" SIGIS="undef" SIGNAME="RV32I_single_0_mux_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_single_0" PORT="mux_output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="descrambler_output" RIGHT="0" SIGIS="undef" SIGNAME="Descrambler_1_descr_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Descrambler_1" PORT="descr_imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="alu_output" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="output_bus" RIGHT="0" SIGIS="undef" SIGNAME="mux_output_0_output_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_write_0" PORT="output_bus"/>
            <CONNECTION INSTANCE="pc_logic_0" PORT="output_bus"/>
            <CONNECTION INSTANCE="pre_memory_logic_0" PORT="addr1_in"/>
            <CONNECTION INSTANCE="post_memory_logic_0" PORT="addr1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_reg_descr_alu_0" HWVERSION="1.0" INSTANCE="mux_reg_descr_alu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux_reg_descr_alu" VLNV="xilinx.com:module_ref:mux_reg_descr_alu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_1_mux_reg_descr_alu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="control_mux_reg_descr_alu" SIGIS="undef" SIGNAME="RV32I_single_0_mux_reg_descr_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_single_0" PORT="mux_reg_descr_alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="descrambler_output" RIGHT="0" SIGIS="undef" SIGNAME="Descrambler_1_descr_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Descrambler_1" PORT="descr_imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="reg_2_out" RIGHT="0" SIGIS="undef" SIGNAME="registers_0_reg_2_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registers_0" PORT="reg_2_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="alu_B" RIGHT="0" SIGIS="undef" SIGNAME="mux_reg_descr_alu_0_alu_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_reg_pc_alu_0" HWVERSION="1.0" INSTANCE="mux_reg_pc_alu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux_reg_pc_alu" VLNV="xilinx.com:module_ref:mux_reg_pc_alu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_1_mux_reg_pc_alu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="control_mux_reg_pc_alu" SIGIS="undef" SIGNAME="RV32I_single_0_mux_reg_pc_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_single_0" PORT="mux_reg_pc_alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="pc_logic_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_logic_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="reg_1_out" RIGHT="0" SIGIS="undef" SIGNAME="registers_0_reg_1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registers_0" PORT="reg_1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="alu_A" RIGHT="0" SIGIS="undef" SIGNAME="mux_reg_pc_alu_0_alu_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_reg_write_0" HWVERSION="1.0" INSTANCE="mux_reg_write_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux_reg_write" VLNV="xilinx.com:module_ref:mux_reg_write:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_1_mux_reg_write_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="control_mux_reg_write" RIGHT="0" SIGIS="undef" SIGNAME="RV32I_single_0_mux_reg_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_single_0" PORT="mux_reg_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mem_output" RIGHT="0" SIGIS="undef" SIGNAME="post_memory_logic_0_out1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="post_memory_logic_0" PORT="out1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc_plus_4" RIGHT="0" SIGIS="undef" SIGNAME="pc_logic_0_pc_plus_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_logic_0" PORT="pc_plus_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="output_bus" RIGHT="0" SIGIS="undef" SIGNAME="mux_output_0_output_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_output_0" PORT="output_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="reg_write_input" RIGHT="0" SIGIS="undef" SIGNAME="mux_reg_write_0_reg_write_input">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registers_0" PORT="reg_write_input"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pc_logic_0" HWVERSION="1.0" INSTANCE="pc_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pc_logic" VLNV="xilinx.com:module_ref:pc_logic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_1_pc_logic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_en" SIGIS="undef" SIGNAME="clock_div_0_div_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="div_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="control_mux_next_pc" RIGHT="0" SIGIS="undef" SIGNAME="brach_logic_0_mux_next_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="brach_logic_0" PORT="mux_next_pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="output_bus" RIGHT="0" SIGIS="undef" SIGNAME="mux_output_0_output_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_output_0" PORT="output_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="pc_logic_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_pc_alu_0" PORT="pc"/>
            <CONNECTION INSTANCE="memory_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc_plus_4" RIGHT="0" SIGIS="undef" SIGNAME="pc_logic_0_pc_plus_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_write_0" PORT="pc_plus_4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/post_memory_logic_0" HWVERSION="1.0" INSTANCE="post_memory_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="post_memory_logic" VLNV="xilinx.com:module_ref:post_memory_logic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_1_post_memory_logic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="control_mem" RIGHT="0" SIGIS="undef" SIGNAME="RV32I_single_0_control_mem_logic">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_single_0" PORT="control_mem_logic"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addr1" RIGHT="0" SIGIS="undef" SIGNAME="mux_output_0_output_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_output_0" PORT="output_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="out1_in" RIGHT="0" SIGIS="undef" SIGNAME="memory_0_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_0" PORT="out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out1_out" RIGHT="0" SIGIS="undef" SIGNAME="post_memory_logic_0_out1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_write_0" PORT="mem_output"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pre_memory_logic_0" HWVERSION="1.0" INSTANCE="pre_memory_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pre_memory_logic" VLNV="xilinx.com:module_ref:pre_memory_logic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_1_pre_memory_logic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="control_mem" RIGHT="0" SIGIS="undef" SIGNAME="RV32I_single_0_control_mem_logic">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_single_0" PORT="control_mem_logic"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addr1_in" RIGHT="0" SIGIS="undef" SIGNAME="mux_output_0_output_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_output_0" PORT="output_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="addr1_out" RIGHT="0" SIGIS="undef" SIGNAME="pre_memory_logic_0_addr1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_0" PORT="addr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="byte_enable" RIGHT="0" SIGIS="undef" SIGNAME="pre_memory_logic_0_byte_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_0" PORT="write_bit"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/registers_0" HWVERSION="1.0" INSTANCE="registers_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="registers" VLNV="xilinx.com:module_ref:registers:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_1_registers_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_en" SIGIS="undef" SIGNAME="clock_div_0_div_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="div_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instr" RIGHT="0" SIGIS="undef" SIGNAME="memory_0_instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_0" PORT="instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="reg_write_input" RIGHT="0" SIGIS="undef" SIGNAME="mux_reg_write_0_reg_write_input">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_write_0" PORT="reg_write_input"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="reg_1_out" RIGHT="0" SIGIS="undef" SIGNAME="registers_0_reg_1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_pc_alu_0" PORT="reg_1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="reg_2_out" RIGHT="0" SIGIS="undef" SIGNAME="registers_0_reg_2_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_descr_alu_0" PORT="reg_2_out"/>
            <CONNECTION INSTANCE="memory_0" PORT="data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wen" SIGIS="undef" SIGNAME="RV32I_single_0_control_reg_writeenable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_single_0" PORT="control_reg_writeenable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="debug_leds" RIGHT="0" SIGIS="undef" SIGNAME="registers_0_debug_leds">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
