{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 21:00:23 2017 " "Info: Processing started: Wed Dec 13 21:00:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SingleCycleProcessor " "Warning: Ignored assignments for entity \"SingleCycleProcessor\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "SingleCycleProcessor.v 1 1 " "Warning: Using design file SingleCycleProcessor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleProcessor " "Info: Found entity 1: SingleCycleProcessor" {  } { { "SingleCycleProcessor.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleProcessor " "Info: Elaborating entity \"SingleCycleProcessor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "pc.v 1 1 " "Warning: Using design file pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/pc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Info: Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "SingleCycleProcessor.v" "pc" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "alu_add.v 1 1 " "Warning: Using design file alu_add.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu_add " "Info: Found entity 1: alu_add" {  } { { "alu_add.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/alu_add.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_add alu_add:add_pc_met_4 " "Info: Elaborating entity \"alu_add\" for hierarchy \"alu_add:add_pc_met_4\"" {  } { { "SingleCycleProcessor.v" "add_pc_met_4" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "instruction_memory.v 1 1 " "Warning: Using design file instruction_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Info: Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/instruction_memory.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory " "Info: Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory\"" {  } { { "SingleCycleProcessor.v" "instruction_memory" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory instruction_memory.v(11) " "Warning (10858): Verilog HDL warning at instruction_memory.v(11): object memory used but never assigned" {  } { { "instruction_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/instruction_memory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "control.v 1 1 " "Warning: Using design file control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control " "Info: Elaborating entity \"control\" for hierarchy \"control:control\"" {  } { { "SingleCycleProcessor.v" "control" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg2Loc control.v(10) " "Warning (10240): Verilog HDL Always Construct warning at control.v(10): inferring latch(es) for variable \"Reg2Loc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/control.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg control.v(10) " "Warning (10240): Verilog HDL Always Construct warning at control.v(10): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/control.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clock control.v(3) " "Warning (10034): Output port \"clock\" at control.v(3) has no driver" {  } { { "control.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/control.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg control.v(154) " "Info (10041): Inferred latch for \"MemtoReg\" at control.v(154)" {  } { { "control.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/control.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg2Loc control.v(154) " "Info (10041): Inferred latch for \"Reg2Loc\" at control.v(154)" {  } { { "control.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/control.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "registers.v 1 1 " "Warning: Using design file registers.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Info: Found entity 1: registers" {  } { { "registers.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/registers.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:registers " "Info: Elaborating entity \"registers\" for hierarchy \"registers:registers\"" {  } { { "SingleCycleProcessor.v" "registers" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "n_mux.v 1 1 " "Warning: Using design file n_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 n_mux " "Info: Found entity 1: n_mux" {  } { { "n_mux.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/n_mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_mux n_mux:mux_read_reg " "Info: Elaborating entity \"n_mux\" for hierarchy \"n_mux:mux_read_reg\"" {  } { { "SingleCycleProcessor.v" "mux_read_reg" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "sign_extend.v 1 1 " "Warning: Using design file sign_extend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Info: Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend " "Info: Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend\"" {  } { { "SingleCycleProcessor.v" "sign_extend" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out sign_extend.v(9) " "Warning (10240): Verilog HDL Always Construct warning at sign_extend.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[0\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[1\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[2\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[3\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[4\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[5\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[6\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[7\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[8\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[9\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[10\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[11\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[12\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[13\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[14\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[15\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[16\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[17\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[18\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[19\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[20\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[21\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[22\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[23\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[24\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[25\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[26\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[27\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[28\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[29\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[30\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[31\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[32\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[32\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[33\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[33\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[34\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[34\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[35\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[35\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[36\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[36\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[37\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[37\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[38\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[38\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[39\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[39\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[40\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[40\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[41\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[41\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[42\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[42\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[43\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[43\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[44\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[44\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[45\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[45\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[46\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[46\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[47\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[47\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[48\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[48\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[49\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[49\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[50\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[50\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[51\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[51\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[52\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[52\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[53\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[53\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[54\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[54\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[55\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[55\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[56\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[56\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[57\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[57\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[58\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[58\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[59\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[59\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[60\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[60\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[61\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[61\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[62\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[62\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[63\] sign_extend.v(12) " "Info (10041): Inferred latch for \"out\[63\]\" at sign_extend.v(12)" {  } { { "sign_extend.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/sign_extend.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_mux n_mux:mux_links_van_alu " "Info: Elaborating entity \"n_mux\" for hierarchy \"n_mux:mux_links_van_alu\"" {  } { { "SingleCycleProcessor.v" "mux_links_van_alu" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Warning: Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "SingleCycleProcessor.v" "alu" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i alu.v(14) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/alu.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "alu_control.v 1 1 " "Warning: Using design file alu_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Info: Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/alu_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:alu_control " "Info: Elaborating entity \"alu_control\" for hierarchy \"alu_control:alu_control\"" {  } { { "SingleCycleProcessor.v" "alu_control" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "data_memory.v 1 1 " "Warning: Using design file data_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Info: Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory " "Info: Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory\"" {  } { { "SingleCycleProcessor.v" "data_memory" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data data_memory.v(19) " "Warning (10240): Verilog HDL Always Construct warning at data_memory.v(19): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[0\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[1\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[2\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[3\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[4\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[5\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[6\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[7\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[8\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[9\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[10\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[11\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[12\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[13\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[14\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[15\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[16\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[17\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[18\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[19\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[20\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[21\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[22\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[23\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[24\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[25\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[26\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[27\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[28\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[29\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[30\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[31\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[32\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[32\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[33\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[33\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[34\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[34\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[35\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[35\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[36\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[36\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[37\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[37\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[38\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[38\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[39\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[39\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[40\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[40\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[41\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[41\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[42\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[42\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[43\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[43\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[44\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[44\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[45\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[45\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[46\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[46\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[47\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[47\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[48\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[48\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[49\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[49\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[50\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[50\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[51\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[51\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[52\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[52\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[53\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[53\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[54\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[54\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[55\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[55\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[56\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[56\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[57\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[57\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[58\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[58\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[59\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[59\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[60\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[60\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[61\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[61\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[62\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[62\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[63\] data_memory.v(20) " "Info (10041): Inferred latch for \"read_data\[63\]\" at data_memory.v(20)" {  } { { "data_memory.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/data_memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "shift_left_2.v 1 1 " "Warning: Using design file shift_left_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Info: Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/shift_left_2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:shift_left_2 " "Info: Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:shift_left_2\"" {  } { { "SingleCycleProcessor.v" "shift_left_2" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in2 add_pc_met_4 32 64 " "Warning (12010): Port \"in2\" on the entity instantiation of \"add_pc_met_4\" is connected to a signal of width 32. The formal width of the signal in the module is 64.  The extra bits will be driven by GND." {  } { { "SingleCycleProcessor.v" "add_pc_met_4" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 16 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "Warning (15610): No output dependent on input pin \"clock\"" {  } { { "SingleCycleProcessor.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "SingleCycleProcessor.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Info: Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Info: Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 21:00:28 2017 " "Info: Processing ended: Wed Dec 13 21:00:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 21:00:30 2017 " "Info: Processing started: Wed Dec 13 21:00:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "SingleCycleProcessor EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design SingleCycleProcessor" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "Warning: No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { clock } } } { "SingleCycleProcessor.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { reset } } } { "SingleCycleProcessor.v" "" { Text "C:/Users/Ruben/Desktop/quartus/SingleCycleProcessor/SingleCycleProcessor.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Info: Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 21:00:38 2017 " "Info: Processing ended: Wed Dec 13 21:00:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 21:00:41 2017 " "Info: Processing started: Wed Dec 13 21:00:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 21:00:45 2017 " "Info: Processing ended: Wed Dec 13 21:00:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 21:00:47 2017 " "Info: Processing started: Wed Dec 13 21:00:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 21:00:49 2017 " "Info: Processing ended: Wed Dec 13 21:00:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Info: Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
