{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1762620947677 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Colores EP4CGX150DF31C8 " "Automatically selected device EP4CGX150DF31C8 for design Colores" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1762620948360 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1762620948360 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1762620948389 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1762620948389 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1762620948499 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1762620948506 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C8 " "Device EP4CGX110DF31C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1762620948936 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1762620948936 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 1778 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762620948941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 1780 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762620948941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 1782 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762620948941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 1784 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762620948941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 1786 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762620948941 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1762620948941 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1762620948943 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "454 454 " "No exact pin location assignment(s) for 454 pins of 454 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[0\] " "Pin colorj1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[0] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[1\] " "Pin colorj1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[1] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[2\] " "Pin colorj1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[2] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[3\] " "Pin colorj1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[3] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[4\] " "Pin colorj1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[4] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[5\] " "Pin colorj1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[5] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[6\] " "Pin colorj1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[6] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[7\] " "Pin colorj1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[7] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[8\] " "Pin colorj1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[8] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[9\] " "Pin colorj1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[9] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[10\] " "Pin colorj1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[10] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[11\] " "Pin colorj1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[11] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[12\] " "Pin colorj1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[12] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[13\] " "Pin colorj1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[13] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[14\] " "Pin colorj1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[14] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[15\] " "Pin colorj1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[15] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[16\] " "Pin colorj1\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[16] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[17\] " "Pin colorj1\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[17] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[18\] " "Pin colorj1\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[18] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[19\] " "Pin colorj1\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[19] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[20\] " "Pin colorj1\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[20] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[21\] " "Pin colorj1\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[21] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[22\] " "Pin colorj1\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[22] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj1\[23\] " "Pin colorj1\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj1[23] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[0\] " "Pin colorj2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[0] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[1\] " "Pin colorj2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[1] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[2\] " "Pin colorj2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[2] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[3\] " "Pin colorj2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[3] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[4\] " "Pin colorj2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[4] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[5\] " "Pin colorj2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[5] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[6\] " "Pin colorj2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[6] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[7\] " "Pin colorj2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[7] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[8\] " "Pin colorj2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[8] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[9\] " "Pin colorj2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[9] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[10\] " "Pin colorj2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[10] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[11\] " "Pin colorj2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[11] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[12\] " "Pin colorj2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[12] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[13\] " "Pin colorj2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[13] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[14\] " "Pin colorj2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[14] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[15\] " "Pin colorj2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[15] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[16\] " "Pin colorj2\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[16] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[17\] " "Pin colorj2\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[17] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[18\] " "Pin colorj2\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[18] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[19\] " "Pin colorj2\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[19] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[20\] " "Pin colorj2\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[20] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[21\] " "Pin colorj2\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[21] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[22\] " "Pin colorj2\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[22] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorj2\[23\] " "Pin colorj2\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { colorj2[23] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorj2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[0\] " "Pin MATRIZ\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[0] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[1\] " "Pin MATRIZ\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[1] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[2\] " "Pin MATRIZ\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[2] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[3\] " "Pin MATRIZ\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[3] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[4\] " "Pin MATRIZ\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[4] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[5\] " "Pin MATRIZ\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[5] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[6\] " "Pin MATRIZ\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[6] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[7\] " "Pin MATRIZ\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[7] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[8\] " "Pin MATRIZ\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[8] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[9\] " "Pin MATRIZ\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[9] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[10\] " "Pin MATRIZ\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[10] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[11\] " "Pin MATRIZ\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[11] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[12\] " "Pin MATRIZ\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[12] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[13\] " "Pin MATRIZ\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[13] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[14\] " "Pin MATRIZ\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[14] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[15\] " "Pin MATRIZ\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[15] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[16\] " "Pin MATRIZ\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[16] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[17\] " "Pin MATRIZ\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[17] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[18\] " "Pin MATRIZ\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[18] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[19\] " "Pin MATRIZ\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[19] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[20\] " "Pin MATRIZ\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[20] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[21\] " "Pin MATRIZ\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[21] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[22\] " "Pin MATRIZ\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[22] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[23\] " "Pin MATRIZ\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[23] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[24\] " "Pin MATRIZ\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[24] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[25\] " "Pin MATRIZ\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[25] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[26\] " "Pin MATRIZ\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[26] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[27\] " "Pin MATRIZ\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[27] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[28\] " "Pin MATRIZ\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[28] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[29\] " "Pin MATRIZ\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[29] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[30\] " "Pin MATRIZ\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[30] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[31\] " "Pin MATRIZ\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[31] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[32\] " "Pin MATRIZ\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[32] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[33\] " "Pin MATRIZ\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[33] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[34\] " "Pin MATRIZ\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[34] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[35\] " "Pin MATRIZ\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[35] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[36\] " "Pin MATRIZ\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[36] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[37\] " "Pin MATRIZ\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[37] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[38\] " "Pin MATRIZ\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[38] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[39\] " "Pin MATRIZ\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[39] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[40\] " "Pin MATRIZ\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[40] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[41\] " "Pin MATRIZ\[41\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[41] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[42\] " "Pin MATRIZ\[42\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[42] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[43\] " "Pin MATRIZ\[43\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[43] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[44\] " "Pin MATRIZ\[44\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[44] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[45\] " "Pin MATRIZ\[45\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[45] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[46\] " "Pin MATRIZ\[46\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[46] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[47\] " "Pin MATRIZ\[47\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[47] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[48\] " "Pin MATRIZ\[48\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[48] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[49\] " "Pin MATRIZ\[49\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[49] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[50\] " "Pin MATRIZ\[50\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[50] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[51\] " "Pin MATRIZ\[51\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[51] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[52\] " "Pin MATRIZ\[52\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[52] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[53\] " "Pin MATRIZ\[53\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[53] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[54\] " "Pin MATRIZ\[54\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[54] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[55\] " "Pin MATRIZ\[55\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[55] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[56\] " "Pin MATRIZ\[56\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[56] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[57\] " "Pin MATRIZ\[57\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[57] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[58\] " "Pin MATRIZ\[58\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[58] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[59\] " "Pin MATRIZ\[59\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[59] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[60\] " "Pin MATRIZ\[60\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[60] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[61\] " "Pin MATRIZ\[61\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[61] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[62\] " "Pin MATRIZ\[62\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[62] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[63\] " "Pin MATRIZ\[63\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[63] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[64\] " "Pin MATRIZ\[64\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[64] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[64] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[65\] " "Pin MATRIZ\[65\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[65] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[65] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[66\] " "Pin MATRIZ\[66\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[66] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[66] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[67\] " "Pin MATRIZ\[67\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[67] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[67] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[68\] " "Pin MATRIZ\[68\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[68] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[68] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[69\] " "Pin MATRIZ\[69\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[69] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[69] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[70\] " "Pin MATRIZ\[70\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[70] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[70] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[71\] " "Pin MATRIZ\[71\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[71] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[71] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[72\] " "Pin MATRIZ\[72\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[72] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[72] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[73\] " "Pin MATRIZ\[73\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[73] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[73] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[74\] " "Pin MATRIZ\[74\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[74] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[74] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[75\] " "Pin MATRIZ\[75\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[75] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[75] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[76\] " "Pin MATRIZ\[76\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[76] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[76] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[77\] " "Pin MATRIZ\[77\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[77] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[77] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[78\] " "Pin MATRIZ\[78\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[78] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[78] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[79\] " "Pin MATRIZ\[79\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[79] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[79] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[80\] " "Pin MATRIZ\[80\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[80] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[80] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[81\] " "Pin MATRIZ\[81\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[81] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[81] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[82\] " "Pin MATRIZ\[82\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[82] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[82] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[83\] " "Pin MATRIZ\[83\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[83] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[83] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[84\] " "Pin MATRIZ\[84\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[84] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[84] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[85\] " "Pin MATRIZ\[85\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[85] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[85] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[86\] " "Pin MATRIZ\[86\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[86] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[86] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[87\] " "Pin MATRIZ\[87\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[87] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[87] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[88\] " "Pin MATRIZ\[88\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[88] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[88] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[89\] " "Pin MATRIZ\[89\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[89] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[89] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[90\] " "Pin MATRIZ\[90\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[90] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[90] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[91\] " "Pin MATRIZ\[91\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[91] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[91] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[92\] " "Pin MATRIZ\[92\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[92] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[92] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[93\] " "Pin MATRIZ\[93\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[93] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[93] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[94\] " "Pin MATRIZ\[94\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[94] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[94] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[95\] " "Pin MATRIZ\[95\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[95] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[95] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[96\] " "Pin MATRIZ\[96\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[96] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[96] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[97\] " "Pin MATRIZ\[97\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[97] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[97] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[98\] " "Pin MATRIZ\[98\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[98] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[98] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[99\] " "Pin MATRIZ\[99\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[99] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[99] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[100\] " "Pin MATRIZ\[100\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[100] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[100] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[101\] " "Pin MATRIZ\[101\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[101] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[101] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[102\] " "Pin MATRIZ\[102\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[102] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[102] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[103\] " "Pin MATRIZ\[103\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[103] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[103] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[104\] " "Pin MATRIZ\[104\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[104] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[104] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[105\] " "Pin MATRIZ\[105\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[105] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[105] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[106\] " "Pin MATRIZ\[106\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[106] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[106] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[107\] " "Pin MATRIZ\[107\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[107] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[107] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[108\] " "Pin MATRIZ\[108\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[108] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[108] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[109\] " "Pin MATRIZ\[109\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[109] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[109] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[110\] " "Pin MATRIZ\[110\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[110] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[110] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[111\] " "Pin MATRIZ\[111\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[111] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[111] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[112\] " "Pin MATRIZ\[112\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[112] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[112] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[113\] " "Pin MATRIZ\[113\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[113] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[113] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[114\] " "Pin MATRIZ\[114\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[114] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[114] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[115\] " "Pin MATRIZ\[115\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[115] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[115] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[116\] " "Pin MATRIZ\[116\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[116] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[116] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[117\] " "Pin MATRIZ\[117\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[117] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[117] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[118\] " "Pin MATRIZ\[118\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[118] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[118] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[119\] " "Pin MATRIZ\[119\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[119] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[119] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[120\] " "Pin MATRIZ\[120\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[120] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[120] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[121\] " "Pin MATRIZ\[121\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[121] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[121] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[122\] " "Pin MATRIZ\[122\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[122] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[122] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[123\] " "Pin MATRIZ\[123\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[123] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[123] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[124\] " "Pin MATRIZ\[124\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[124] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[124] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[125\] " "Pin MATRIZ\[125\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[125] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[125] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[126\] " "Pin MATRIZ\[126\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[126] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[126] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[127\] " "Pin MATRIZ\[127\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[127] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[127] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[128\] " "Pin MATRIZ\[128\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[128] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[128] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[129\] " "Pin MATRIZ\[129\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[129] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[129] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[130\] " "Pin MATRIZ\[130\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[130] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[130] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[131\] " "Pin MATRIZ\[131\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[131] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[131] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[132\] " "Pin MATRIZ\[132\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[132] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[132] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[133\] " "Pin MATRIZ\[133\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[133] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[133] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[134\] " "Pin MATRIZ\[134\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[134] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[134] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[135\] " "Pin MATRIZ\[135\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[135] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[135] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[136\] " "Pin MATRIZ\[136\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[136] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[136] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[137\] " "Pin MATRIZ\[137\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[137] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[137] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[138\] " "Pin MATRIZ\[138\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[138] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[138] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[139\] " "Pin MATRIZ\[139\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[139] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[139] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[140\] " "Pin MATRIZ\[140\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[140] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[140] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[141\] " "Pin MATRIZ\[141\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[141] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[141] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[142\] " "Pin MATRIZ\[142\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[142] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[142] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[143\] " "Pin MATRIZ\[143\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[143] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[143] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[144\] " "Pin MATRIZ\[144\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[144] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[144] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[145\] " "Pin MATRIZ\[145\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[145] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[145] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[146\] " "Pin MATRIZ\[146\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[146] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[146] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[147\] " "Pin MATRIZ\[147\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[147] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[147] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[148\] " "Pin MATRIZ\[148\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[148] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[148] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[149\] " "Pin MATRIZ\[149\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[149] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[149] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[150\] " "Pin MATRIZ\[150\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[150] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[150] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[151\] " "Pin MATRIZ\[151\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[151] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[151] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[152\] " "Pin MATRIZ\[152\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[152] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[152] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[153\] " "Pin MATRIZ\[153\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[153] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[153] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[154\] " "Pin MATRIZ\[154\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[154] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[154] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[155\] " "Pin MATRIZ\[155\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[155] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[155] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[156\] " "Pin MATRIZ\[156\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[156] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[156] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[157\] " "Pin MATRIZ\[157\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[157] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[157] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[158\] " "Pin MATRIZ\[158\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[158] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[158] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[159\] " "Pin MATRIZ\[159\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[159] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[159] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[160\] " "Pin MATRIZ\[160\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[160] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[160] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[161\] " "Pin MATRIZ\[161\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[161] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[161] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[162\] " "Pin MATRIZ\[162\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[162] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[162] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[163\] " "Pin MATRIZ\[163\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[163] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[163] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[164\] " "Pin MATRIZ\[164\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[164] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[164] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[165\] " "Pin MATRIZ\[165\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[165] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[165] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[166\] " "Pin MATRIZ\[166\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[166] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[166] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[167\] " "Pin MATRIZ\[167\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[167] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[167] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[168\] " "Pin MATRIZ\[168\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[168] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[168] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[169\] " "Pin MATRIZ\[169\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[169] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[169] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[170\] " "Pin MATRIZ\[170\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[170] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[170] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[171\] " "Pin MATRIZ\[171\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[171] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[171] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[172\] " "Pin MATRIZ\[172\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[172] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[172] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[173\] " "Pin MATRIZ\[173\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[173] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[173] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[174\] " "Pin MATRIZ\[174\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[174] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[174] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[175\] " "Pin MATRIZ\[175\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[175] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[175] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[176\] " "Pin MATRIZ\[176\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[176] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[176] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[177\] " "Pin MATRIZ\[177\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[177] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[177] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[178\] " "Pin MATRIZ\[178\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[178] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[178] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[179\] " "Pin MATRIZ\[179\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[179] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[179] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[180\] " "Pin MATRIZ\[180\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[180] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[180] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[181\] " "Pin MATRIZ\[181\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[181] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[181] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[182\] " "Pin MATRIZ\[182\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[182] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[182] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[183\] " "Pin MATRIZ\[183\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[183] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[183] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[184\] " "Pin MATRIZ\[184\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[184] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[184] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[185\] " "Pin MATRIZ\[185\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[185] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[185] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[186\] " "Pin MATRIZ\[186\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[186] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[186] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[187\] " "Pin MATRIZ\[187\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[187] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[187] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[188\] " "Pin MATRIZ\[188\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[188] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[188] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[189\] " "Pin MATRIZ\[189\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[189] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[189] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[190\] " "Pin MATRIZ\[190\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[190] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[190] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[191\] " "Pin MATRIZ\[191\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[191] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[191] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[192\] " "Pin MATRIZ\[192\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[192] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[192] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[193\] " "Pin MATRIZ\[193\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[193] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[193] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[194\] " "Pin MATRIZ\[194\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[194] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[194] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[195\] " "Pin MATRIZ\[195\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[195] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[195] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[196\] " "Pin MATRIZ\[196\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[196] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[196] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[197\] " "Pin MATRIZ\[197\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[197] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[197] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[198\] " "Pin MATRIZ\[198\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[198] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[198] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[199\] " "Pin MATRIZ\[199\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[199] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[199] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[200\] " "Pin MATRIZ\[200\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[200] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[200] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[201\] " "Pin MATRIZ\[201\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[201] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[201] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[202\] " "Pin MATRIZ\[202\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[202] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[202] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[203\] " "Pin MATRIZ\[203\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[203] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[203] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[204\] " "Pin MATRIZ\[204\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[204] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[204] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[205\] " "Pin MATRIZ\[205\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[205] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[205] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[206\] " "Pin MATRIZ\[206\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[206] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[206] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[207\] " "Pin MATRIZ\[207\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[207] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[207] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[208\] " "Pin MATRIZ\[208\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[208] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[208] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[209\] " "Pin MATRIZ\[209\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[209] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[209] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[210\] " "Pin MATRIZ\[210\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[210] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[210] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[211\] " "Pin MATRIZ\[211\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[211] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[211] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[212\] " "Pin MATRIZ\[212\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[212] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[212] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[213\] " "Pin MATRIZ\[213\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[213] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[213] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[214\] " "Pin MATRIZ\[214\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[214] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[214] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[215\] " "Pin MATRIZ\[215\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[215] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[215] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[216\] " "Pin MATRIZ\[216\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[216] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[216] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[217\] " "Pin MATRIZ\[217\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[217] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[217] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[218\] " "Pin MATRIZ\[218\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[218] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[218] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[219\] " "Pin MATRIZ\[219\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[219] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[219] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[220\] " "Pin MATRIZ\[220\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[220] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[220] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[221\] " "Pin MATRIZ\[221\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[221] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[221] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[222\] " "Pin MATRIZ\[222\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[222] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[222] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[223\] " "Pin MATRIZ\[223\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[223] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[223] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[224\] " "Pin MATRIZ\[224\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[224] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[224] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[225\] " "Pin MATRIZ\[225\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[225] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[225] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[226\] " "Pin MATRIZ\[226\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[226] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[226] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[227\] " "Pin MATRIZ\[227\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[227] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[227] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[228\] " "Pin MATRIZ\[228\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[228] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[228] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[229\] " "Pin MATRIZ\[229\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[229] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[229] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[230\] " "Pin MATRIZ\[230\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[230] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[230] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[231\] " "Pin MATRIZ\[231\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[231] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[231] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[232\] " "Pin MATRIZ\[232\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[232] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[232] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[233\] " "Pin MATRIZ\[233\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[233] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[233] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[234\] " "Pin MATRIZ\[234\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[234] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[234] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[235\] " "Pin MATRIZ\[235\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[235] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[235] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[236\] " "Pin MATRIZ\[236\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[236] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[236] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[237\] " "Pin MATRIZ\[237\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[237] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[237] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[238\] " "Pin MATRIZ\[238\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[238] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[238] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[239\] " "Pin MATRIZ\[239\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[239] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[239] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[240\] " "Pin MATRIZ\[240\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[240] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[240] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[241\] " "Pin MATRIZ\[241\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[241] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[241] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[242\] " "Pin MATRIZ\[242\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[242] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[242] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[243\] " "Pin MATRIZ\[243\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[243] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[243] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[244\] " "Pin MATRIZ\[244\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[244] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[244] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[245\] " "Pin MATRIZ\[245\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[245] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[245] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[246\] " "Pin MATRIZ\[246\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[246] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[246] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[247\] " "Pin MATRIZ\[247\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[247] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[247] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[248\] " "Pin MATRIZ\[248\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[248] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[248] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[249\] " "Pin MATRIZ\[249\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[249] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[249] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[250\] " "Pin MATRIZ\[250\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[250] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[250] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[251\] " "Pin MATRIZ\[251\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[251] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[251] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[252\] " "Pin MATRIZ\[252\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[252] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[252] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[253\] " "Pin MATRIZ\[253\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[253] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[253] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[254\] " "Pin MATRIZ\[254\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[254] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[254] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[255\] " "Pin MATRIZ\[255\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[255] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[255] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[256\] " "Pin MATRIZ\[256\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[256] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[256] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[257\] " "Pin MATRIZ\[257\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[257] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[257] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[258\] " "Pin MATRIZ\[258\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[258] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[258] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[259\] " "Pin MATRIZ\[259\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[259] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[259] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[260\] " "Pin MATRIZ\[260\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[260] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[260] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[261\] " "Pin MATRIZ\[261\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[261] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[261] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[262\] " "Pin MATRIZ\[262\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[262] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[262] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[263\] " "Pin MATRIZ\[263\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[263] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[263] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[264\] " "Pin MATRIZ\[264\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[264] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[264] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[265\] " "Pin MATRIZ\[265\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[265] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[265] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[266\] " "Pin MATRIZ\[266\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[266] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[266] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[267\] " "Pin MATRIZ\[267\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[267] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[267] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[268\] " "Pin MATRIZ\[268\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[268] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[268] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[269\] " "Pin MATRIZ\[269\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[269] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[269] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[270\] " "Pin MATRIZ\[270\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[270] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[270] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[271\] " "Pin MATRIZ\[271\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[271] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[271] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[272\] " "Pin MATRIZ\[272\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[272] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[272] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[273\] " "Pin MATRIZ\[273\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[273] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[273] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[274\] " "Pin MATRIZ\[274\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[274] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[274] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[275\] " "Pin MATRIZ\[275\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[275] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[275] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[276\] " "Pin MATRIZ\[276\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[276] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[276] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[277\] " "Pin MATRIZ\[277\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[277] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[277] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[278\] " "Pin MATRIZ\[278\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[278] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[278] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[279\] " "Pin MATRIZ\[279\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[279] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[279] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[280\] " "Pin MATRIZ\[280\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[280] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[280] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[281\] " "Pin MATRIZ\[281\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[281] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[281] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[282\] " "Pin MATRIZ\[282\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[282] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[282] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[283\] " "Pin MATRIZ\[283\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[283] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[283] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[284\] " "Pin MATRIZ\[284\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[284] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[284] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[285\] " "Pin MATRIZ\[285\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[285] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[285] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[286\] " "Pin MATRIZ\[286\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[286] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[286] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[287\] " "Pin MATRIZ\[287\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[287] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[287] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[288\] " "Pin MATRIZ\[288\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[288] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[288] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[289\] " "Pin MATRIZ\[289\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[289] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[289] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[290\] " "Pin MATRIZ\[290\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[290] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[290] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[291\] " "Pin MATRIZ\[291\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[291] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[291] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[292\] " "Pin MATRIZ\[292\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[292] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[292] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[293\] " "Pin MATRIZ\[293\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[293] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[293] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[294\] " "Pin MATRIZ\[294\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[294] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[294] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[295\] " "Pin MATRIZ\[295\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[295] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[295] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[296\] " "Pin MATRIZ\[296\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[296] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[296] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[297\] " "Pin MATRIZ\[297\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[297] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[297] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[298\] " "Pin MATRIZ\[298\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[298] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[298] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[299\] " "Pin MATRIZ\[299\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[299] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[299] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[300\] " "Pin MATRIZ\[300\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[300] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[300] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[301\] " "Pin MATRIZ\[301\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[301] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[301] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[302\] " "Pin MATRIZ\[302\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[302] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[302] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[303\] " "Pin MATRIZ\[303\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[303] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[303] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[304\] " "Pin MATRIZ\[304\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[304] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[304] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[305\] " "Pin MATRIZ\[305\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[305] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[305] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[306\] " "Pin MATRIZ\[306\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[306] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[306] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[307\] " "Pin MATRIZ\[307\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[307] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[307] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[308\] " "Pin MATRIZ\[308\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[308] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[308] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[309\] " "Pin MATRIZ\[309\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[309] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[309] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[310\] " "Pin MATRIZ\[310\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[310] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[310] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[311\] " "Pin MATRIZ\[311\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[311] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[311] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[312\] " "Pin MATRIZ\[312\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[312] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[312] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[313\] " "Pin MATRIZ\[313\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[313] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[313] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[314\] " "Pin MATRIZ\[314\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[314] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[314] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[315\] " "Pin MATRIZ\[315\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[315] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[315] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[316\] " "Pin MATRIZ\[316\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[316] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[316] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[317\] " "Pin MATRIZ\[317\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[317] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[317] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[318\] " "Pin MATRIZ\[318\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[318] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[318] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[319\] " "Pin MATRIZ\[319\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[319] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[319] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[320\] " "Pin MATRIZ\[320\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[320] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[320] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[321\] " "Pin MATRIZ\[321\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[321] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[321] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[322\] " "Pin MATRIZ\[322\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[322] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[322] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[323\] " "Pin MATRIZ\[323\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[323] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[323] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[324\] " "Pin MATRIZ\[324\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[324] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[324] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[325\] " "Pin MATRIZ\[325\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[325] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[325] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[326\] " "Pin MATRIZ\[326\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[326] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[326] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[327\] " "Pin MATRIZ\[327\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[327] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[327] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[328\] " "Pin MATRIZ\[328\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[328] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[328] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[329\] " "Pin MATRIZ\[329\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[329] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[329] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[330\] " "Pin MATRIZ\[330\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[330] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[330] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[331\] " "Pin MATRIZ\[331\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[331] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[331] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[332\] " "Pin MATRIZ\[332\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[332] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[332] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[333\] " "Pin MATRIZ\[333\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[333] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[333] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[334\] " "Pin MATRIZ\[334\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[334] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[334] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[335\] " "Pin MATRIZ\[335\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[335] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[335] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[336\] " "Pin MATRIZ\[336\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[336] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[336] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[337\] " "Pin MATRIZ\[337\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[337] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[337] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[338\] " "Pin MATRIZ\[338\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[338] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[338] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[339\] " "Pin MATRIZ\[339\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[339] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[339] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[340\] " "Pin MATRIZ\[340\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[340] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[340] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[341\] " "Pin MATRIZ\[341\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[341] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[341] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[342\] " "Pin MATRIZ\[342\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[342] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[342] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[343\] " "Pin MATRIZ\[343\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[343] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[343] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[344\] " "Pin MATRIZ\[344\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[344] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[344] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[345\] " "Pin MATRIZ\[345\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[345] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[345] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[346\] " "Pin MATRIZ\[346\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[346] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[346] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[347\] " "Pin MATRIZ\[347\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[347] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[347] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[348\] " "Pin MATRIZ\[348\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[348] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[348] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[349\] " "Pin MATRIZ\[349\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[349] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[349] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[350\] " "Pin MATRIZ\[350\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[350] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[350] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[351\] " "Pin MATRIZ\[351\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[351] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[351] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[352\] " "Pin MATRIZ\[352\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[352] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[352] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[353\] " "Pin MATRIZ\[353\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[353] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[353] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[354\] " "Pin MATRIZ\[354\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[354] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[354] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[355\] " "Pin MATRIZ\[355\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[355] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[355] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[356\] " "Pin MATRIZ\[356\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[356] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[356] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[357\] " "Pin MATRIZ\[357\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[357] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[357] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[358\] " "Pin MATRIZ\[358\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[358] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[358] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[359\] " "Pin MATRIZ\[359\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[359] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[359] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[360\] " "Pin MATRIZ\[360\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[360] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[360] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[361\] " "Pin MATRIZ\[361\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[361] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[361] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[362\] " "Pin MATRIZ\[362\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[362] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[362] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[363\] " "Pin MATRIZ\[363\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[363] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[363] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[364\] " "Pin MATRIZ\[364\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[364] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[364] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[365\] " "Pin MATRIZ\[365\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[365] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[365] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[366\] " "Pin MATRIZ\[366\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[366] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[366] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[367\] " "Pin MATRIZ\[367\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[367] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[367] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[368\] " "Pin MATRIZ\[368\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[368] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[368] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[369\] " "Pin MATRIZ\[369\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[369] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[369] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[370\] " "Pin MATRIZ\[370\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[370] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[370] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[371\] " "Pin MATRIZ\[371\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[371] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[371] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[372\] " "Pin MATRIZ\[372\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[372] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[372] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[373\] " "Pin MATRIZ\[373\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[373] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[373] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[374\] " "Pin MATRIZ\[374\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[374] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[374] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[375\] " "Pin MATRIZ\[375\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[375] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[375] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[376\] " "Pin MATRIZ\[376\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[376] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[376] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[377\] " "Pin MATRIZ\[377\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[377] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[377] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[378\] " "Pin MATRIZ\[378\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[378] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[378] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[379\] " "Pin MATRIZ\[379\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[379] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[379] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[380\] " "Pin MATRIZ\[380\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[380] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[380] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[381\] " "Pin MATRIZ\[381\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[381] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[381] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[382\] " "Pin MATRIZ\[382\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[382] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[382] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MATRIZ\[383\] " "Pin MATRIZ\[383\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MATRIZ[383] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[383] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v2\[0\] " "Pin v2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { v2[0] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { v2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v2\[1\] " "Pin v2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { v2[1] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { v2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v1\[0\] " "Pin v1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { v1[0] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { v1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v1\[1\] " "Pin v1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { v1[1] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { v1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SC1\[2\] " "Pin SC1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SC1[2] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SC1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SC1\[1\] " "Pin SC1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SC1[1] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SC1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SC1\[0\] " "Pin SC1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SC1[0] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SC1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INICIO " "Pin INICIO not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INICIO } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INICIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SC2\[2\] " "Pin SC2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SC2[2] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SC2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SC2\[0\] " "Pin SC2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SC2[0] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SC2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SC2\[1\] " "Pin SC2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SC2[1] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SC2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MINV " "Pin MINV not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MINV } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MINV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TURNO " "Pin TURNO not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TURNO } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TURNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EMPATE " "Pin EMPATE not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EMPATE } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMPATE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VF " "Pin VF not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VF } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VICTORIA " "Pin VICTORIA not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VICTORIA } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VICTORIA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POSICION\[1\] " "Pin POSICION\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { POSICION[1] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POSICION[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POSICION\[2\] " "Pin POSICION\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { POSICION[2] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POSICION[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POSICION\[0\] " "Pin POSICION\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { POSICION[0] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POSICION[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MV " "Pin MV not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MV } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POSICION\[3\] " "Pin POSICION\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { POSICION[3] } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POSICION[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762620950380 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1762620950380 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "TimeQuest Timing Analyzer is analyzing 45 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1762620951056 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Colores.sdc " "Synopsys Design Constraints File file not found: 'Colores.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1762620951057 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1762620951057 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1762620951064 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1762620951064 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1762620951065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node CLK~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1762620951105 ""}  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 1765 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762620951105 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "INICIO~input (placed in PIN V15 (CLKIO12, DIFFCLK_7p, REFCLK2p)) " "Automatically promoted node INICIO~input (placed in PIN V15 (CLKIO12, DIFFCLK_7p, REFCLK2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1762620951106 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MATRIZ\[0\]~reg0 " "Destination node MATRIZ\[0\]~reg0" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[0]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762620951106 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MATRIZ\[1\]~reg0 " "Destination node MATRIZ\[1\]~reg0" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[1]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762620951106 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MATRIZ\[2\]~reg0 " "Destination node MATRIZ\[2\]~reg0" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[2]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762620951106 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MATRIZ\[3\]~reg0 " "Destination node MATRIZ\[3\]~reg0" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[3]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762620951106 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MATRIZ\[4\]~reg0 " "Destination node MATRIZ\[4\]~reg0" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[4]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762620951106 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MATRIZ\[5\]~reg0 " "Destination node MATRIZ\[5\]~reg0" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[5]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762620951106 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MATRIZ\[6\]~reg0 " "Destination node MATRIZ\[6\]~reg0" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[6]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762620951106 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MATRIZ\[7\]~reg0 " "Destination node MATRIZ\[7\]~reg0" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[7]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762620951106 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MATRIZ\[8\]~reg0 " "Destination node MATRIZ\[8\]~reg0" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[8]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762620951106 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MATRIZ\[9\]~reg0 " "Destination node MATRIZ\[9\]~reg0" {  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MATRIZ[9]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762620951106 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1762620951106 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1762620951106 ""}  } { { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INICIO~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 1759 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762620951106 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1762620951863 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762620951865 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762620951865 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762620951867 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762620951869 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1762620951871 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1762620951871 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1762620951872 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1762620951909 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1762620951911 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1762620951911 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "452 unused 2.5V 16 436 0 " "Number of I/O pins in group: 452 (unused VREF, 2.5V VCCIO, 16 input, 436 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1762620951921 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1762620951921 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1762620951921 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762620951922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762620951922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762620951922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762620951922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762620951922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 82 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762620951922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762620951922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762620951922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 80 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762620951922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762620951922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762620951922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762620951922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762620951922 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1762620951922 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1762620951922 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762620952284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1762620957956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762620958256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1762620958264 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1762620974048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762620974048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1762620974860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X59_Y11 X69_Y22 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X59_Y11 to location X69_Y22" {  } { { "loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X59_Y11 to location X69_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X59_Y11 to location X69_Y22"} 59 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1762620978434 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1762620978434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762620981987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1762620981988 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1762620981988 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1762620982028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762620982103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762620982761 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762620982816 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762620983668 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762620984413 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INICIO 2.5 V V15 " "Pin INICIO uses I/O standard 2.5 V at V15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INICIO } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INICIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1762620985560 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 2.5 V W15 " "Pin CLK uses I/O standard 2.5 V at W15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "Colores.vhd" "" { Text "C:/Facultad/FPGA/TATETI/Colores/Colores.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Facultad/FPGA/TATETI/Colores/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1762620985560 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1762620985560 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Facultad/FPGA/TATETI/Colores/output_files/Colores.fit.smsg " "Generated suppressed messages file C:/Facultad/FPGA/TATETI/Colores/output_files/Colores.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1762620985803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5223 " "Peak virtual memory: 5223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762620986322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 08 13:56:26 2025 " "Processing ended: Sat Nov 08 13:56:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762620986322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762620986322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762620986322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1762620986322 ""}
