{
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port CS -pg 1 -y 420 -defaultsOSRD
preplace port LED1 -pg 1 -y 480 -defaultsOSRD
preplace port CONVST -pg 1 -y 400 -defaultsOSRD
preplace port BTN1 -pg 1 -y 190 -defaultsOSRD
preplace port sys_clock -pg 1 -y 330 -defaultsOSRD
preplace port RD -pg 1 -y 440 -defaultsOSRD
preplace port usb_uart -pg 1 -y 40 -defaultsOSRD
preplace port EOC -pg 1 -y 410 -defaultsOSRD
preplace port cellular_ram -pg 1 -y 20 -defaultsOSRD
preplace port reset -pg 1 -y 250 -defaultsOSRD
preplace portBus A -pg 1 -y 460 -defaultsOSRD
preplace portBus DB -pg 1 -y 390 -defaultsOSRD
preplace inst axis_clock_converter_0 -pg 1 -lvl 4 -y 220 -defaultsOSRD
preplace inst mdm_0 -pg 1 -lvl 1 -y 90 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 4 -y 730 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 2 -y 90 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -y 290 -defaultsOSRD
preplace inst FPGA_ADC_interface_0 -pg 1 -lvl 3 -y 470 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 320 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 3 -y 100 -defaultsOSRD
preplace netloc FPGA_ADC_interface_0_A 1 3 2 1160J 460 NJ
preplace netloc FPGA_ADC_interface_0_CONVST 1 3 2 1130J 400 NJ
preplace netloc FPGA_ADC_interface_0_LAST 1 3 1 1100
preplace netloc FPGA_ADC_interface_0_DATA 1 3 1 1090
preplace netloc microblaze_0_ilmb_1 1 2 1 N
preplace netloc FPGA_ADC_interface_0_VALID 1 3 1 1080
preplace netloc sys_clock_1 1 0 1 NJ
preplace netloc FPGA_ADC_interface_0_RD 1 3 2 1180J 440 NJ
preplace netloc FPGA_ADC_interface_0_DONE 1 3 2 1150J 480 NJ
preplace netloc BTN1_1 1 0 4 NJ 190 NJ 190 760 640 1070
preplace netloc FPGA_ADC_interface_0_RESET_OUT 1 3 1 1140
preplace netloc FPGA_ADC_interface_0_CLK_2MHZ 1 3 1 1170
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 1 740
preplace netloc FPGA_ADC_interface_0_CS 1 3 2 1120J 420 NJ
preplace netloc clk_wiz_1_clk_out1 1 1 3 190 180 730 180 1070
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 1 2 210 390 730
preplace netloc clk_wiz_1_locked 1 1 1 200
preplace netloc clk_wiz_1_clk_out2 1 1 2 180J 400 750
preplace netloc microblaze_0_dlmb_1 1 2 1 N
preplace netloc axis_clock_converter_0_s_axis_tready 1 3 1 1110
preplace netloc Net 1 0 2 -40 240 200J
preplace netloc microblaze_0_debug 1 1 1 N
preplace netloc rst_clk_wiz_1_100M_peripheral_reset 1 2 2 740 670 N
preplace netloc mdm_1_debug_sys_rst 1 1 1 180
preplace netloc FPGA_ADC_interface_0_Data_axi_stream 1 3 1 1060
preplace netloc DB_1 1 0 3 -40J 430 NJ 430 NJ
preplace netloc EOC_1 1 0 4 NJ 410 NJ 410 730 650 N
levelinfo -pg 1 -60 70 490 920 1320 1500 -top 0 -bot 890
"
}
{
   "da_axi4_cnt":"4",
   "da_board_cnt":"4",
   "da_clkrst_cnt":"37",
   "da_mb_cnt":"1"
}
