module four_bit_countr(clk,rstn,out);
input clk,rstn;
output [3:0]out;
reg [3:0] out;
 always @ (posedge clk)
 begin
 if (! rstn)
 out <= 0;
 else
 out <= out+1;
 end
endmodule
