strict digraph "compose( ,  )" {
	node [label="\N"];
	"25:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f55565bd6d0>",
		clk_sens=True,
		fillcolor=gold,
		label="25:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['r_next']"];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f55565b1550>",
		fillcolor=turquoise,
		label="25:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55565bdd10>]",
		style=filled,
		typ=Block];
	"25:AL" -> "25:BL"	[cond="[]",
		lineno=None];
	"Leaf_25:AL"	[def_var="['r_reg']",
		label="Leaf_25:AL"];
	"16:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f555654ecd0>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="16:AS
feedback_value = r_reg[2] ^ r_reg[4];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg']"];
	"Leaf_25:AL" -> "16:AS";
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f55565a3d10>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="15:AS
r_next = (reset)? 5'b1 : r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['reset', 'r_reg']"];
	"Leaf_25:AL" -> "15:AS";
	"17:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f55565b1450>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="17:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_25:AL" -> "17:AS";
	"25:BL" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
	"15:AS" -> "25:AL";
}
