# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do EightMultiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204 {C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/OneBitFullAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:16 on Feb 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204" C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/OneBitFullAdder.v 
# -- Compiling module OneBitFullAdder
# 
# Top level modules:
# 	OneBitFullAdder
# End time: 19:07:16 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204 {C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:16 on Feb 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204" C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v 
# -- Compiling module ArrayCell
# 
# Top level modules:
# 	ArrayCell
# End time: 19:07:16 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204 {C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:16 on Feb 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204" C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow.v 
# -- Compiling module ArrayRow
# 
# Top level modules:
# 	ArrayRow
# End time: 19:07:16 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204 {C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/EightMultiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:17 on Feb 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204" C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/EightMultiplier.v 
# -- Compiling module EightMultiplier
# 
# Top level modules:
# 	EightMultiplier
# End time: 19:07:17 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204 {C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/EightMultiplier_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:17 on Feb 25,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204" C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/EightMultiplier_tb.v 
# -- Compiling module EightMultiplier_tb
# 
# Top level modules:
# 	EightMultiplier_tb
# End time: 19:07:17 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  EightMultiplier_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" EightMultiplier_tb 
# Start time: 19:07:17 on Feb 25,2020
# Loading work.EightMultiplier_tb
# Loading work.EightMultiplier
# Loading work.ArrayRow
# Loading work.ArrayCell
# Loading work.OneBitFullAdder
# ** Warning: (vsim-3015) C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow.v(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /EightMultiplier_tb/dut/r0/c0 File: C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v
# ** Warning: (vsim-3015) C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow.v(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /EightMultiplier_tb/dut/r1/c0 File: C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v
# ** Warning: (vsim-3015) C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow.v(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /EightMultiplier_tb/dut/r2/c0 File: C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v
# ** Warning: (vsim-3015) C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow.v(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /EightMultiplier_tb/dut/r3/c0 File: C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v
# ** Warning: (vsim-3015) C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow.v(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /EightMultiplier_tb/dut/r4/c0 File: C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v
# ** Warning: (vsim-3015) C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow.v(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /EightMultiplier_tb/dut/r5/c0 File: C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v
# ** Warning: (vsim-3015) C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayRow.v(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /EightMultiplier_tb/dut/r6/c0 File: C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/ArrayCell.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/EightMultiplier_tb.v(37)
#    Time: 1010 ns  Iteration: 0  Instance: /EightMultiplier_tb
# Break in Module EightMultiplier_tb at C:/Users/x1418/Desktop/XJEL2665_Tasks_Quartus/Task_204/EightMultiplier_tb.v line 37
# End time: 19:19:36 on Feb 25,2020, Elapsed time: 0:12:19
# Errors: 0, Warnings: 7
