#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001e2f72a0250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001e2f7317e00_0 .net "PC", 31 0, v000001e2f72dba20_0;  1 drivers
v000001e2f7317ea0_0 .var "clk", 0 0;
v000001e2f7317f40_0 .net "clkout", 0 0, L_000001e2f73191d0;  1 drivers
v000001e2f7318260_0 .net "cycles_consumed", 31 0, v000001e2f73175e0_0;  1 drivers
v000001e2f7317fe0_0 .var "rst", 0 0;
S_000001e2f72a0570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001e2f72a0250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001e2f72b5930 .param/l "RType" 0 4 2, C4<000000>;
P_000001e2f72b5968 .param/l "add" 0 4 5, C4<100000>;
P_000001e2f72b59a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e2f72b59d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001e2f72b5a10 .param/l "and_" 0 4 5, C4<100100>;
P_000001e2f72b5a48 .param/l "andi" 0 4 8, C4<001100>;
P_000001e2f72b5a80 .param/l "beq" 0 4 10, C4<000100>;
P_000001e2f72b5ab8 .param/l "bne" 0 4 10, C4<000101>;
P_000001e2f72b5af0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e2f72b5b28 .param/l "j" 0 4 12, C4<000010>;
P_000001e2f72b5b60 .param/l "jal" 0 4 12, C4<000011>;
P_000001e2f72b5b98 .param/l "jr" 0 4 6, C4<001000>;
P_000001e2f72b5bd0 .param/l "lw" 0 4 8, C4<100011>;
P_000001e2f72b5c08 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e2f72b5c40 .param/l "or_" 0 4 5, C4<100101>;
P_000001e2f72b5c78 .param/l "ori" 0 4 8, C4<001101>;
P_000001e2f72b5cb0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e2f72b5ce8 .param/l "sll" 0 4 6, C4<000000>;
P_000001e2f72b5d20 .param/l "slt" 0 4 5, C4<101010>;
P_000001e2f72b5d58 .param/l "slti" 0 4 8, C4<101010>;
P_000001e2f72b5d90 .param/l "srl" 0 4 6, C4<000010>;
P_000001e2f72b5dc8 .param/l "sub" 0 4 5, C4<100010>;
P_000001e2f72b5e00 .param/l "subu" 0 4 5, C4<100011>;
P_000001e2f72b5e38 .param/l "sw" 0 4 8, C4<101011>;
P_000001e2f72b5e70 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e2f72b5ea8 .param/l "xori" 0 4 8, C4<001110>;
L_000001e2f7318c90 .functor NOT 1, v000001e2f7317fe0_0, C4<0>, C4<0>, C4<0>;
L_000001e2f7319160 .functor NOT 1, v000001e2f7317fe0_0, C4<0>, C4<0>, C4<0>;
L_000001e2f7319b00 .functor NOT 1, v000001e2f7317fe0_0, C4<0>, C4<0>, C4<0>;
L_000001e2f7318fa0 .functor NOT 1, v000001e2f7317fe0_0, C4<0>, C4<0>, C4<0>;
L_000001e2f7318e50 .functor NOT 1, v000001e2f7317fe0_0, C4<0>, C4<0>, C4<0>;
L_000001e2f7319550 .functor NOT 1, v000001e2f7317fe0_0, C4<0>, C4<0>, C4<0>;
L_000001e2f7318f30 .functor NOT 1, v000001e2f7317fe0_0, C4<0>, C4<0>, C4<0>;
L_000001e2f73197f0 .functor NOT 1, v000001e2f7317fe0_0, C4<0>, C4<0>, C4<0>;
L_000001e2f73191d0 .functor OR 1, v000001e2f7317ea0_0, v000001e2f72a7be0_0, C4<0>, C4<0>;
L_000001e2f7319b70 .functor OR 1, L_000001e2f7362e30, L_000001e2f73630b0, C4<0>, C4<0>;
L_000001e2f7319010 .functor AND 1, L_000001e2f7363b50, L_000001e2f7362390, C4<1>, C4<1>;
L_000001e2f73195c0 .functor NOT 1, v000001e2f7317fe0_0, C4<0>, C4<0>, C4<0>;
L_000001e2f7318d70 .functor OR 1, L_000001e2f7363290, L_000001e2f7362070, C4<0>, C4<0>;
L_000001e2f7319390 .functor OR 1, L_000001e2f7318d70, L_000001e2f7361f30, C4<0>, C4<0>;
L_000001e2f7318ec0 .functor OR 1, L_000001e2f7361fd0, L_000001e2f73741d0, C4<0>, C4<0>;
L_000001e2f7319630 .functor AND 1, L_000001e2f7363ab0, L_000001e2f7318ec0, C4<1>, C4<1>;
L_000001e2f73196a0 .functor OR 1, L_000001e2f7374950, L_000001e2f73749f0, C4<0>, C4<0>;
L_000001e2f7319080 .functor AND 1, L_000001e2f73746d0, L_000001e2f73196a0, C4<1>, C4<1>;
L_000001e2f7319860 .functor NOT 1, L_000001e2f73191d0, C4<0>, C4<0>, C4<0>;
v000001e2f72da260_0 .net "ALUOp", 3 0, v000001e2f72a85e0_0;  1 drivers
v000001e2f72dbb60_0 .net "ALUResult", 31 0, v000001e2f72db840_0;  1 drivers
v000001e2f72dbd40_0 .net "ALUSrc", 0 0, v000001e2f72a7780_0;  1 drivers
v000001e2f72dc090_0 .net "ALUin2", 31 0, L_000001e2f7374e50;  1 drivers
v000001e2f72dc450_0 .net "MemReadEn", 0 0, v000001e2f72a8680_0;  1 drivers
v000001e2f72dcd10_0 .net "MemWriteEn", 0 0, v000001e2f72a7dc0_0;  1 drivers
v000001e2f72dcdb0_0 .net "MemtoReg", 0 0, v000001e2f72a8180_0;  1 drivers
v000001e2f72dd5d0_0 .net "PC", 31 0, v000001e2f72dba20_0;  alias, 1 drivers
v000001e2f72dd850_0 .net "PCPlus1", 31 0, L_000001e2f7362b10;  1 drivers
v000001e2f72dd0d0_0 .net "PCsrc", 0 0, v000001e2f72dada0_0;  1 drivers
v000001e2f72dc9f0_0 .net "RegDst", 0 0, v000001e2f72a7fa0_0;  1 drivers
v000001e2f72dcf90_0 .net "RegWriteEn", 0 0, v000001e2f72a7f00_0;  1 drivers
v000001e2f72dd8f0_0 .net "WriteRegister", 4 0, L_000001e2f7363150;  1 drivers
v000001e2f72dcb30_0 .net *"_ivl_0", 0 0, L_000001e2f7318c90;  1 drivers
L_000001e2f7319ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e2f72dd3f0_0 .net/2u *"_ivl_10", 4 0, L_000001e2f7319ca0;  1 drivers
L_000001e2f731a090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f72dcbd0_0 .net *"_ivl_101", 15 0, L_000001e2f731a090;  1 drivers
v000001e2f72dca90_0 .net *"_ivl_102", 31 0, L_000001e2f7362ed0;  1 drivers
L_000001e2f731a0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f72dce50_0 .net *"_ivl_105", 25 0, L_000001e2f731a0d8;  1 drivers
L_000001e2f731a120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f72dc630_0 .net/2u *"_ivl_106", 31 0, L_000001e2f731a120;  1 drivers
v000001e2f72ddd50_0 .net *"_ivl_108", 0 0, L_000001e2f7363b50;  1 drivers
L_000001e2f731a168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001e2f72dcc70_0 .net/2u *"_ivl_110", 5 0, L_000001e2f731a168;  1 drivers
v000001e2f72dd490_0 .net *"_ivl_112", 0 0, L_000001e2f7362390;  1 drivers
v000001e2f72dc310_0 .net *"_ivl_115", 0 0, L_000001e2f7319010;  1 drivers
v000001e2f72dd670_0 .net *"_ivl_116", 47 0, L_000001e2f73627f0;  1 drivers
L_000001e2f731a1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f72dc770_0 .net *"_ivl_119", 15 0, L_000001e2f731a1b0;  1 drivers
L_000001e2f7319ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e2f72dc590_0 .net/2u *"_ivl_12", 5 0, L_000001e2f7319ce8;  1 drivers
v000001e2f72dc3b0_0 .net *"_ivl_120", 47 0, L_000001e2f7362110;  1 drivers
L_000001e2f731a1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f72dc950_0 .net *"_ivl_123", 15 0, L_000001e2f731a1f8;  1 drivers
v000001e2f72dd030_0 .net *"_ivl_125", 0 0, L_000001e2f7362cf0;  1 drivers
v000001e2f72dcef0_0 .net *"_ivl_126", 31 0, L_000001e2f7362570;  1 drivers
v000001e2f72dc6d0_0 .net *"_ivl_128", 47 0, L_000001e2f7363650;  1 drivers
v000001e2f72dc810_0 .net *"_ivl_130", 47 0, L_000001e2f73624d0;  1 drivers
v000001e2f72dc8b0_0 .net *"_ivl_132", 47 0, L_000001e2f7362f70;  1 drivers
v000001e2f72ddb70_0 .net *"_ivl_134", 47 0, L_000001e2f7362890;  1 drivers
v000001e2f72dc4f0_0 .net *"_ivl_14", 0 0, L_000001e2f7318300;  1 drivers
v000001e2f72dd170_0 .net *"_ivl_140", 0 0, L_000001e2f73195c0;  1 drivers
L_000001e2f731a288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f72dd210_0 .net/2u *"_ivl_142", 31 0, L_000001e2f731a288;  1 drivers
L_000001e2f731a360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001e2f72dd710_0 .net/2u *"_ivl_146", 5 0, L_000001e2f731a360;  1 drivers
v000001e2f72dd2b0_0 .net *"_ivl_148", 0 0, L_000001e2f7363290;  1 drivers
L_000001e2f731a3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001e2f72dd350_0 .net/2u *"_ivl_150", 5 0, L_000001e2f731a3a8;  1 drivers
v000001e2f72dd530_0 .net *"_ivl_152", 0 0, L_000001e2f7362070;  1 drivers
v000001e2f72dd7b0_0 .net *"_ivl_155", 0 0, L_000001e2f7318d70;  1 drivers
L_000001e2f731a3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001e2f72dd990_0 .net/2u *"_ivl_156", 5 0, L_000001e2f731a3f0;  1 drivers
v000001e2f72dda30_0 .net *"_ivl_158", 0 0, L_000001e2f7361f30;  1 drivers
L_000001e2f7319d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e2f72ddad0_0 .net/2u *"_ivl_16", 4 0, L_000001e2f7319d30;  1 drivers
v000001e2f72dbff0_0 .net *"_ivl_161", 0 0, L_000001e2f7319390;  1 drivers
L_000001e2f731a438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f72ddc10_0 .net/2u *"_ivl_162", 15 0, L_000001e2f731a438;  1 drivers
v000001e2f72ddcb0_0 .net *"_ivl_164", 31 0, L_000001e2f7363330;  1 drivers
v000001e2f72dc130_0 .net *"_ivl_167", 0 0, L_000001e2f7363510;  1 drivers
v000001e2f72dddf0_0 .net *"_ivl_168", 15 0, L_000001e2f73635b0;  1 drivers
v000001e2f72dde90_0 .net *"_ivl_170", 31 0, L_000001e2f7363830;  1 drivers
v000001e2f72dc1d0_0 .net *"_ivl_174", 31 0, L_000001e2f7363a10;  1 drivers
L_000001e2f731a480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f72dc270_0 .net *"_ivl_177", 25 0, L_000001e2f731a480;  1 drivers
L_000001e2f731a4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f7315530_0 .net/2u *"_ivl_178", 31 0, L_000001e2f731a4c8;  1 drivers
v000001e2f7314f90_0 .net *"_ivl_180", 0 0, L_000001e2f7363ab0;  1 drivers
L_000001e2f731a510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e2f73155d0_0 .net/2u *"_ivl_182", 5 0, L_000001e2f731a510;  1 drivers
v000001e2f7316b10_0 .net *"_ivl_184", 0 0, L_000001e2f7361fd0;  1 drivers
L_000001e2f731a558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e2f7314c70_0 .net/2u *"_ivl_186", 5 0, L_000001e2f731a558;  1 drivers
v000001e2f7315d50_0 .net *"_ivl_188", 0 0, L_000001e2f73741d0;  1 drivers
v000001e2f7315850_0 .net *"_ivl_19", 4 0, L_000001e2f7318440;  1 drivers
v000001e2f7315670_0 .net *"_ivl_191", 0 0, L_000001e2f7318ec0;  1 drivers
v000001e2f73169d0_0 .net *"_ivl_193", 0 0, L_000001e2f7319630;  1 drivers
L_000001e2f731a5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e2f7314ef0_0 .net/2u *"_ivl_194", 5 0, L_000001e2f731a5a0;  1 drivers
v000001e2f7316610_0 .net *"_ivl_196", 0 0, L_000001e2f7375ad0;  1 drivers
L_000001e2f731a5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2f7315a30_0 .net/2u *"_ivl_198", 31 0, L_000001e2f731a5e8;  1 drivers
L_000001e2f7319c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e2f7315f30_0 .net/2u *"_ivl_2", 5 0, L_000001e2f7319c58;  1 drivers
v000001e2f73161b0_0 .net *"_ivl_20", 4 0, L_000001e2f7318b20;  1 drivers
v000001e2f7315df0_0 .net *"_ivl_200", 31 0, L_000001e2f7374810;  1 drivers
v000001e2f7316a70_0 .net *"_ivl_204", 31 0, L_000001e2f73748b0;  1 drivers
L_000001e2f731a630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f7315e90_0 .net *"_ivl_207", 25 0, L_000001e2f731a630;  1 drivers
L_000001e2f731a678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f7315030_0 .net/2u *"_ivl_208", 31 0, L_000001e2f731a678;  1 drivers
v000001e2f7315ad0_0 .net *"_ivl_210", 0 0, L_000001e2f73746d0;  1 drivers
L_000001e2f731a6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e2f73162f0_0 .net/2u *"_ivl_212", 5 0, L_000001e2f731a6c0;  1 drivers
v000001e2f7316570_0 .net *"_ivl_214", 0 0, L_000001e2f7374950;  1 drivers
L_000001e2f731a708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e2f7315b70_0 .net/2u *"_ivl_216", 5 0, L_000001e2f731a708;  1 drivers
v000001e2f73164d0_0 .net *"_ivl_218", 0 0, L_000001e2f73749f0;  1 drivers
v000001e2f73150d0_0 .net *"_ivl_221", 0 0, L_000001e2f73196a0;  1 drivers
v000001e2f7316430_0 .net *"_ivl_223", 0 0, L_000001e2f7319080;  1 drivers
L_000001e2f731a750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e2f73166b0_0 .net/2u *"_ivl_224", 5 0, L_000001e2f731a750;  1 drivers
v000001e2f7315fd0_0 .net *"_ivl_226", 0 0, L_000001e2f73744f0;  1 drivers
v000001e2f7316110_0 .net *"_ivl_228", 31 0, L_000001e2f7374a90;  1 drivers
v000001e2f73158f0_0 .net *"_ivl_24", 0 0, L_000001e2f7319b00;  1 drivers
L_000001e2f7319d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e2f7315710_0 .net/2u *"_ivl_26", 4 0, L_000001e2f7319d78;  1 drivers
v000001e2f73157b0_0 .net *"_ivl_29", 4 0, L_000001e2f7317220;  1 drivers
v000001e2f7316070_0 .net *"_ivl_32", 0 0, L_000001e2f7318fa0;  1 drivers
L_000001e2f7319dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e2f7316250_0 .net/2u *"_ivl_34", 4 0, L_000001e2f7319dc0;  1 drivers
v000001e2f7315990_0 .net *"_ivl_37", 4 0, L_000001e2f7317180;  1 drivers
v000001e2f7316390_0 .net *"_ivl_40", 0 0, L_000001e2f7318e50;  1 drivers
L_000001e2f7319e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f7315c10_0 .net/2u *"_ivl_42", 15 0, L_000001e2f7319e08;  1 drivers
v000001e2f7315cb0_0 .net *"_ivl_45", 15 0, L_000001e2f7362250;  1 drivers
v000001e2f7316750_0 .net *"_ivl_48", 0 0, L_000001e2f7319550;  1 drivers
v000001e2f7314d10_0 .net *"_ivl_5", 5 0, L_000001e2f7318080;  1 drivers
L_000001e2f7319e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f73167f0_0 .net/2u *"_ivl_50", 36 0, L_000001e2f7319e50;  1 drivers
L_000001e2f7319e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f73152b0_0 .net/2u *"_ivl_52", 31 0, L_000001e2f7319e98;  1 drivers
v000001e2f7315170_0 .net *"_ivl_55", 4 0, L_000001e2f7362610;  1 drivers
v000001e2f7316890_0 .net *"_ivl_56", 36 0, L_000001e2f7362bb0;  1 drivers
v000001e2f7316930_0 .net *"_ivl_58", 36 0, L_000001e2f7362c50;  1 drivers
v000001e2f7315210_0 .net *"_ivl_62", 0 0, L_000001e2f7318f30;  1 drivers
L_000001e2f7319ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e2f7314db0_0 .net/2u *"_ivl_64", 5 0, L_000001e2f7319ee0;  1 drivers
v000001e2f7315350_0 .net *"_ivl_67", 5 0, L_000001e2f7362930;  1 drivers
v000001e2f73153f0_0 .net *"_ivl_70", 0 0, L_000001e2f73197f0;  1 drivers
L_000001e2f7319f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f7314e50_0 .net/2u *"_ivl_72", 57 0, L_000001e2f7319f28;  1 drivers
L_000001e2f7319f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f7315490_0 .net/2u *"_ivl_74", 31 0, L_000001e2f7319f70;  1 drivers
v000001e2f7318760_0 .net *"_ivl_77", 25 0, L_000001e2f7362430;  1 drivers
v000001e2f7316d20_0 .net *"_ivl_78", 57 0, L_000001e2f7361cb0;  1 drivers
v000001e2f7316dc0_0 .net *"_ivl_8", 0 0, L_000001e2f7319160;  1 drivers
v000001e2f7317b80_0 .net *"_ivl_80", 57 0, L_000001e2f73626b0;  1 drivers
L_000001e2f7319fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2f7317400_0 .net/2u *"_ivl_84", 31 0, L_000001e2f7319fb8;  1 drivers
L_000001e2f731a000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e2f7317360_0 .net/2u *"_ivl_88", 5 0, L_000001e2f731a000;  1 drivers
v000001e2f7316c80_0 .net *"_ivl_90", 0 0, L_000001e2f7362e30;  1 drivers
L_000001e2f731a048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e2f7317680_0 .net/2u *"_ivl_92", 5 0, L_000001e2f731a048;  1 drivers
v000001e2f7316e60_0 .net *"_ivl_94", 0 0, L_000001e2f73630b0;  1 drivers
v000001e2f73174a0_0 .net *"_ivl_97", 0 0, L_000001e2f7319b70;  1 drivers
v000001e2f7317860_0 .net *"_ivl_98", 47 0, L_000001e2f7363970;  1 drivers
v000001e2f7317900_0 .net "adderResult", 31 0, L_000001e2f7361e90;  1 drivers
v000001e2f7318800_0 .net "address", 31 0, L_000001e2f7362750;  1 drivers
v000001e2f7317540_0 .net "clk", 0 0, L_000001e2f73191d0;  alias, 1 drivers
v000001e2f73175e0_0 .var "cycles_consumed", 31 0;
v000001e2f7317720_0 .net "extImm", 31 0, L_000001e2f73638d0;  1 drivers
v000001e2f73177c0_0 .net "funct", 5 0, L_000001e2f73622f0;  1 drivers
v000001e2f73172c0_0 .net "hlt", 0 0, v000001e2f72a7be0_0;  1 drivers
v000001e2f7318580_0 .net "imm", 15 0, L_000001e2f73621b0;  1 drivers
v000001e2f73179a0_0 .net "immediate", 31 0, L_000001e2f7374db0;  1 drivers
v000001e2f73188a0_0 .net "input_clk", 0 0, v000001e2f7317ea0_0;  1 drivers
v000001e2f7317ae0_0 .net "instruction", 31 0, L_000001e2f7361df0;  1 drivers
v000001e2f73181c0_0 .net "memoryReadData", 31 0, v000001e2f72db480_0;  1 drivers
v000001e2f73170e0_0 .net "nextPC", 31 0, L_000001e2f73636f0;  1 drivers
v000001e2f7317a40_0 .net "opcode", 5 0, L_000001e2f7318120;  1 drivers
v000001e2f73184e0_0 .net "rd", 4 0, L_000001e2f7316fa0;  1 drivers
v000001e2f7318620_0 .net "readData1", 31 0, L_000001e2f7318de0;  1 drivers
v000001e2f73183a0_0 .net "readData1_w", 31 0, L_000001e2f7374270;  1 drivers
v000001e2f7317c20_0 .net "readData2", 31 0, L_000001e2f73192b0;  1 drivers
v000001e2f7317cc0_0 .net "rs", 4 0, L_000001e2f7318a80;  1 drivers
v000001e2f7317040_0 .net "rst", 0 0, v000001e2f7317fe0_0;  1 drivers
v000001e2f7318940_0 .net "rt", 4 0, L_000001e2f7361d50;  1 drivers
v000001e2f7317d60_0 .net "shamt", 31 0, L_000001e2f73633d0;  1 drivers
v000001e2f73186c0_0 .net "wire_instruction", 31 0, L_000001e2f7319240;  1 drivers
v000001e2f73189e0_0 .net "writeData", 31 0, L_000001e2f7374b30;  1 drivers
v000001e2f7316f00_0 .net "zero", 0 0, L_000001e2f7373cd0;  1 drivers
L_000001e2f7318080 .part L_000001e2f7361df0, 26, 6;
L_000001e2f7318120 .functor MUXZ 6, L_000001e2f7318080, L_000001e2f7319c58, L_000001e2f7318c90, C4<>;
L_000001e2f7318300 .cmp/eq 6, L_000001e2f7318120, L_000001e2f7319ce8;
L_000001e2f7318440 .part L_000001e2f7361df0, 11, 5;
L_000001e2f7318b20 .functor MUXZ 5, L_000001e2f7318440, L_000001e2f7319d30, L_000001e2f7318300, C4<>;
L_000001e2f7316fa0 .functor MUXZ 5, L_000001e2f7318b20, L_000001e2f7319ca0, L_000001e2f7319160, C4<>;
L_000001e2f7317220 .part L_000001e2f7361df0, 21, 5;
L_000001e2f7318a80 .functor MUXZ 5, L_000001e2f7317220, L_000001e2f7319d78, L_000001e2f7319b00, C4<>;
L_000001e2f7317180 .part L_000001e2f7361df0, 16, 5;
L_000001e2f7361d50 .functor MUXZ 5, L_000001e2f7317180, L_000001e2f7319dc0, L_000001e2f7318fa0, C4<>;
L_000001e2f7362250 .part L_000001e2f7361df0, 0, 16;
L_000001e2f73621b0 .functor MUXZ 16, L_000001e2f7362250, L_000001e2f7319e08, L_000001e2f7318e50, C4<>;
L_000001e2f7362610 .part L_000001e2f7361df0, 6, 5;
L_000001e2f7362bb0 .concat [ 5 32 0 0], L_000001e2f7362610, L_000001e2f7319e98;
L_000001e2f7362c50 .functor MUXZ 37, L_000001e2f7362bb0, L_000001e2f7319e50, L_000001e2f7319550, C4<>;
L_000001e2f73633d0 .part L_000001e2f7362c50, 0, 32;
L_000001e2f7362930 .part L_000001e2f7361df0, 0, 6;
L_000001e2f73622f0 .functor MUXZ 6, L_000001e2f7362930, L_000001e2f7319ee0, L_000001e2f7318f30, C4<>;
L_000001e2f7362430 .part L_000001e2f7361df0, 0, 26;
L_000001e2f7361cb0 .concat [ 26 32 0 0], L_000001e2f7362430, L_000001e2f7319f70;
L_000001e2f73626b0 .functor MUXZ 58, L_000001e2f7361cb0, L_000001e2f7319f28, L_000001e2f73197f0, C4<>;
L_000001e2f7362750 .part L_000001e2f73626b0, 0, 32;
L_000001e2f7362b10 .arith/sum 32, v000001e2f72dba20_0, L_000001e2f7319fb8;
L_000001e2f7362e30 .cmp/eq 6, L_000001e2f7318120, L_000001e2f731a000;
L_000001e2f73630b0 .cmp/eq 6, L_000001e2f7318120, L_000001e2f731a048;
L_000001e2f7363970 .concat [ 32 16 0 0], L_000001e2f7362750, L_000001e2f731a090;
L_000001e2f7362ed0 .concat [ 6 26 0 0], L_000001e2f7318120, L_000001e2f731a0d8;
L_000001e2f7363b50 .cmp/eq 32, L_000001e2f7362ed0, L_000001e2f731a120;
L_000001e2f7362390 .cmp/eq 6, L_000001e2f73622f0, L_000001e2f731a168;
L_000001e2f73627f0 .concat [ 32 16 0 0], L_000001e2f7318de0, L_000001e2f731a1b0;
L_000001e2f7362110 .concat [ 32 16 0 0], v000001e2f72dba20_0, L_000001e2f731a1f8;
L_000001e2f7362cf0 .part L_000001e2f73621b0, 15, 1;
LS_000001e2f7362570_0_0 .concat [ 1 1 1 1], L_000001e2f7362cf0, L_000001e2f7362cf0, L_000001e2f7362cf0, L_000001e2f7362cf0;
LS_000001e2f7362570_0_4 .concat [ 1 1 1 1], L_000001e2f7362cf0, L_000001e2f7362cf0, L_000001e2f7362cf0, L_000001e2f7362cf0;
LS_000001e2f7362570_0_8 .concat [ 1 1 1 1], L_000001e2f7362cf0, L_000001e2f7362cf0, L_000001e2f7362cf0, L_000001e2f7362cf0;
LS_000001e2f7362570_0_12 .concat [ 1 1 1 1], L_000001e2f7362cf0, L_000001e2f7362cf0, L_000001e2f7362cf0, L_000001e2f7362cf0;
LS_000001e2f7362570_0_16 .concat [ 1 1 1 1], L_000001e2f7362cf0, L_000001e2f7362cf0, L_000001e2f7362cf0, L_000001e2f7362cf0;
LS_000001e2f7362570_0_20 .concat [ 1 1 1 1], L_000001e2f7362cf0, L_000001e2f7362cf0, L_000001e2f7362cf0, L_000001e2f7362cf0;
LS_000001e2f7362570_0_24 .concat [ 1 1 1 1], L_000001e2f7362cf0, L_000001e2f7362cf0, L_000001e2f7362cf0, L_000001e2f7362cf0;
LS_000001e2f7362570_0_28 .concat [ 1 1 1 1], L_000001e2f7362cf0, L_000001e2f7362cf0, L_000001e2f7362cf0, L_000001e2f7362cf0;
LS_000001e2f7362570_1_0 .concat [ 4 4 4 4], LS_000001e2f7362570_0_0, LS_000001e2f7362570_0_4, LS_000001e2f7362570_0_8, LS_000001e2f7362570_0_12;
LS_000001e2f7362570_1_4 .concat [ 4 4 4 4], LS_000001e2f7362570_0_16, LS_000001e2f7362570_0_20, LS_000001e2f7362570_0_24, LS_000001e2f7362570_0_28;
L_000001e2f7362570 .concat [ 16 16 0 0], LS_000001e2f7362570_1_0, LS_000001e2f7362570_1_4;
L_000001e2f7363650 .concat [ 16 32 0 0], L_000001e2f73621b0, L_000001e2f7362570;
L_000001e2f73624d0 .arith/sum 48, L_000001e2f7362110, L_000001e2f7363650;
L_000001e2f7362f70 .functor MUXZ 48, L_000001e2f73624d0, L_000001e2f73627f0, L_000001e2f7319010, C4<>;
L_000001e2f7362890 .functor MUXZ 48, L_000001e2f7362f70, L_000001e2f7363970, L_000001e2f7319b70, C4<>;
L_000001e2f7361e90 .part L_000001e2f7362890, 0, 32;
L_000001e2f73636f0 .functor MUXZ 32, L_000001e2f7362b10, L_000001e2f7361e90, v000001e2f72dada0_0, C4<>;
L_000001e2f7361df0 .functor MUXZ 32, L_000001e2f7319240, L_000001e2f731a288, L_000001e2f73195c0, C4<>;
L_000001e2f7363290 .cmp/eq 6, L_000001e2f7318120, L_000001e2f731a360;
L_000001e2f7362070 .cmp/eq 6, L_000001e2f7318120, L_000001e2f731a3a8;
L_000001e2f7361f30 .cmp/eq 6, L_000001e2f7318120, L_000001e2f731a3f0;
L_000001e2f7363330 .concat [ 16 16 0 0], L_000001e2f73621b0, L_000001e2f731a438;
L_000001e2f7363510 .part L_000001e2f73621b0, 15, 1;
LS_000001e2f73635b0_0_0 .concat [ 1 1 1 1], L_000001e2f7363510, L_000001e2f7363510, L_000001e2f7363510, L_000001e2f7363510;
LS_000001e2f73635b0_0_4 .concat [ 1 1 1 1], L_000001e2f7363510, L_000001e2f7363510, L_000001e2f7363510, L_000001e2f7363510;
LS_000001e2f73635b0_0_8 .concat [ 1 1 1 1], L_000001e2f7363510, L_000001e2f7363510, L_000001e2f7363510, L_000001e2f7363510;
LS_000001e2f73635b0_0_12 .concat [ 1 1 1 1], L_000001e2f7363510, L_000001e2f7363510, L_000001e2f7363510, L_000001e2f7363510;
L_000001e2f73635b0 .concat [ 4 4 4 4], LS_000001e2f73635b0_0_0, LS_000001e2f73635b0_0_4, LS_000001e2f73635b0_0_8, LS_000001e2f73635b0_0_12;
L_000001e2f7363830 .concat [ 16 16 0 0], L_000001e2f73621b0, L_000001e2f73635b0;
L_000001e2f73638d0 .functor MUXZ 32, L_000001e2f7363830, L_000001e2f7363330, L_000001e2f7319390, C4<>;
L_000001e2f7363a10 .concat [ 6 26 0 0], L_000001e2f7318120, L_000001e2f731a480;
L_000001e2f7363ab0 .cmp/eq 32, L_000001e2f7363a10, L_000001e2f731a4c8;
L_000001e2f7361fd0 .cmp/eq 6, L_000001e2f73622f0, L_000001e2f731a510;
L_000001e2f73741d0 .cmp/eq 6, L_000001e2f73622f0, L_000001e2f731a558;
L_000001e2f7375ad0 .cmp/eq 6, L_000001e2f7318120, L_000001e2f731a5a0;
L_000001e2f7374810 .functor MUXZ 32, L_000001e2f73638d0, L_000001e2f731a5e8, L_000001e2f7375ad0, C4<>;
L_000001e2f7374db0 .functor MUXZ 32, L_000001e2f7374810, L_000001e2f73633d0, L_000001e2f7319630, C4<>;
L_000001e2f73748b0 .concat [ 6 26 0 0], L_000001e2f7318120, L_000001e2f731a630;
L_000001e2f73746d0 .cmp/eq 32, L_000001e2f73748b0, L_000001e2f731a678;
L_000001e2f7374950 .cmp/eq 6, L_000001e2f73622f0, L_000001e2f731a6c0;
L_000001e2f73749f0 .cmp/eq 6, L_000001e2f73622f0, L_000001e2f731a708;
L_000001e2f73744f0 .cmp/eq 6, L_000001e2f7318120, L_000001e2f731a750;
L_000001e2f7374a90 .functor MUXZ 32, L_000001e2f7318de0, v000001e2f72dba20_0, L_000001e2f73744f0, C4<>;
L_000001e2f7374270 .functor MUXZ 32, L_000001e2f7374a90, L_000001e2f73192b0, L_000001e2f7319080, C4<>;
S_000001e2f72a0700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001e2f72a0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e2f7297af0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e2f73198d0 .functor NOT 1, v000001e2f72a7780_0, C4<0>, C4<0>, C4<0>;
v000001e2f72a7aa0_0 .net *"_ivl_0", 0 0, L_000001e2f73198d0;  1 drivers
v000001e2f72a9620_0 .net "in1", 31 0, L_000001e2f73192b0;  alias, 1 drivers
v000001e2f72a87c0_0 .net "in2", 31 0, L_000001e2f7374db0;  alias, 1 drivers
v000001e2f72a8540_0 .net "out", 31 0, L_000001e2f7374e50;  alias, 1 drivers
v000001e2f72a9300_0 .net "s", 0 0, v000001e2f72a7780_0;  alias, 1 drivers
L_000001e2f7374e50 .functor MUXZ 32, L_000001e2f7374db0, L_000001e2f73192b0, L_000001e2f73198d0, C4<>;
S_000001e2f7244520 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001e2f72a0570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001e2f7310090 .param/l "RType" 0 4 2, C4<000000>;
P_000001e2f73100c8 .param/l "add" 0 4 5, C4<100000>;
P_000001e2f7310100 .param/l "addi" 0 4 8, C4<001000>;
P_000001e2f7310138 .param/l "addu" 0 4 5, C4<100001>;
P_000001e2f7310170 .param/l "and_" 0 4 5, C4<100100>;
P_000001e2f73101a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001e2f73101e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e2f7310218 .param/l "bne" 0 4 10, C4<000101>;
P_000001e2f7310250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e2f7310288 .param/l "j" 0 4 12, C4<000010>;
P_000001e2f73102c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001e2f73102f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e2f7310330 .param/l "lw" 0 4 8, C4<100011>;
P_000001e2f7310368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e2f73103a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001e2f73103d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e2f7310410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e2f7310448 .param/l "sll" 0 4 6, C4<000000>;
P_000001e2f7310480 .param/l "slt" 0 4 5, C4<101010>;
P_000001e2f73104b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001e2f73104f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e2f7310528 .param/l "sub" 0 4 5, C4<100010>;
P_000001e2f7310560 .param/l "subu" 0 4 5, C4<100011>;
P_000001e2f7310598 .param/l "sw" 0 4 8, C4<101011>;
P_000001e2f73105d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e2f7310608 .param/l "xori" 0 4 8, C4<001110>;
v000001e2f72a85e0_0 .var "ALUOp", 3 0;
v000001e2f72a7780_0 .var "ALUSrc", 0 0;
v000001e2f72a8680_0 .var "MemReadEn", 0 0;
v000001e2f72a7dc0_0 .var "MemWriteEn", 0 0;
v000001e2f72a8180_0 .var "MemtoReg", 0 0;
v000001e2f72a7fa0_0 .var "RegDst", 0 0;
v000001e2f72a7f00_0 .var "RegWriteEn", 0 0;
v000001e2f72a8900_0 .net "funct", 5 0, L_000001e2f73622f0;  alias, 1 drivers
v000001e2f72a7be0_0 .var "hlt", 0 0;
v000001e2f72a89a0_0 .net "opcode", 5 0, L_000001e2f7318120;  alias, 1 drivers
v000001e2f72a8720_0 .net "rst", 0 0, v000001e2f7317fe0_0;  alias, 1 drivers
E_000001e2f7298870 .event anyedge, v000001e2f72a8720_0, v000001e2f72a89a0_0, v000001e2f72a8900_0;
S_000001e2f7244770 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001e2f72a0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001e2f72979f0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001e2f7319240 .functor BUFZ 32, L_000001e2f73629d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e2f72a8a40_0 .net "Data_Out", 31 0, L_000001e2f7319240;  alias, 1 drivers
v000001e2f72a8ae0 .array "InstMem", 0 1023, 31 0;
v000001e2f72a8b80_0 .net *"_ivl_0", 31 0, L_000001e2f73629d0;  1 drivers
v000001e2f72a8c20_0 .net *"_ivl_3", 9 0, L_000001e2f7362a70;  1 drivers
v000001e2f72a93a0_0 .net *"_ivl_4", 11 0, L_000001e2f7362d90;  1 drivers
L_000001e2f731a240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e2f72a8cc0_0 .net *"_ivl_7", 1 0, L_000001e2f731a240;  1 drivers
v000001e2f72a8ea0_0 .net "addr", 31 0, v000001e2f72dba20_0;  alias, 1 drivers
v000001e2f72a7960_0 .var/i "i", 31 0;
L_000001e2f73629d0 .array/port v000001e2f72a8ae0, L_000001e2f7362d90;
L_000001e2f7362a70 .part v000001e2f72dba20_0, 0, 10;
L_000001e2f7362d90 .concat [ 10 2 0 0], L_000001e2f7362a70, L_000001e2f731a240;
S_000001e2f71d69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001e2f72a0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001e2f7318de0 .functor BUFZ 32, L_000001e2f7363010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e2f73192b0 .functor BUFZ 32, L_000001e2f7363470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e2f72a78c0_0 .net *"_ivl_0", 31 0, L_000001e2f7363010;  1 drivers
v000001e2f72a7a00_0 .net *"_ivl_10", 6 0, L_000001e2f7363790;  1 drivers
L_000001e2f731a318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e2f72850d0_0 .net *"_ivl_13", 1 0, L_000001e2f731a318;  1 drivers
v000001e2f7283eb0_0 .net *"_ivl_2", 6 0, L_000001e2f73631f0;  1 drivers
L_000001e2f731a2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e2f72da300_0 .net *"_ivl_5", 1 0, L_000001e2f731a2d0;  1 drivers
v000001e2f72da3a0_0 .net *"_ivl_8", 31 0, L_000001e2f7363470;  1 drivers
v000001e2f72db7a0_0 .net "clk", 0 0, L_000001e2f73191d0;  alias, 1 drivers
v000001e2f72da760_0 .var/i "i", 31 0;
v000001e2f72da580_0 .net "readData1", 31 0, L_000001e2f7318de0;  alias, 1 drivers
v000001e2f72da4e0_0 .net "readData2", 31 0, L_000001e2f73192b0;  alias, 1 drivers
v000001e2f72db200_0 .net "readRegister1", 4 0, L_000001e2f7318a80;  alias, 1 drivers
v000001e2f72da800_0 .net "readRegister2", 4 0, L_000001e2f7361d50;  alias, 1 drivers
v000001e2f72da8a0 .array "registers", 31 0, 31 0;
v000001e2f72da6c0_0 .net "rst", 0 0, v000001e2f7317fe0_0;  alias, 1 drivers
v000001e2f72db020_0 .net "we", 0 0, v000001e2f72a7f00_0;  alias, 1 drivers
v000001e2f72da940_0 .net "writeData", 31 0, L_000001e2f7374b30;  alias, 1 drivers
v000001e2f72dbe80_0 .net "writeRegister", 4 0, L_000001e2f7363150;  alias, 1 drivers
E_000001e2f7298670/0 .event negedge, v000001e2f72a8720_0;
E_000001e2f7298670/1 .event posedge, v000001e2f72db7a0_0;
E_000001e2f7298670 .event/or E_000001e2f7298670/0, E_000001e2f7298670/1;
L_000001e2f7363010 .array/port v000001e2f72da8a0, L_000001e2f73631f0;
L_000001e2f73631f0 .concat [ 5 2 0 0], L_000001e2f7318a80, L_000001e2f731a2d0;
L_000001e2f7363470 .array/port v000001e2f72da8a0, L_000001e2f7363790;
L_000001e2f7363790 .concat [ 5 2 0 0], L_000001e2f7361d50, L_000001e2f731a318;
S_000001e2f71d6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001e2f71d69c0;
 .timescale 0 0;
v000001e2f72a7820_0 .var/i "i", 31 0;
S_000001e2f7241bc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001e2f72a0570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001e2f7297bb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001e2f73190f0 .functor NOT 1, v000001e2f72a7fa0_0, C4<0>, C4<0>, C4<0>;
v000001e2f72da9e0_0 .net *"_ivl_0", 0 0, L_000001e2f73190f0;  1 drivers
v000001e2f72daee0_0 .net "in1", 4 0, L_000001e2f7361d50;  alias, 1 drivers
v000001e2f72da620_0 .net "in2", 4 0, L_000001e2f7316fa0;  alias, 1 drivers
v000001e2f72db700_0 .net "out", 4 0, L_000001e2f7363150;  alias, 1 drivers
v000001e2f72daa80_0 .net "s", 0 0, v000001e2f72a7fa0_0;  alias, 1 drivers
L_000001e2f7363150 .functor MUXZ 5, L_000001e2f7316fa0, L_000001e2f7361d50, L_000001e2f73190f0, C4<>;
S_000001e2f7241d50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001e2f72a0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e2f72984f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e2f7319320 .functor NOT 1, v000001e2f72a8180_0, C4<0>, C4<0>, C4<0>;
v000001e2f72db0c0_0 .net *"_ivl_0", 0 0, L_000001e2f7319320;  1 drivers
v000001e2f72dab20_0 .net "in1", 31 0, v000001e2f72db840_0;  alias, 1 drivers
v000001e2f72db160_0 .net "in2", 31 0, v000001e2f72db480_0;  alias, 1 drivers
v000001e2f72da440_0 .net "out", 31 0, L_000001e2f7374b30;  alias, 1 drivers
v000001e2f72dabc0_0 .net "s", 0 0, v000001e2f72a8180_0;  alias, 1 drivers
L_000001e2f7374b30 .functor MUXZ 32, v000001e2f72db480_0, v000001e2f72db840_0, L_000001e2f7319320, C4<>;
S_000001e2f722dd60 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001e2f72a0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001e2f722def0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001e2f722df28 .param/l "AND" 0 9 12, C4<0010>;
P_000001e2f722df60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001e2f722df98 .param/l "OR" 0 9 12, C4<0011>;
P_000001e2f722dfd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001e2f722e008 .param/l "SLL" 0 9 12, C4<1000>;
P_000001e2f722e040 .param/l "SLT" 0 9 12, C4<0110>;
P_000001e2f722e078 .param/l "SRL" 0 9 12, C4<1001>;
P_000001e2f722e0b0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001e2f722e0e8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001e2f722e120 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001e2f722e158 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001e2f731a798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f72dac60_0 .net/2u *"_ivl_0", 31 0, L_000001e2f731a798;  1 drivers
v000001e2f72dbc00_0 .net "opSel", 3 0, v000001e2f72a85e0_0;  alias, 1 drivers
v000001e2f72dad00_0 .net "operand1", 31 0, L_000001e2f7374270;  alias, 1 drivers
v000001e2f72d9fe0_0 .net "operand2", 31 0, L_000001e2f7374e50;  alias, 1 drivers
v000001e2f72db840_0 .var "result", 31 0;
v000001e2f72db8e0_0 .net "zero", 0 0, L_000001e2f7373cd0;  alias, 1 drivers
E_000001e2f7297d70 .event anyedge, v000001e2f72a85e0_0, v000001e2f72dad00_0, v000001e2f72a8540_0;
L_000001e2f7373cd0 .cmp/eq 32, v000001e2f72db840_0, L_000001e2f731a798;
S_000001e2f7274a20 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001e2f72a0570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001e2f7310650 .param/l "RType" 0 4 2, C4<000000>;
P_000001e2f7310688 .param/l "add" 0 4 5, C4<100000>;
P_000001e2f73106c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e2f73106f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001e2f7310730 .param/l "and_" 0 4 5, C4<100100>;
P_000001e2f7310768 .param/l "andi" 0 4 8, C4<001100>;
P_000001e2f73107a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e2f73107d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001e2f7310810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e2f7310848 .param/l "j" 0 4 12, C4<000010>;
P_000001e2f7310880 .param/l "jal" 0 4 12, C4<000011>;
P_000001e2f73108b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e2f73108f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001e2f7310928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e2f7310960 .param/l "or_" 0 4 5, C4<100101>;
P_000001e2f7310998 .param/l "ori" 0 4 8, C4<001101>;
P_000001e2f73109d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e2f7310a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001e2f7310a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001e2f7310a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001e2f7310ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e2f7310ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001e2f7310b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001e2f7310b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001e2f7310b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e2f7310bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001e2f72dada0_0 .var "PCsrc", 0 0;
v000001e2f72db340_0 .net "funct", 5 0, L_000001e2f73622f0;  alias, 1 drivers
v000001e2f72da080_0 .net "opcode", 5 0, L_000001e2f7318120;  alias, 1 drivers
v000001e2f72db660_0 .net "operand1", 31 0, L_000001e2f7318de0;  alias, 1 drivers
v000001e2f72dae40_0 .net "operand2", 31 0, L_000001e2f7374e50;  alias, 1 drivers
v000001e2f72db980_0 .net "rst", 0 0, v000001e2f7317fe0_0;  alias, 1 drivers
E_000001e2f7297eb0/0 .event anyedge, v000001e2f72a8720_0, v000001e2f72a89a0_0, v000001e2f72da580_0, v000001e2f72a8540_0;
E_000001e2f7297eb0/1 .event anyedge, v000001e2f72a8900_0;
E_000001e2f7297eb0 .event/or E_000001e2f7297eb0/0, E_000001e2f7297eb0/1;
S_000001e2f7274bb0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001e2f72a0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001e2f72daf80 .array "DataMem", 0 1023, 31 0;
v000001e2f72db2a0_0 .net "address", 31 0, v000001e2f72db840_0;  alias, 1 drivers
v000001e2f72db3e0_0 .net "clock", 0 0, L_000001e2f7319860;  1 drivers
v000001e2f72da120_0 .net "data", 31 0, L_000001e2f73192b0;  alias, 1 drivers
v000001e2f72dbde0_0 .var/i "i", 31 0;
v000001e2f72db480_0 .var "q", 31 0;
v000001e2f72db520_0 .net "rden", 0 0, v000001e2f72a8680_0;  alias, 1 drivers
v000001e2f72dbca0_0 .net "wren", 0 0, v000001e2f72a7dc0_0;  alias, 1 drivers
E_000001e2f7298770 .event posedge, v000001e2f72db3e0_0;
S_000001e2f725d0b0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001e2f72a0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001e2f7298730 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001e2f72db5c0_0 .net "PCin", 31 0, L_000001e2f73636f0;  alias, 1 drivers
v000001e2f72dba20_0 .var "PCout", 31 0;
v000001e2f72da1c0_0 .net "clk", 0 0, L_000001e2f73191d0;  alias, 1 drivers
v000001e2f72dbac0_0 .net "rst", 0 0, v000001e2f7317fe0_0;  alias, 1 drivers
    .scope S_000001e2f7274a20;
T_0 ;
    %wait E_000001e2f7297eb0;
    %load/vec4 v000001e2f72db980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2f72dada0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e2f72da080_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001e2f72db660_0;
    %load/vec4 v000001e2f72dae40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001e2f72da080_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001e2f72db660_0;
    %load/vec4 v000001e2f72dae40_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001e2f72da080_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001e2f72da080_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001e2f72da080_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001e2f72db340_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001e2f72dada0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e2f725d0b0;
T_1 ;
    %wait E_000001e2f7298670;
    %load/vec4 v000001e2f72dbac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e2f72dba20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e2f72db5c0_0;
    %assign/vec4 v000001e2f72dba20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e2f7244770;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2f72a7960_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001e2f72a7960_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e2f72a7960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %load/vec4 v000001e2f72a7960_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2f72a7960_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72a8ae0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001e2f7244520;
T_3 ;
    %wait E_000001e2f7298870;
    %load/vec4 v000001e2f72a8720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001e2f72a7be0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e2f72a7780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e2f72a7f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e2f72a7dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e2f72a8180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e2f72a8680_0, 0;
    %assign/vec4 v000001e2f72a7fa0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e2f72a7be0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001e2f72a85e0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001e2f72a7780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e2f72a7f00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e2f72a7dc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e2f72a8180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e2f72a8680_0, 0, 1;
    %store/vec4 v000001e2f72a7fa0_0, 0, 1;
    %load/vec4 v000001e2f72a89a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7be0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7f00_0, 0;
    %load/vec4 v000001e2f72a8900_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7780_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7780_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7780_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2f72a7fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7780_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7780_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7780_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7780_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7780_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a8680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a8180_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2f72a7780_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e2f72a85e0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e2f71d69c0;
T_4 ;
    %wait E_000001e2f7298670;
    %fork t_1, S_000001e2f71d6b50;
    %jmp t_0;
    .scope S_000001e2f71d6b50;
t_1 ;
    %load/vec4 v000001e2f72da6c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2f72a7820_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001e2f72a7820_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e2f72a7820_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72da8a0, 0, 4;
    %load/vec4 v000001e2f72a7820_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2f72a7820_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e2f72db020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001e2f72da940_0;
    %load/vec4 v000001e2f72dbe80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72da8a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72da8a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001e2f71d69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e2f71d69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2f72da760_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001e2f72da760_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001e2f72da760_0;
    %ix/getv/s 4, v000001e2f72da760_0;
    %load/vec4a v000001e2f72da8a0, 4;
    %ix/getv/s 4, v000001e2f72da760_0;
    %load/vec4a v000001e2f72da8a0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001e2f72da760_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2f72da760_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001e2f722dd60;
T_6 ;
    %wait E_000001e2f7297d70;
    %load/vec4 v000001e2f72dbc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e2f72db840_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001e2f72dad00_0;
    %load/vec4 v000001e2f72d9fe0_0;
    %add;
    %assign/vec4 v000001e2f72db840_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001e2f72dad00_0;
    %load/vec4 v000001e2f72d9fe0_0;
    %sub;
    %assign/vec4 v000001e2f72db840_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001e2f72dad00_0;
    %load/vec4 v000001e2f72d9fe0_0;
    %and;
    %assign/vec4 v000001e2f72db840_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001e2f72dad00_0;
    %load/vec4 v000001e2f72d9fe0_0;
    %or;
    %assign/vec4 v000001e2f72db840_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001e2f72dad00_0;
    %load/vec4 v000001e2f72d9fe0_0;
    %xor;
    %assign/vec4 v000001e2f72db840_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001e2f72dad00_0;
    %load/vec4 v000001e2f72d9fe0_0;
    %or;
    %inv;
    %assign/vec4 v000001e2f72db840_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001e2f72dad00_0;
    %load/vec4 v000001e2f72d9fe0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001e2f72db840_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001e2f72d9fe0_0;
    %load/vec4 v000001e2f72dad00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001e2f72db840_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001e2f72dad00_0;
    %ix/getv 4, v000001e2f72d9fe0_0;
    %shiftl 4;
    %assign/vec4 v000001e2f72db840_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001e2f72dad00_0;
    %ix/getv 4, v000001e2f72d9fe0_0;
    %shiftr 4;
    %assign/vec4 v000001e2f72db840_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e2f7274bb0;
T_7 ;
    %wait E_000001e2f7298770;
    %load/vec4 v000001e2f72db520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001e2f72db2a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e2f72daf80, 4;
    %assign/vec4 v000001e2f72db480_0, 0;
T_7.0 ;
    %load/vec4 v000001e2f72dbca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001e2f72da120_0;
    %ix/getv 3, v000001e2f72db2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72daf80, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e2f7274bb0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2f72dbde0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001e2f72dbde0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e2f72dbde0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72daf80, 0, 4;
    %load/vec4 v000001e2f72dbde0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2f72dbde0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72daf80, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72daf80, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72daf80, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72daf80, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72daf80, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72daf80, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72daf80, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72daf80, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72daf80, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2f72daf80, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001e2f7274bb0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2f72dbde0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001e2f72dbde0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001e2f72dbde0_0;
    %load/vec4a v000001e2f72daf80, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001e2f72dbde0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001e2f72dbde0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2f72dbde0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001e2f72a0570;
T_10 ;
    %wait E_000001e2f7298670;
    %load/vec4 v000001e2f7317040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e2f73175e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e2f73175e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e2f73175e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e2f72a0250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f7317ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f7317fe0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001e2f72a0250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001e2f7317ea0_0;
    %inv;
    %assign/vec4 v000001e2f7317ea0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e2f72a0250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f7317fe0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f7317fe0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001e2f7318260_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
