// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pt_edge_list_ch_5__m_axi_3 #(
    parameter BufferSize         = 32,
    parameter BufferSizeLog      = 5,
    parameter AddrWidth          = 64,
    parameter AxiSideAddrWidth   = 64,
    parameter DataWidth          = 512,
    parameter DataWidthBytesLog  = 6,
    parameter WaitTimeWidth      = 4,
    parameter BurstLenWidth      = 8,
    parameter EnableReadChannel  = 1,
    parameter EnableWriteChannel = 1,
    parameter MaxWaitTime        = 3,
    parameter MaxBurstLen        = 15
) (
    output wire [0:0] __rs_pt_m_axi_BID,
    input wire        __rs_pt_m_axi_BREADY,
    output wire [1:0] __rs_pt_m_axi_BRESP,
    output wire       __rs_pt_m_axi_BVALID,
    input wire        clk,
    input wire  [0:0] m_axi_BID,
    output wire       m_axi_BREADY,
    input wire  [1:0] m_axi_BRESP,
    input wire        m_axi_BVALID,
    input wire        rst
);




__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_async_mmap_m_axi_BID_inst /**   Generated by RapidStream   **/ (
    .din  (m_axi_BID),
    .dout (__rs_pt_m_axi_BID)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_async_mmap_m_axi_BREADY_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_BREADY),
    .dout (m_axi_BREADY)
);


__rs_pass_through #(
    .WIDTH (2)
) __rs_pt_async_mmap_m_axi_BRESP_inst /**   Generated by RapidStream   **/ (
    .din  (m_axi_BRESP),
    .dout (__rs_pt_m_axi_BRESP)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_async_mmap_m_axi_BVALID_inst /**   Generated by RapidStream   **/ (
    .din  (m_axi_BVALID),
    .dout (__rs_pt_m_axi_BVALID)
);

endmodule  // __rs_pt_edge_list_ch_5__m_axi_3