-- Final Year Project MarkIII
-- Created by David.R.Clarke
-- Date: 8_12_2000
Library IEEE;
USE IEEE.std_logic_1164.all;
--
Entity full_adderIN is
Port (A, B : IN std_logic; 
      SUM, C_OUT : OUT std_logic);
END Entity full_adderIN;
--
Architecture Behavioural OF full_adderIN is
Begin

SUM <= A xor B;
C_OUT <= (A and B); 
	
End architecture Behavioural;


