
UCSD-Embedded-Controller-Programming-For-RTS-MidTerm-Nathan-Bunnell.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000274  0800613c  0800613c  0001613c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063b0  080063b0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080063b0  080063b0  000163b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080063b8  080063b8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063b8  080063b8  000163b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080063bc  080063bc  000163bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080063c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006a4  20000070  08006430  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000714  08006430  00020714  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ab3f  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003359  00000000  00000000  0003abdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016b0  00000000  00000000  0003df38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001548  00000000  00000000  0003f5e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000284e8  00000000  00000000  00040b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018752  00000000  00000000  00069018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f3c4b  00000000  00000000  0008176a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001753b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006438  00000000  00000000  00175408  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006124 	.word	0x08006124

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08006124 	.word	0x08006124

080001d0 <sumOfSquares>:
	.text
	.global sumOfSquares
	.type sumOfSquares, %function

sumOfSquares:
	LDR R2, =0				// Ensure R2 is cleared as the function is entered
 80001d0:	f04f 0200 	mov.w	r2, #0

080001d4 <loop>:

loop:
	MUL R1, R0, R0
 80001d4:	fb00 f100 	mul.w	r1, r0, r0
	ADD R2, R1
 80001d8:	440a      	add	r2, r1
	SUB R0, R0, #1
 80001da:	f1a0 0001 	sub.w	r0, r0, #1
	CMP R0, #0
 80001de:	2800      	cmp	r0, #0
	BGT loop
 80001e0:	dcf8      	bgt.n	80001d4 <loop>

080001e2 <return>:

return:
	MOV R0, R2
 80001e2:	4610      	mov	r0, r2
	BX lr
 80001e4:	4770      	bx	lr

080001e6 <strlen>:
 80001e6:	4603      	mov	r3, r0
 80001e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ec:	2a00      	cmp	r2, #0
 80001ee:	d1fb      	bne.n	80001e8 <strlen+0x2>
 80001f0:	1a18      	subs	r0, r3, r0
 80001f2:	3801      	subs	r0, #1
 80001f4:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96e 	b.w	8000594 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468c      	mov	ip, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	f040 8083 	bne.w	80003e6 <__udivmoddi4+0x116>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d947      	bls.n	8000376 <__udivmoddi4+0xa6>
 80002e6:	fab2 f282 	clz	r2, r2
 80002ea:	b142      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ec:	f1c2 0020 	rsb	r0, r2, #32
 80002f0:	fa24 f000 	lsr.w	r0, r4, r0
 80002f4:	4091      	lsls	r1, r2
 80002f6:	4097      	lsls	r7, r2
 80002f8:	ea40 0c01 	orr.w	ip, r0, r1
 80002fc:	4094      	lsls	r4, r2
 80002fe:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fbbc f6f8 	udiv	r6, ip, r8
 8000308:	fa1f fe87 	uxth.w	lr, r7
 800030c:	fb08 c116 	mls	r1, r8, r6, ip
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb06 f10e 	mul.w	r1, r6, lr
 8000318:	4299      	cmp	r1, r3
 800031a:	d909      	bls.n	8000330 <__udivmoddi4+0x60>
 800031c:	18fb      	adds	r3, r7, r3
 800031e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000322:	f080 8119 	bcs.w	8000558 <__udivmoddi4+0x288>
 8000326:	4299      	cmp	r1, r3
 8000328:	f240 8116 	bls.w	8000558 <__udivmoddi4+0x288>
 800032c:	3e02      	subs	r6, #2
 800032e:	443b      	add	r3, r7
 8000330:	1a5b      	subs	r3, r3, r1
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb3 f0f8 	udiv	r0, r3, r8
 8000338:	fb08 3310 	mls	r3, r8, r0, r3
 800033c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000340:	fb00 fe0e 	mul.w	lr, r0, lr
 8000344:	45a6      	cmp	lr, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x8c>
 8000348:	193c      	adds	r4, r7, r4
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295
 800034e:	f080 8105 	bcs.w	800055c <__udivmoddi4+0x28c>
 8000352:	45a6      	cmp	lr, r4
 8000354:	f240 8102 	bls.w	800055c <__udivmoddi4+0x28c>
 8000358:	3802      	subs	r0, #2
 800035a:	443c      	add	r4, r7
 800035c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000360:	eba4 040e 	sub.w	r4, r4, lr
 8000364:	2600      	movs	r6, #0
 8000366:	b11d      	cbz	r5, 8000370 <__udivmoddi4+0xa0>
 8000368:	40d4      	lsrs	r4, r2
 800036a:	2300      	movs	r3, #0
 800036c:	e9c5 4300 	strd	r4, r3, [r5]
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	b902      	cbnz	r2, 800037a <__udivmoddi4+0xaa>
 8000378:	deff      	udf	#255	; 0xff
 800037a:	fab2 f282 	clz	r2, r2
 800037e:	2a00      	cmp	r2, #0
 8000380:	d150      	bne.n	8000424 <__udivmoddi4+0x154>
 8000382:	1bcb      	subs	r3, r1, r7
 8000384:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000388:	fa1f f887 	uxth.w	r8, r7
 800038c:	2601      	movs	r6, #1
 800038e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000392:	0c21      	lsrs	r1, r4, #16
 8000394:	fb0e 331c 	mls	r3, lr, ip, r3
 8000398:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800039c:	fb08 f30c 	mul.w	r3, r8, ip
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d907      	bls.n	80003b4 <__udivmoddi4+0xe4>
 80003a4:	1879      	adds	r1, r7, r1
 80003a6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0xe2>
 80003ac:	428b      	cmp	r3, r1
 80003ae:	f200 80e9 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003b2:	4684      	mov	ip, r0
 80003b4:	1ac9      	subs	r1, r1, r3
 80003b6:	b2a3      	uxth	r3, r4
 80003b8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003bc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003c0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003c4:	fb08 f800 	mul.w	r8, r8, r0
 80003c8:	45a0      	cmp	r8, r4
 80003ca:	d907      	bls.n	80003dc <__udivmoddi4+0x10c>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x10a>
 80003d4:	45a0      	cmp	r8, r4
 80003d6:	f200 80d9 	bhi.w	800058c <__udivmoddi4+0x2bc>
 80003da:	4618      	mov	r0, r3
 80003dc:	eba4 0408 	sub.w	r4, r4, r8
 80003e0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003e4:	e7bf      	b.n	8000366 <__udivmoddi4+0x96>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d909      	bls.n	80003fe <__udivmoddi4+0x12e>
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	f000 80b1 	beq.w	8000552 <__udivmoddi4+0x282>
 80003f0:	2600      	movs	r6, #0
 80003f2:	e9c5 0100 	strd	r0, r1, [r5]
 80003f6:	4630      	mov	r0, r6
 80003f8:	4631      	mov	r1, r6
 80003fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fe:	fab3 f683 	clz	r6, r3
 8000402:	2e00      	cmp	r6, #0
 8000404:	d14a      	bne.n	800049c <__udivmoddi4+0x1cc>
 8000406:	428b      	cmp	r3, r1
 8000408:	d302      	bcc.n	8000410 <__udivmoddi4+0x140>
 800040a:	4282      	cmp	r2, r0
 800040c:	f200 80b8 	bhi.w	8000580 <__udivmoddi4+0x2b0>
 8000410:	1a84      	subs	r4, r0, r2
 8000412:	eb61 0103 	sbc.w	r1, r1, r3
 8000416:	2001      	movs	r0, #1
 8000418:	468c      	mov	ip, r1
 800041a:	2d00      	cmp	r5, #0
 800041c:	d0a8      	beq.n	8000370 <__udivmoddi4+0xa0>
 800041e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000422:	e7a5      	b.n	8000370 <__udivmoddi4+0xa0>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f603 	lsr.w	r6, r0, r3
 800042c:	4097      	lsls	r7, r2
 800042e:	fa01 f002 	lsl.w	r0, r1, r2
 8000432:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000436:	40d9      	lsrs	r1, r3
 8000438:	4330      	orrs	r0, r6
 800043a:	0c03      	lsrs	r3, r0, #16
 800043c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000440:	fa1f f887 	uxth.w	r8, r7
 8000444:	fb0e 1116 	mls	r1, lr, r6, r1
 8000448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044c:	fb06 f108 	mul.w	r1, r6, r8
 8000450:	4299      	cmp	r1, r3
 8000452:	fa04 f402 	lsl.w	r4, r4, r2
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x19c>
 8000458:	18fb      	adds	r3, r7, r3
 800045a:	f106 3cff 	add.w	ip, r6, #4294967295
 800045e:	f080 808d 	bcs.w	800057c <__udivmoddi4+0x2ac>
 8000462:	4299      	cmp	r1, r3
 8000464:	f240 808a 	bls.w	800057c <__udivmoddi4+0x2ac>
 8000468:	3e02      	subs	r6, #2
 800046a:	443b      	add	r3, r7
 800046c:	1a5b      	subs	r3, r3, r1
 800046e:	b281      	uxth	r1, r0
 8000470:	fbb3 f0fe 	udiv	r0, r3, lr
 8000474:	fb0e 3310 	mls	r3, lr, r0, r3
 8000478:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047c:	fb00 f308 	mul.w	r3, r0, r8
 8000480:	428b      	cmp	r3, r1
 8000482:	d907      	bls.n	8000494 <__udivmoddi4+0x1c4>
 8000484:	1879      	adds	r1, r7, r1
 8000486:	f100 3cff 	add.w	ip, r0, #4294967295
 800048a:	d273      	bcs.n	8000574 <__udivmoddi4+0x2a4>
 800048c:	428b      	cmp	r3, r1
 800048e:	d971      	bls.n	8000574 <__udivmoddi4+0x2a4>
 8000490:	3802      	subs	r0, #2
 8000492:	4439      	add	r1, r7
 8000494:	1acb      	subs	r3, r1, r3
 8000496:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800049a:	e778      	b.n	800038e <__udivmoddi4+0xbe>
 800049c:	f1c6 0c20 	rsb	ip, r6, #32
 80004a0:	fa03 f406 	lsl.w	r4, r3, r6
 80004a4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004a8:	431c      	orrs	r4, r3
 80004aa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ae:	fa01 f306 	lsl.w	r3, r1, r6
 80004b2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004b6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ba:	431f      	orrs	r7, r3
 80004bc:	0c3b      	lsrs	r3, r7, #16
 80004be:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c2:	fa1f f884 	uxth.w	r8, r4
 80004c6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ca:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ce:	fb09 fa08 	mul.w	sl, r9, r8
 80004d2:	458a      	cmp	sl, r1
 80004d4:	fa02 f206 	lsl.w	r2, r2, r6
 80004d8:	fa00 f306 	lsl.w	r3, r0, r6
 80004dc:	d908      	bls.n	80004f0 <__udivmoddi4+0x220>
 80004de:	1861      	adds	r1, r4, r1
 80004e0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e4:	d248      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 80004e6:	458a      	cmp	sl, r1
 80004e8:	d946      	bls.n	8000578 <__udivmoddi4+0x2a8>
 80004ea:	f1a9 0902 	sub.w	r9, r9, #2
 80004ee:	4421      	add	r1, r4
 80004f0:	eba1 010a 	sub.w	r1, r1, sl
 80004f4:	b2bf      	uxth	r7, r7
 80004f6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004fa:	fb0e 1110 	mls	r1, lr, r0, r1
 80004fe:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000502:	fb00 f808 	mul.w	r8, r0, r8
 8000506:	45b8      	cmp	r8, r7
 8000508:	d907      	bls.n	800051a <__udivmoddi4+0x24a>
 800050a:	19e7      	adds	r7, r4, r7
 800050c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000510:	d22e      	bcs.n	8000570 <__udivmoddi4+0x2a0>
 8000512:	45b8      	cmp	r8, r7
 8000514:	d92c      	bls.n	8000570 <__udivmoddi4+0x2a0>
 8000516:	3802      	subs	r0, #2
 8000518:	4427      	add	r7, r4
 800051a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800051e:	eba7 0708 	sub.w	r7, r7, r8
 8000522:	fba0 8902 	umull	r8, r9, r0, r2
 8000526:	454f      	cmp	r7, r9
 8000528:	46c6      	mov	lr, r8
 800052a:	4649      	mov	r1, r9
 800052c:	d31a      	bcc.n	8000564 <__udivmoddi4+0x294>
 800052e:	d017      	beq.n	8000560 <__udivmoddi4+0x290>
 8000530:	b15d      	cbz	r5, 800054a <__udivmoddi4+0x27a>
 8000532:	ebb3 020e 	subs.w	r2, r3, lr
 8000536:	eb67 0701 	sbc.w	r7, r7, r1
 800053a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800053e:	40f2      	lsrs	r2, r6
 8000540:	ea4c 0202 	orr.w	r2, ip, r2
 8000544:	40f7      	lsrs	r7, r6
 8000546:	e9c5 2700 	strd	r2, r7, [r5]
 800054a:	2600      	movs	r6, #0
 800054c:	4631      	mov	r1, r6
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e70b      	b.n	8000370 <__udivmoddi4+0xa0>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e9      	b.n	8000330 <__udivmoddi4+0x60>
 800055c:	4618      	mov	r0, r3
 800055e:	e6fd      	b.n	800035c <__udivmoddi4+0x8c>
 8000560:	4543      	cmp	r3, r8
 8000562:	d2e5      	bcs.n	8000530 <__udivmoddi4+0x260>
 8000564:	ebb8 0e02 	subs.w	lr, r8, r2
 8000568:	eb69 0104 	sbc.w	r1, r9, r4
 800056c:	3801      	subs	r0, #1
 800056e:	e7df      	b.n	8000530 <__udivmoddi4+0x260>
 8000570:	4608      	mov	r0, r1
 8000572:	e7d2      	b.n	800051a <__udivmoddi4+0x24a>
 8000574:	4660      	mov	r0, ip
 8000576:	e78d      	b.n	8000494 <__udivmoddi4+0x1c4>
 8000578:	4681      	mov	r9, r0
 800057a:	e7b9      	b.n	80004f0 <__udivmoddi4+0x220>
 800057c:	4666      	mov	r6, ip
 800057e:	e775      	b.n	800046c <__udivmoddi4+0x19c>
 8000580:	4630      	mov	r0, r6
 8000582:	e74a      	b.n	800041a <__udivmoddi4+0x14a>
 8000584:	f1ac 0c02 	sub.w	ip, ip, #2
 8000588:	4439      	add	r1, r7
 800058a:	e713      	b.n	80003b4 <__udivmoddi4+0xe4>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	e724      	b.n	80003dc <__udivmoddi4+0x10c>
 8000592:	bf00      	nop

08000594 <__aeabi_idiv0>:
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop

08000598 <HAL_UART_TxCpltCallback>:
static bool txInterruptComplete = 0;
static bool rxInterruptComplete = 0;

// Define the IT callback functions
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
	// Set our complete flag
	txInterruptComplete = 1;
 80005a0:	4b04      	ldr	r3, [pc, #16]	; (80005b4 <HAL_UART_TxCpltCallback+0x1c>)
 80005a2:	2201      	movs	r2, #1
 80005a4:	701a      	strb	r2, [r3, #0]
}
 80005a6:	bf00      	nop
 80005a8:	370c      	adds	r7, #12
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	2000008c 	.word	0x2000008c

080005b8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
	// Set our complete flag
	rxInterruptComplete = 1;
 80005c0:	4b04      	ldr	r3, [pc, #16]	; (80005d4 <HAL_UART_RxCpltCallback+0x1c>)
 80005c2:	2201      	movs	r2, #1
 80005c4:	701a      	strb	r2, [r3, #0]
}
 80005c6:	bf00      	nop
 80005c8:	370c      	adds	r7, #12
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	2000008d 	.word	0x2000008d

080005d8 <HAL_GPIO_EXTI_Callback>:

// Implement the callback method for HAL_GPIO_EXTI_IRGHandler()
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
 80005de:	4603      	mov	r3, r0
 80005e0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_13)
 80005e2:	88fb      	ldrh	r3, [r7, #6]
 80005e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80005e8:	d111      	bne.n	800060e <HAL_GPIO_EXTI_Callback+0x36>
	{
		HAL_GPIO_TogglePin(LED3_WIFI__LED4_BLE_GPIO_Port, LED3_WIFI__LED4_BLE_Pin);
 80005ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005ee:	480a      	ldr	r0, [pc, #40]	; (8000618 <HAL_GPIO_EXTI_Callback+0x40>)
 80005f0:	f001 fdb2 	bl	8002158 <HAL_GPIO_TogglePin>
		//logMsg(&huart1, "Blue button pressed");
		char* statusMsg = "Blue button pressed\n";
 80005f4:	4b09      	ldr	r3, [pc, #36]	; (800061c <HAL_GPIO_EXTI_Callback+0x44>)
 80005f6:	60fb      	str	r3, [r7, #12]
		HAL_UART_Transmit(&huart1, (uint8_t*) statusMsg, strlen(statusMsg), 1000);
 80005f8:	68f8      	ldr	r0, [r7, #12]
 80005fa:	f7ff fdf4 	bl	80001e6 <strlen>
 80005fe:	4603      	mov	r3, r0
 8000600:	b29a      	uxth	r2, r3
 8000602:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000606:	68f9      	ldr	r1, [r7, #12]
 8000608:	4805      	ldr	r0, [pc, #20]	; (8000620 <HAL_GPIO_EXTI_Callback+0x48>)
 800060a:	f003 fd2e 	bl	800406a <HAL_UART_Transmit>
	}
}
 800060e:	bf00      	nop
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	48000800 	.word	0x48000800
 800061c:	0800613c 	.word	0x0800613c
 8000620:	20000638 	.word	0x20000638

08000624 <logMsg>:

// logMsg function prints a string, _out, to the console over the specified UART
void logMsg(UART_HandleTypeDef *huart, char *_out)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b09c      	sub	sp, #112	; 0x70
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	6039      	str	r1, [r7, #0]
	// Clear the complete flag
	txInterruptComplete = 0;
 800062e:	4b18      	ldr	r3, [pc, #96]	; (8000690 <logMsg+0x6c>)
 8000630:	2200      	movs	r2, #0
 8000632:	701a      	strb	r2, [r3, #0]

	char buffer[100] = {0};		// Large char buffer for string printing
 8000634:	2300      	movs	r3, #0
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	f107 0310 	add.w	r3, r7, #16
 800063c:	2260      	movs	r2, #96	; 0x60
 800063e:	2100      	movs	r1, #0
 8000640:	4618      	mov	r0, r3
 8000642:	f005 f925 	bl	8005890 <memset>
    snprintf(buffer, sizeof(buffer), "%s\n", _out);
 8000646:	f107 000c 	add.w	r0, r7, #12
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	4a11      	ldr	r2, [pc, #68]	; (8000694 <logMsg+0x70>)
 800064e:	2164      	movs	r1, #100	; 0x64
 8000650:	f005 f926 	bl	80058a0 <sniprintf>
    HAL_UART_Transmit_IT(&huart1, (uint8_t*) buffer, strlen(buffer));
 8000654:	f107 030c 	add.w	r3, r7, #12
 8000658:	4618      	mov	r0, r3
 800065a:	f7ff fdc4 	bl	80001e6 <strlen>
 800065e:	4603      	mov	r3, r0
 8000660:	b29a      	uxth	r2, r3
 8000662:	f107 030c 	add.w	r3, r7, #12
 8000666:	4619      	mov	r1, r3
 8000668:	480b      	ldr	r0, [pc, #44]	; (8000698 <logMsg+0x74>)
 800066a:	f003 fd93 	bl	8004194 <HAL_UART_Transmit_IT>

    // Loiter until the IT complete flag is set
	while (!txInterruptComplete)
 800066e:	e002      	b.n	8000676 <logMsg+0x52>
	{
		HAL_Delay(10);
 8000670:	200a      	movs	r0, #10
 8000672:	f001 f8ed 	bl	8001850 <HAL_Delay>
	while (!txInterruptComplete)
 8000676:	4b06      	ldr	r3, [pc, #24]	; (8000690 <logMsg+0x6c>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	f083 0301 	eor.w	r3, r3, #1
 800067e:	b2db      	uxtb	r3, r3
 8000680:	2b00      	cmp	r3, #0
 8000682:	d1f5      	bne.n	8000670 <logMsg+0x4c>
	}
}
 8000684:	bf00      	nop
 8000686:	bf00      	nop
 8000688:	3770      	adds	r7, #112	; 0x70
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	2000008c 	.word	0x2000008c
 8000694:	08006154 	.word	0x08006154
 8000698:	20000638 	.word	0x20000638

0800069c <logGetMsg>:

// logMsg function returns a char, c, over the specified UART
char logGetMsg(UART_HandleTypeDef *huart)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b084      	sub	sp, #16
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
	// Clear the complete flag
	rxInterruptComplete = 0;
 80006a4:	4b0d      	ldr	r3, [pc, #52]	; (80006dc <logGetMsg+0x40>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	701a      	strb	r2, [r3, #0]

  char c = '\0';				// Set default return value to NULL
 80006aa:	2300      	movs	r3, #0
 80006ac:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Receive_IT(&huart1, (uint8_t*) &c, sizeof(c));
 80006ae:	f107 030f 	add.w	r3, r7, #15
 80006b2:	2201      	movs	r2, #1
 80006b4:	4619      	mov	r1, r3
 80006b6:	480a      	ldr	r0, [pc, #40]	; (80006e0 <logGetMsg+0x44>)
 80006b8:	f003 fdc8 	bl	800424c <HAL_UART_Receive_IT>

  // Loiter until the IT complete flag is set
	while (!rxInterruptComplete)
 80006bc:	e002      	b.n	80006c4 <logGetMsg+0x28>
	{
		HAL_Delay(10);
 80006be:	200a      	movs	r0, #10
 80006c0:	f001 f8c6 	bl	8001850 <HAL_Delay>
	while (!rxInterruptComplete)
 80006c4:	4b05      	ldr	r3, [pc, #20]	; (80006dc <logGetMsg+0x40>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	f083 0301 	eor.w	r3, r3, #1
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d1f5      	bne.n	80006be <logGetMsg+0x22>
	}

	return c;
 80006d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	2000008d 	.word	0x2000008d
 80006e0:	20000638 	.word	0x20000638

080006e4 <numOnes>:

// Implement numOnes() with inline assembly to calculate and return
//   the numbers of ones in a binary representation of a given number
uint32_t numOnes(uint32_t number)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  // Algorithm:
  //  Count from bit 31 down to zero. At each bit, bitmask input number w/ bit[x] = 1.
  //  If the compared result equals 0 (ie 1:1 per bit), increment a counter register.
  //  Return that count when bit 0 of the position counter has been reached

  asm volatile (
 80006ec:	4600      	mov	r0, r0
 80006ee:	f04f 0100 	mov.w	r1, #0
 80006f2:	f04f 021f 	mov.w	r2, #31
 80006f6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80006fa:	f04f 0400 	mov.w	r4, #0

080006fe <loop>:
 80006fe:	ea00 0403 	and.w	r4, r0, r3
 8000702:	2c00      	cmp	r4, #0
 8000704:	d001      	beq.n	800070a <decrement>
 8000706:	f101 0101 	add.w	r1, r1, #1

0800070a <decrement>:
 800070a:	f1a2 0201 	sub.w	r2, r2, #1
 800070e:	2a00      	cmp	r2, #0
 8000710:	d002      	beq.n	8000718 <final>
 8000712:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8000716:	e7f2      	b.n	80006fe <loop>

08000718 <final>:
 8000718:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800071c:	ea00 0403 	and.w	r4, r0, r3
 8000720:	2c00      	cmp	r4, #0
 8000722:	d001      	beq.n	8000728 <return>
 8000724:	f101 0101 	add.w	r1, r1, #1

08000728 <return>:
 8000728:	4608      	mov	r0, r1
 800072a:	4770      	bx	lr
"return: \n\t"
	"MOV R0, R1 \n\t"
    "BX lr \n\t"
  );

}
 800072c:	bf00      	nop
 800072e:	4618      	mov	r0, r3
 8000730:	370c      	adds	r7, #12
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr
	...

0800073c <myDisableIntr>:
 *
 */

// Define prototype to disable a given interrupt
void myDisableIntr(uint32_t IRQn)
{
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
	 *		uint32_t wordOffset = (IRQn >> 5);			// IRQn / 32
	 *		uint32_t bitOffset = (IRQn & 0x1f);			// IRQn mod 32
	 *		NVIC->ICER[wordOffset] = (1 << bitOffset);	// Clear INT
	 */

	asm volatile(
 8000744:	ea4f 1150 	mov.w	r1, r0, lsr #5
 8000748:	ea4f 0181 	mov.w	r1, r1, lsl #2
 800074c:	f000 021f 	and.w	r2, r0, #31
 8000750:	f04f 0001 	mov.w	r0, #1
 8000754:	fa00 f202 	lsl.w	r2, r0, r2
 8000758:	4b04      	ldr	r3, [pc, #16]	; (800076c <myDisableIntr+0x30>)
 800075a:	440b      	add	r3, r1
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	4770      	bx	lr
		"STR R2, [R3] \n\t"				// Store new value into address pointed to by R3

		"BX lr \n\t"
	);

}
 8000760:	bf00      	nop
 8000762:	370c      	adds	r7, #12
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr
 800076c:	e000e180 	.word	0xe000e180

08000770 <myEnableIntr>:

void myEnableIntr(uint32_t IRQn)
{
 8000770:	b480      	push	{r7}
 8000772:	b083      	sub	sp, #12
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
	 *		uint32_t wordOffset = (IRQn >> 5);			// IRQn / 32
	 *		uint32_t bitOffset = (IRQn & 0x1f);			// IRQn mod 32
	 *		NVIC->ISER[wordOffset] = (1 << bitOffset);	// Enable INT
	 */

	asm volatile(
 8000778:	ea4f 1150 	mov.w	r1, r0, lsr #5
 800077c:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8000780:	f000 021f 	and.w	r2, r0, #31
 8000784:	f04f 0001 	mov.w	r0, #1
 8000788:	fa00 f202 	lsl.w	r2, r0, r2
 800078c:	4b04      	ldr	r3, [pc, #16]	; (80007a0 <myEnableIntr+0x30>)
 800078e:	440b      	add	r3, r1
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	4770      	bx	lr
		"STR R2, [R3] \n\t"				// Store new value into address pointed to by R3

		"BX lr \n\t"
	);

}
 8000794:	bf00      	nop
 8000796:	370c      	adds	r7, #12
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr
 80007a0:	e000e100 	.word	0xe000e100

080007a4 <myDisableAllIntr>:

// Implement myDisableAllIntr() to disable all interrupts
void myDisableAllIntr(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  // Use instruction CPD with effect options of ID for "Interrupt Disable" and
  //   iflag option i to specify IRQ interrupts
  asm(
 80007a8:	b672      	cpsid	i
 80007aa:	4770      	bx	lr
    "CPSID i \n\t"
    "BX lr \n\t"
  );
}
 80007ac:	bf00      	nop
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
	...

080007b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b092      	sub	sp, #72	; 0x48
 80007bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007be:	f000 ffd2 	bl	8001766 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007c2:	f000 f90b 	bl	80009dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007c6:	f000 fb17 	bl	8000df8 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 80007ca:	f000 f9ab 	bl	8000b24 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 80007ce:	f000 f9e1 	bl	8000b94 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 80007d2:	f000 fa1f 	bl	8000c14 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 80007d6:	f000 fa43 	bl	8000c60 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80007da:	f000 fa7f 	bl	8000cdc <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80007de:	f000 faad 	bl	8000d3c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80007e2:	f000 fadb 	bl	8000d9c <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  // Header info with instructions for user at console
  logMsg(&huart1, "Welcome to Embedded controller programming");
 80007e6:	4966      	ldr	r1, [pc, #408]	; (8000980 <main+0x1c8>)
 80007e8:	4866      	ldr	r0, [pc, #408]	; (8000984 <main+0x1cc>)
 80007ea:	f7ff ff1b 	bl	8000624 <logMsg>
  logMsg(&huart1, " - Enter g for toggling Green LED");
 80007ee:	4966      	ldr	r1, [pc, #408]	; (8000988 <main+0x1d0>)
 80007f0:	4864      	ldr	r0, [pc, #400]	; (8000984 <main+0x1cc>)
 80007f2:	f7ff ff17 	bl	8000624 <logMsg>
  logMsg(&huart1, " - Enter b for toggling Blue LED");
 80007f6:	4965      	ldr	r1, [pc, #404]	; (800098c <main+0x1d4>)
 80007f8:	4862      	ldr	r0, [pc, #392]	; (8000984 <main+0x1cc>)
 80007fa:	f7ff ff13 	bl	8000624 <logMsg>
  logMsg(&huart1, " - Enter v to find the sum of squares of a number");
 80007fe:	4964      	ldr	r1, [pc, #400]	; (8000990 <main+0x1d8>)
 8000800:	4860      	ldr	r0, [pc, #384]	; (8000984 <main+0x1cc>)
 8000802:	f7ff ff0f 	bl	8000624 <logMsg>
  logMsg(&huart1, " - Enter n to find number of 1â€™s");
 8000806:	4963      	ldr	r1, [pc, #396]	; (8000994 <main+0x1dc>)
 8000808:	485e      	ldr	r0, [pc, #376]	; (8000984 <main+0x1cc>)
 800080a:	f7ff ff0b 	bl	8000624 <logMsg>
  logMsg(&huart1, " - Enter d to disable a interrupt");
 800080e:	4962      	ldr	r1, [pc, #392]	; (8000998 <main+0x1e0>)
 8000810:	485c      	ldr	r0, [pc, #368]	; (8000984 <main+0x1cc>)
 8000812:	f7ff ff07 	bl	8000624 <logMsg>
  logMsg(&huart1, " - Enter e to enable the interrupt");
 8000816:	4961      	ldr	r1, [pc, #388]	; (800099c <main+0x1e4>)
 8000818:	485a      	ldr	r0, [pc, #360]	; (8000984 <main+0x1cc>)
 800081a:	f7ff ff03 	bl	8000624 <logMsg>
  logMsg(&huart1, " - Enter a to disable all interrupts");
 800081e:	4960      	ldr	r1, [pc, #384]	; (80009a0 <main+0x1e8>)
 8000820:	4858      	ldr	r0, [pc, #352]	; (8000984 <main+0x1cc>)
 8000822:	f7ff feff 	bl	8000624 <logMsg>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    // Define an input char with default value of NULL
    char input = '\0';
 8000826:	2300      	movs	r3, #0
 8000828:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    input = logGetMsg(&huart1);
 800082c:	4855      	ldr	r0, [pc, #340]	; (8000984 <main+0x1cc>)
 800082e:	f7ff ff35 	bl	800069c <logGetMsg>
 8000832:	4603      	mov	r3, r0
 8000834:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    // Evaluate input char and execute methods associated with command
    switch(input)
 8000838:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800083c:	3b61      	subs	r3, #97	; 0x61
 800083e:	2b15      	cmp	r3, #21
 8000840:	f200 8097 	bhi.w	8000972 <main+0x1ba>
 8000844:	a201      	add	r2, pc, #4	; (adr r2, 800084c <main+0x94>)
 8000846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800084a:	bf00      	nop
 800084c:	08000965 	.word	0x08000965
 8000850:	080008b9 	.word	0x080008b9
 8000854:	08000973 	.word	0x08000973
 8000858:	0800092d 	.word	0x0800092d
 800085c:	08000949 	.word	0x08000949
 8000860:	08000973 	.word	0x08000973
 8000864:	080008a5 	.word	0x080008a5
 8000868:	08000973 	.word	0x08000973
 800086c:	08000973 	.word	0x08000973
 8000870:	08000973 	.word	0x08000973
 8000874:	08000973 	.word	0x08000973
 8000878:	08000973 	.word	0x08000973
 800087c:	08000973 	.word	0x08000973
 8000880:	08000905 	.word	0x08000905
 8000884:	08000973 	.word	0x08000973
 8000888:	08000973 	.word	0x08000973
 800088c:	08000973 	.word	0x08000973
 8000890:	08000973 	.word	0x08000973
 8000894:	08000973 	.word	0x08000973
 8000898:	08000973 	.word	0x08000973
 800089c:	08000973 	.word	0x08000973
 80008a0:	080008cd 	.word	0x080008cd
    {
        // Print received char, toggle green LED
        case ('g'):
        {
            logMsg(&huart1, "g");
 80008a4:	493f      	ldr	r1, [pc, #252]	; (80009a4 <main+0x1ec>)
 80008a6:	4837      	ldr	r0, [pc, #220]	; (8000984 <main+0x1cc>)
 80008a8:	f7ff febc 	bl	8000624 <logMsg>
            HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80008ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008b0:	483d      	ldr	r0, [pc, #244]	; (80009a8 <main+0x1f0>)
 80008b2:	f001 fc51 	bl	8002158 <HAL_GPIO_TogglePin>
            break;
 80008b6:	e061      	b.n	800097c <main+0x1c4>
        }

        // Print received char, toggle blue LED
        case ('b'):
        {
            logMsg(&huart1, "b");
 80008b8:	493c      	ldr	r1, [pc, #240]	; (80009ac <main+0x1f4>)
 80008ba:	4832      	ldr	r0, [pc, #200]	; (8000984 <main+0x1cc>)
 80008bc:	f7ff feb2 	bl	8000624 <logMsg>
            HAL_GPIO_TogglePin(LED3_WIFI__LED4_BLE_GPIO_Port, LED3_WIFI__LED4_BLE_Pin);
 80008c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008c4:	483a      	ldr	r0, [pc, #232]	; (80009b0 <main+0x1f8>)
 80008c6:	f001 fc47 	bl	8002158 <HAL_GPIO_TogglePin>
            break;
 80008ca:	e057      	b.n	800097c <main+0x1c4>
        }

        case ('v'):
        {
            logMsg(&huart1, "v");
 80008cc:	4939      	ldr	r1, [pc, #228]	; (80009b4 <main+0x1fc>)
 80008ce:	482d      	ldr	r0, [pc, #180]	; (8000984 <main+0x1cc>)
 80008d0:	f7ff fea8 	bl	8000624 <logMsg>

            // Implement sumOfSquares method in mySquareSum.s
            uint32_t sum = sumOfSquares(3);   	// Use fixed value w/ known result, 3 should be 14
 80008d4:	2003      	movs	r0, #3
 80008d6:	f7ff fc7b 	bl	80001d0 <sumOfSquares>
 80008da:	6438      	str	r0, [r7, #64]	; 0x40
			char buffer[50] = {0};             			// Output buffer
 80008dc:	2300      	movs	r3, #0
 80008de:	603b      	str	r3, [r7, #0]
 80008e0:	1d3b      	adds	r3, r7, #4
 80008e2:	222e      	movs	r2, #46	; 0x2e
 80008e4:	2100      	movs	r1, #0
 80008e6:	4618      	mov	r0, r3
 80008e8:	f004 ffd2 	bl	8005890 <memset>
			snprintf(buffer, sizeof(buffer), "Sum of squares for 3 is %lu", sum);
 80008ec:	4638      	mov	r0, r7
 80008ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80008f0:	4a31      	ldr	r2, [pc, #196]	; (80009b8 <main+0x200>)
 80008f2:	2132      	movs	r1, #50	; 0x32
 80008f4:	f004 ffd4 	bl	80058a0 <sniprintf>
			logMsg(&huart1, buffer);
 80008f8:	463b      	mov	r3, r7
 80008fa:	4619      	mov	r1, r3
 80008fc:	4821      	ldr	r0, [pc, #132]	; (8000984 <main+0x1cc>)
 80008fe:	f7ff fe91 	bl	8000624 <logMsg>

            break;
 8000902:	e03b      	b.n	800097c <main+0x1c4>
        }

        case ('n'):
        {
            logMsg(&huart1, "n");
 8000904:	492d      	ldr	r1, [pc, #180]	; (80009bc <main+0x204>)
 8000906:	481f      	ldr	r0, [pc, #124]	; (8000984 <main+0x1cc>)
 8000908:	f7ff fe8c 	bl	8000624 <logMsg>

            // Implement code using function numOnes()
            uint32_t numberOfOnes = numOnes(7);   // Use fixed value w/ known result, 7 should be 3 (0b111)
 800090c:	2007      	movs	r0, #7
 800090e:	f7ff fee9 	bl	80006e4 <numOnes>
 8000912:	63f8      	str	r0, [r7, #60]	; 0x3c
            char buffer[50];             // Output buffer
            snprintf(buffer, sizeof(buffer), "Number of ones in 7 is %lu", numberOfOnes);
 8000914:	4638      	mov	r0, r7
 8000916:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000918:	4a29      	ldr	r2, [pc, #164]	; (80009c0 <main+0x208>)
 800091a:	2132      	movs	r1, #50	; 0x32
 800091c:	f004 ffc0 	bl	80058a0 <sniprintf>
            logMsg(&huart1, buffer);
 8000920:	463b      	mov	r3, r7
 8000922:	4619      	mov	r1, r3
 8000924:	4817      	ldr	r0, [pc, #92]	; (8000984 <main+0x1cc>)
 8000926:	f7ff fe7d 	bl	8000624 <logMsg>

            break;
 800092a:	e027      	b.n	800097c <main+0x1c4>
        }

        case ('d'):
        {
            logMsg(&huart1, "d");
 800092c:	4925      	ldr	r1, [pc, #148]	; (80009c4 <main+0x20c>)
 800092e:	4815      	ldr	r0, [pc, #84]	; (8000984 <main+0x1cc>)
 8000930:	f7ff fe78 	bl	8000624 <logMsg>

            // Implement code to disable a given interrupt, blue switch on GPIO_EXTI13 in this case
            uint32_t IRQn = 40;
 8000934:	2328      	movs	r3, #40	; 0x28
 8000936:	637b      	str	r3, [r7, #52]	; 0x34
            myDisableIntr(IRQn);
 8000938:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800093a:	f7ff feff 	bl	800073c <myDisableIntr>

            logMsg(&huart1, "GPIO_EXTI13 disabled");    // Confirm thats the correct EXTI#
 800093e:	4922      	ldr	r1, [pc, #136]	; (80009c8 <main+0x210>)
 8000940:	4810      	ldr	r0, [pc, #64]	; (8000984 <main+0x1cc>)
 8000942:	f7ff fe6f 	bl	8000624 <logMsg>

            break;
 8000946:	e019      	b.n	800097c <main+0x1c4>
        }

        case ('e'):
        {
            logMsg(&huart1, "e");
 8000948:	4920      	ldr	r1, [pc, #128]	; (80009cc <main+0x214>)
 800094a:	480e      	ldr	r0, [pc, #56]	; (8000984 <main+0x1cc>)
 800094c:	f7ff fe6a 	bl	8000624 <logMsg>

            // Implement code to enable a given interrupt, blue switch on GPIO_EXTI13 in this case
            uint32_t IRQn = 40;
 8000950:	2328      	movs	r3, #40	; 0x28
 8000952:	63bb      	str	r3, [r7, #56]	; 0x38
            myEnableIntr(IRQn);
 8000954:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000956:	f7ff ff0b 	bl	8000770 <myEnableIntr>

            logMsg(&huart1, "GPIO_EXTI13 enabled");
 800095a:	491d      	ldr	r1, [pc, #116]	; (80009d0 <main+0x218>)
 800095c:	4809      	ldr	r0, [pc, #36]	; (8000984 <main+0x1cc>)
 800095e:	f7ff fe61 	bl	8000624 <logMsg>

            break;
 8000962:	e00b      	b.n	800097c <main+0x1c4>
        }

        case ('a'):
        {
            logMsg(&huart1, "a");
 8000964:	491b      	ldr	r1, [pc, #108]	; (80009d4 <main+0x21c>)
 8000966:	4807      	ldr	r0, [pc, #28]	; (8000984 <main+0x1cc>)
 8000968:	f7ff fe5c 	bl	8000624 <logMsg>

            // Implement code to disable all interrupts using function myDisableAllIntr()
            myDisableAllIntr();
 800096c:	f7ff ff1a 	bl	80007a4 <myDisableAllIntr>

            break;
 8000970:	e004      	b.n	800097c <main+0x1c4>
        }

        // Default case. Print error message
        default:
        {
            logMsg(&huart1, "Unknown character received!\n");
 8000972:	4919      	ldr	r1, [pc, #100]	; (80009d8 <main+0x220>)
 8000974:	4803      	ldr	r0, [pc, #12]	; (8000984 <main+0x1cc>)
 8000976:	f7ff fe55 	bl	8000624 <logMsg>
            break;
 800097a:	bf00      	nop
  {
 800097c:	e753      	b.n	8000826 <main+0x6e>
 800097e:	bf00      	nop
 8000980:	08006158 	.word	0x08006158
 8000984:	20000638 	.word	0x20000638
 8000988:	08006184 	.word	0x08006184
 800098c:	080061a8 	.word	0x080061a8
 8000990:	080061cc 	.word	0x080061cc
 8000994:	08006200 	.word	0x08006200
 8000998:	08006224 	.word	0x08006224
 800099c:	08006248 	.word	0x08006248
 80009a0:	0800626c 	.word	0x0800626c
 80009a4:	08006294 	.word	0x08006294
 80009a8:	48000400 	.word	0x48000400
 80009ac:	08006298 	.word	0x08006298
 80009b0:	48000800 	.word	0x48000800
 80009b4:	0800629c 	.word	0x0800629c
 80009b8:	080062a0 	.word	0x080062a0
 80009bc:	080062bc 	.word	0x080062bc
 80009c0:	080062c0 	.word	0x080062c0
 80009c4:	080062dc 	.word	0x080062dc
 80009c8:	080062e0 	.word	0x080062e0
 80009cc:	080062f8 	.word	0x080062f8
 80009d0:	080062fc 	.word	0x080062fc
 80009d4:	08006310 	.word	0x08006310
 80009d8:	08006314 	.word	0x08006314

080009dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b0b8      	sub	sp, #224	; 0xe0
 80009e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009e2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80009e6:	2244      	movs	r2, #68	; 0x44
 80009e8:	2100      	movs	r1, #0
 80009ea:	4618      	mov	r0, r3
 80009ec:	f004 ff50 	bl	8005890 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009f0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
 80009f8:	605a      	str	r2, [r3, #4]
 80009fa:	609a      	str	r2, [r3, #8]
 80009fc:	60da      	str	r2, [r3, #12]
 80009fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a00:	463b      	mov	r3, r7
 8000a02:	2288      	movs	r2, #136	; 0x88
 8000a04:	2100      	movs	r1, #0
 8000a06:	4618      	mov	r0, r3
 8000a08:	f004 ff42 	bl	8005890 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000a0c:	f001 fe44 	bl	8002698 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000a10:	4b42      	ldr	r3, [pc, #264]	; (8000b1c <SystemClock_Config+0x140>)
 8000a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000a16:	4a41      	ldr	r2, [pc, #260]	; (8000b1c <SystemClock_Config+0x140>)
 8000a18:	f023 0318 	bic.w	r3, r3, #24
 8000a1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000a20:	2314      	movs	r3, #20
 8000a22:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000a26:	2301      	movs	r3, #1
 8000a28:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000a32:	2300      	movs	r3, #0
 8000a34:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000a38:	2360      	movs	r3, #96	; 0x60
 8000a3a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000a44:	2301      	movs	r3, #1
 8000a46:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000a50:	2328      	movs	r3, #40	; 0x28
 8000a52:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000a56:	2307      	movs	r3, #7
 8000a58:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a62:	2302      	movs	r3, #2
 8000a64:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a68:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f001 ff53 	bl	8002918 <HAL_RCC_OscConfig>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000a78:	f000 fb5e 	bl	8001138 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a7c:	230f      	movs	r3, #15
 8000a7e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a82:	2303      	movs	r3, #3
 8000a84:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a94:	2300      	movs	r3, #0
 8000a96:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a9a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000a9e:	2104      	movs	r1, #4
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f002 fb1f 	bl	80030e4 <HAL_RCC_ClockConfig>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000aac:	f000 fb44 	bl	8001138 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 8000ab0:	4b1b      	ldr	r3, [pc, #108]	; (8000b20 <SystemClock_Config+0x144>)
 8000ab2:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_DFSDM1
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000abc:	2300      	movs	r3, #0
 8000abe:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000ac6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000aca:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000acc:	2301      	movs	r3, #1
 8000ace:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000ad4:	2318      	movs	r3, #24
 8000ad6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000ad8:	2307      	movs	r3, #7
 8000ada:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000adc:	2302      	movs	r3, #2
 8000ade:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8000ae4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000ae8:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000aea:	463b      	mov	r3, r7
 8000aec:	4618      	mov	r0, r3
 8000aee:	f002 fcff 	bl	80034f0 <HAL_RCCEx_PeriphCLKConfig>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <SystemClock_Config+0x120>
  {
    Error_Handler();
 8000af8:	f000 fb1e 	bl	8001138 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000afc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000b00:	f001 fde8 	bl	80026d4 <HAL_PWREx_ControlVoltageScaling>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <SystemClock_Config+0x132>
  {
    Error_Handler();
 8000b0a:	f000 fb15 	bl	8001138 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000b0e:	f002 ffd9 	bl	8003ac4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000b12:	bf00      	nop
 8000b14:	37e0      	adds	r7, #224	; 0xe0
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40021000 	.word	0x40021000
 8000b20:	00012085 	.word	0x00012085

08000b24 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000b28:	4b18      	ldr	r3, [pc, #96]	; (8000b8c <MX_DFSDM1_Init+0x68>)
 8000b2a:	4a19      	ldr	r2, [pc, #100]	; (8000b90 <MX_DFSDM1_Init+0x6c>)
 8000b2c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000b2e:	4b17      	ldr	r3, [pc, #92]	; (8000b8c <MX_DFSDM1_Init+0x68>)
 8000b30:	2201      	movs	r2, #1
 8000b32:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000b34:	4b15      	ldr	r3, [pc, #84]	; (8000b8c <MX_DFSDM1_Init+0x68>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000b3a:	4b14      	ldr	r3, [pc, #80]	; (8000b8c <MX_DFSDM1_Init+0x68>)
 8000b3c:	2202      	movs	r2, #2
 8000b3e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000b40:	4b12      	ldr	r3, [pc, #72]	; (8000b8c <MX_DFSDM1_Init+0x68>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000b46:	4b11      	ldr	r3, [pc, #68]	; (8000b8c <MX_DFSDM1_Init+0x68>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000b4c:	4b0f      	ldr	r3, [pc, #60]	; (8000b8c <MX_DFSDM1_Init+0x68>)
 8000b4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b52:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000b54:	4b0d      	ldr	r3, [pc, #52]	; (8000b8c <MX_DFSDM1_Init+0x68>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000b5a:	4b0c      	ldr	r3, [pc, #48]	; (8000b8c <MX_DFSDM1_Init+0x68>)
 8000b5c:	2204      	movs	r2, #4
 8000b5e:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000b60:	4b0a      	ldr	r3, [pc, #40]	; (8000b8c <MX_DFSDM1_Init+0x68>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000b66:	4b09      	ldr	r3, [pc, #36]	; (8000b8c <MX_DFSDM1_Init+0x68>)
 8000b68:	2201      	movs	r2, #1
 8000b6a:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000b6c:	4b07      	ldr	r3, [pc, #28]	; (8000b8c <MX_DFSDM1_Init+0x68>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000b72:	4b06      	ldr	r3, [pc, #24]	; (8000b8c <MX_DFSDM1_Init+0x68>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000b78:	4804      	ldr	r0, [pc, #16]	; (8000b8c <MX_DFSDM1_Init+0x68>)
 8000b7a:	f000 ff9f 	bl	8001abc <HAL_DFSDM_ChannelInit>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8000b84:	f000 fad8 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000b88:	bf00      	nop
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	200000c4 	.word	0x200000c4
 8000b90:	40016020 	.word	0x40016020

08000b94 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000b98:	4b1b      	ldr	r3, [pc, #108]	; (8000c08 <MX_I2C2_Init+0x74>)
 8000b9a:	4a1c      	ldr	r2, [pc, #112]	; (8000c0c <MX_I2C2_Init+0x78>)
 8000b9c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8000b9e:	4b1a      	ldr	r3, [pc, #104]	; (8000c08 <MX_I2C2_Init+0x74>)
 8000ba0:	4a1b      	ldr	r2, [pc, #108]	; (8000c10 <MX_I2C2_Init+0x7c>)
 8000ba2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000ba4:	4b18      	ldr	r3, [pc, #96]	; (8000c08 <MX_I2C2_Init+0x74>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000baa:	4b17      	ldr	r3, [pc, #92]	; (8000c08 <MX_I2C2_Init+0x74>)
 8000bac:	2201      	movs	r2, #1
 8000bae:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bb0:	4b15      	ldr	r3, [pc, #84]	; (8000c08 <MX_I2C2_Init+0x74>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000bb6:	4b14      	ldr	r3, [pc, #80]	; (8000c08 <MX_I2C2_Init+0x74>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bbc:	4b12      	ldr	r3, [pc, #72]	; (8000c08 <MX_I2C2_Init+0x74>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bc2:	4b11      	ldr	r3, [pc, #68]	; (8000c08 <MX_I2C2_Init+0x74>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bc8:	4b0f      	ldr	r3, [pc, #60]	; (8000c08 <MX_I2C2_Init+0x74>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000bce:	480e      	ldr	r0, [pc, #56]	; (8000c08 <MX_I2C2_Init+0x74>)
 8000bd0:	f001 faf4 	bl	80021bc <HAL_I2C_Init>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000bda:	f000 faad 	bl	8001138 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bde:	2100      	movs	r1, #0
 8000be0:	4809      	ldr	r0, [pc, #36]	; (8000c08 <MX_I2C2_Init+0x74>)
 8000be2:	f001 fb7a 	bl	80022da <HAL_I2CEx_ConfigAnalogFilter>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000bec:	f000 faa4 	bl	8001138 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	4805      	ldr	r0, [pc, #20]	; (8000c08 <MX_I2C2_Init+0x74>)
 8000bf4:	f001 fbbc 	bl	8002370 <HAL_I2CEx_ConfigDigitalFilter>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000bfe:	f000 fa9b 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	20000588 	.word	0x20000588
 8000c0c:	40005800 	.word	0x40005800
 8000c10:	10909cec 	.word	0x10909cec

08000c14 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000c18:	4b0f      	ldr	r3, [pc, #60]	; (8000c58 <MX_QUADSPI_Init+0x44>)
 8000c1a:	4a10      	ldr	r2, [pc, #64]	; (8000c5c <MX_QUADSPI_Init+0x48>)
 8000c1c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000c1e:	4b0e      	ldr	r3, [pc, #56]	; (8000c58 <MX_QUADSPI_Init+0x44>)
 8000c20:	2202      	movs	r2, #2
 8000c22:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000c24:	4b0c      	ldr	r3, [pc, #48]	; (8000c58 <MX_QUADSPI_Init+0x44>)
 8000c26:	2204      	movs	r2, #4
 8000c28:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000c2a:	4b0b      	ldr	r3, [pc, #44]	; (8000c58 <MX_QUADSPI_Init+0x44>)
 8000c2c:	2210      	movs	r2, #16
 8000c2e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000c30:	4b09      	ldr	r3, [pc, #36]	; (8000c58 <MX_QUADSPI_Init+0x44>)
 8000c32:	2217      	movs	r2, #23
 8000c34:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000c36:	4b08      	ldr	r3, [pc, #32]	; (8000c58 <MX_QUADSPI_Init+0x44>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000c3c:	4b06      	ldr	r3, [pc, #24]	; (8000c58 <MX_QUADSPI_Init+0x44>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000c42:	4805      	ldr	r0, [pc, #20]	; (8000c58 <MX_QUADSPI_Init+0x44>)
 8000c44:	f001 fdac 	bl	80027a0 <HAL_QSPI_Init>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000c4e:	f000 fa73 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	200006bc 	.word	0x200006bc
 8000c5c:	a0001000 	.word	0xa0001000

08000c60 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000c64:	4b1b      	ldr	r3, [pc, #108]	; (8000cd4 <MX_SPI3_Init+0x74>)
 8000c66:	4a1c      	ldr	r2, [pc, #112]	; (8000cd8 <MX_SPI3_Init+0x78>)
 8000c68:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000c6a:	4b1a      	ldr	r3, [pc, #104]	; (8000cd4 <MX_SPI3_Init+0x74>)
 8000c6c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c70:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000c72:	4b18      	ldr	r3, [pc, #96]	; (8000cd4 <MX_SPI3_Init+0x74>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000c78:	4b16      	ldr	r3, [pc, #88]	; (8000cd4 <MX_SPI3_Init+0x74>)
 8000c7a:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000c7e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c80:	4b14      	ldr	r3, [pc, #80]	; (8000cd4 <MX_SPI3_Init+0x74>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c86:	4b13      	ldr	r3, [pc, #76]	; (8000cd4 <MX_SPI3_Init+0x74>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000c8c:	4b11      	ldr	r3, [pc, #68]	; (8000cd4 <MX_SPI3_Init+0x74>)
 8000c8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c92:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c94:	4b0f      	ldr	r3, [pc, #60]	; (8000cd4 <MX_SPI3_Init+0x74>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c9a:	4b0e      	ldr	r3, [pc, #56]	; (8000cd4 <MX_SPI3_Init+0x74>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <MX_SPI3_Init+0x74>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ca6:	4b0b      	ldr	r3, [pc, #44]	; (8000cd4 <MX_SPI3_Init+0x74>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000cac:	4b09      	ldr	r3, [pc, #36]	; (8000cd4 <MX_SPI3_Init+0x74>)
 8000cae:	2207      	movs	r2, #7
 8000cb0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000cb2:	4b08      	ldr	r3, [pc, #32]	; (8000cd4 <MX_SPI3_Init+0x74>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000cb8:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <MX_SPI3_Init+0x74>)
 8000cba:	2208      	movs	r2, #8
 8000cbc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000cbe:	4805      	ldr	r0, [pc, #20]	; (8000cd4 <MX_SPI3_Init+0x74>)
 8000cc0:	f003 f8e2 	bl	8003e88 <HAL_SPI_Init>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000cca:	f000 fa35 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000cce:	bf00      	nop
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	200005d4 	.word	0x200005d4
 8000cd8:	40003c00 	.word	0x40003c00

08000cdc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ce0:	4b14      	ldr	r3, [pc, #80]	; (8000d34 <MX_USART1_UART_Init+0x58>)
 8000ce2:	4a15      	ldr	r2, [pc, #84]	; (8000d38 <MX_USART1_UART_Init+0x5c>)
 8000ce4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ce6:	4b13      	ldr	r3, [pc, #76]	; (8000d34 <MX_USART1_UART_Init+0x58>)
 8000ce8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000cec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000cee:	4b11      	ldr	r3, [pc, #68]	; (8000d34 <MX_USART1_UART_Init+0x58>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000cf4:	4b0f      	ldr	r3, [pc, #60]	; (8000d34 <MX_USART1_UART_Init+0x58>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000cfa:	4b0e      	ldr	r3, [pc, #56]	; (8000d34 <MX_USART1_UART_Init+0x58>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d00:	4b0c      	ldr	r3, [pc, #48]	; (8000d34 <MX_USART1_UART_Init+0x58>)
 8000d02:	220c      	movs	r2, #12
 8000d04:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d06:	4b0b      	ldr	r3, [pc, #44]	; (8000d34 <MX_USART1_UART_Init+0x58>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d0c:	4b09      	ldr	r3, [pc, #36]	; (8000d34 <MX_USART1_UART_Init+0x58>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d12:	4b08      	ldr	r3, [pc, #32]	; (8000d34 <MX_USART1_UART_Init+0x58>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d18:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <MX_USART1_UART_Init+0x58>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d1e:	4805      	ldr	r0, [pc, #20]	; (8000d34 <MX_USART1_UART_Init+0x58>)
 8000d20:	f003 f955 	bl	8003fce <HAL_UART_Init>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000d2a:	f000 fa05 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d2e:	bf00      	nop
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	20000638 	.word	0x20000638
 8000d38:	40013800 	.word	0x40013800

08000d3c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d40:	4b14      	ldr	r3, [pc, #80]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d42:	4a15      	ldr	r2, [pc, #84]	; (8000d98 <MX_USART3_UART_Init+0x5c>)
 8000d44:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d46:	4b13      	ldr	r3, [pc, #76]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d4c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d4e:	4b11      	ldr	r3, [pc, #68]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d54:	4b0f      	ldr	r3, [pc, #60]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d5a:	4b0e      	ldr	r3, [pc, #56]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d60:	4b0c      	ldr	r3, [pc, #48]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d62:	220c      	movs	r2, #12
 8000d64:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d66:	4b0b      	ldr	r3, [pc, #44]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d6c:	4b09      	ldr	r3, [pc, #36]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d72:	4b08      	ldr	r3, [pc, #32]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d78:	4b06      	ldr	r3, [pc, #24]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d7e:	4805      	ldr	r0, [pc, #20]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d80:	f003 f925 	bl	8003fce <HAL_UART_Init>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000d8a:	f000 f9d5 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d8e:	bf00      	nop
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	200000fc 	.word	0x200000fc
 8000d98:	40004800 	.word	0x40004800

08000d9c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000da0:	4b14      	ldr	r3, [pc, #80]	; (8000df4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000da2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000da6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000da8:	4b12      	ldr	r3, [pc, #72]	; (8000df4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000daa:	2206      	movs	r2, #6
 8000dac:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000dae:	4b11      	ldr	r3, [pc, #68]	; (8000df4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000db0:	2202      	movs	r2, #2
 8000db2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000db4:	4b0f      	ldr	r3, [pc, #60]	; (8000df4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000db6:	2202      	movs	r2, #2
 8000db8:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000dba:	4b0e      	ldr	r3, [pc, #56]	; (8000df4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000dc0:	4b0c      	ldr	r3, [pc, #48]	; (8000df4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000dc6:	4b0b      	ldr	r3, [pc, #44]	; (8000df4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000dcc:	4b09      	ldr	r3, [pc, #36]	; (8000df4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000dd2:	4b08      	ldr	r3, [pc, #32]	; (8000df4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000dd8:	4b06      	ldr	r3, [pc, #24]	; (8000df4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000dde:	4805      	ldr	r0, [pc, #20]	; (8000df4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000de0:	f001 fb12 	bl	8002408 <HAL_PCD_Init>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000dea:	f000 f9a5 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000dee:	bf00      	nop
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	20000180 	.word	0x20000180

08000df8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08a      	sub	sp, #40	; 0x28
 8000dfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfe:	f107 0314 	add.w	r3, r7, #20
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	605a      	str	r2, [r3, #4]
 8000e08:	609a      	str	r2, [r3, #8]
 8000e0a:	60da      	str	r2, [r3, #12]
 8000e0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e0e:	4bbb      	ldr	r3, [pc, #748]	; (80010fc <MX_GPIO_Init+0x304>)
 8000e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e12:	4aba      	ldr	r2, [pc, #744]	; (80010fc <MX_GPIO_Init+0x304>)
 8000e14:	f043 0310 	orr.w	r3, r3, #16
 8000e18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e1a:	4bb8      	ldr	r3, [pc, #736]	; (80010fc <MX_GPIO_Init+0x304>)
 8000e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e1e:	f003 0310 	and.w	r3, r3, #16
 8000e22:	613b      	str	r3, [r7, #16]
 8000e24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e26:	4bb5      	ldr	r3, [pc, #724]	; (80010fc <MX_GPIO_Init+0x304>)
 8000e28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e2a:	4ab4      	ldr	r2, [pc, #720]	; (80010fc <MX_GPIO_Init+0x304>)
 8000e2c:	f043 0304 	orr.w	r3, r3, #4
 8000e30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e32:	4bb2      	ldr	r3, [pc, #712]	; (80010fc <MX_GPIO_Init+0x304>)
 8000e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e36:	f003 0304 	and.w	r3, r3, #4
 8000e3a:	60fb      	str	r3, [r7, #12]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3e:	4baf      	ldr	r3, [pc, #700]	; (80010fc <MX_GPIO_Init+0x304>)
 8000e40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e42:	4aae      	ldr	r2, [pc, #696]	; (80010fc <MX_GPIO_Init+0x304>)
 8000e44:	f043 0301 	orr.w	r3, r3, #1
 8000e48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e4a:	4bac      	ldr	r3, [pc, #688]	; (80010fc <MX_GPIO_Init+0x304>)
 8000e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e4e:	f003 0301 	and.w	r3, r3, #1
 8000e52:	60bb      	str	r3, [r7, #8]
 8000e54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e56:	4ba9      	ldr	r3, [pc, #676]	; (80010fc <MX_GPIO_Init+0x304>)
 8000e58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e5a:	4aa8      	ldr	r2, [pc, #672]	; (80010fc <MX_GPIO_Init+0x304>)
 8000e5c:	f043 0302 	orr.w	r3, r3, #2
 8000e60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e62:	4ba6      	ldr	r3, [pc, #664]	; (80010fc <MX_GPIO_Init+0x304>)
 8000e64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e66:	f003 0302 	and.w	r3, r3, #2
 8000e6a:	607b      	str	r3, [r7, #4]
 8000e6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e6e:	4ba3      	ldr	r3, [pc, #652]	; (80010fc <MX_GPIO_Init+0x304>)
 8000e70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e72:	4aa2      	ldr	r2, [pc, #648]	; (80010fc <MX_GPIO_Init+0x304>)
 8000e74:	f043 0308 	orr.w	r3, r3, #8
 8000e78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e7a:	4ba0      	ldr	r3, [pc, #640]	; (80010fc <MX_GPIO_Init+0x304>)
 8000e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e7e:	f003 0308 	and.w	r3, r3, #8
 8000e82:	603b      	str	r3, [r7, #0]
 8000e84:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000e86:	2200      	movs	r2, #0
 8000e88:	f44f 718a 	mov.w	r1, #276	; 0x114
 8000e8c:	489c      	ldr	r0, [pc, #624]	; (8001100 <MX_GPIO_Init+0x308>)
 8000e8e:	f001 f94b 	bl	8002128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000e92:	2200      	movs	r2, #0
 8000e94:	f248 1104 	movw	r1, #33028	; 0x8104
 8000e98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e9c:	f001 f944 	bl	8002128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f24f 0114 	movw	r1, #61460	; 0xf014
 8000ea6:	4897      	ldr	r0, [pc, #604]	; (8001104 <MX_GPIO_Init+0x30c>)
 8000ea8:	f001 f93e 	bl	8002128 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000eac:	2200      	movs	r2, #0
 8000eae:	f241 0181 	movw	r1, #4225	; 0x1081
 8000eb2:	4895      	ldr	r0, [pc, #596]	; (8001108 <MX_GPIO_Init+0x310>)
 8000eb4:	f001 f938 	bl	8002128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000eb8:	2201      	movs	r2, #1
 8000eba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ebe:	4892      	ldr	r0, [pc, #584]	; (8001108 <MX_GPIO_Init+0x310>)
 8000ec0:	f001 f932 	bl	8002128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000eca:	4890      	ldr	r0, [pc, #576]	; (800110c <MX_GPIO_Init+0x314>)
 8000ecc:	f001 f92c 	bl	8002128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	2120      	movs	r1, #32
 8000ed4:	488b      	ldr	r0, [pc, #556]	; (8001104 <MX_GPIO_Init+0x30c>)
 8000ed6:	f001 f927 	bl	8002128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000eda:	2201      	movs	r2, #1
 8000edc:	2101      	movs	r1, #1
 8000ede:	4888      	ldr	r0, [pc, #544]	; (8001100 <MX_GPIO_Init+0x308>)
 8000ee0:	f001 f922 	bl	8002128 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000ee4:	f240 1315 	movw	r3, #277	; 0x115
 8000ee8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eea:	2301      	movs	r3, #1
 8000eec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ef6:	f107 0314 	add.w	r3, r7, #20
 8000efa:	4619      	mov	r1, r3
 8000efc:	4880      	ldr	r0, [pc, #512]	; (8001100 <MX_GPIO_Init+0x308>)
 8000efe:	f000 ff69 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000f02:	236a      	movs	r3, #106	; 0x6a
 8000f04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f06:	4b82      	ldr	r3, [pc, #520]	; (8001110 <MX_GPIO_Init+0x318>)
 8000f08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f0e:	f107 0314 	add.w	r3, r7, #20
 8000f12:	4619      	mov	r1, r3
 8000f14:	487a      	ldr	r0, [pc, #488]	; (8001100 <MX_GPIO_Init+0x308>)
 8000f16:	f000 ff5d 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000f1a:	f44f 5306 	mov.w	r3, #8576	; 0x2180
 8000f1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f20:	4b7b      	ldr	r3, [pc, #492]	; (8001110 <MX_GPIO_Init+0x318>)
 8000f22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f24:	2300      	movs	r3, #0
 8000f26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f28:	f107 0314 	add.w	r3, r7, #20
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4877      	ldr	r0, [pc, #476]	; (800110c <MX_GPIO_Init+0x314>)
 8000f30:	f000 ff50 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000f34:	233f      	movs	r3, #63	; 0x3f
 8000f36:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f38:	230b      	movs	r3, #11
 8000f3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f40:	f107 0314 	add.w	r3, r7, #20
 8000f44:	4619      	mov	r1, r3
 8000f46:	4871      	ldr	r0, [pc, #452]	; (800110c <MX_GPIO_Init+0x314>)
 8000f48:	f000 ff44 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f50:	2302      	movs	r3, #2
 8000f52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f54:	2300      	movs	r3, #0
 8000f56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f58:	2303      	movs	r3, #3
 8000f5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000f5c:	2308      	movs	r3, #8
 8000f5e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f60:	f107 0314 	add.w	r3, r7, #20
 8000f64:	4619      	mov	r1, r3
 8000f66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f6a:	f000 ff33 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000f6e:	f248 1304 	movw	r3, #33028	; 0x8104
 8000f72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f74:	2301      	movs	r3, #1
 8000f76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f80:	f107 0314 	add.w	r3, r7, #20
 8000f84:	4619      	mov	r1, r3
 8000f86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f8a:	f000 ff23 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000f8e:	2308      	movs	r3, #8
 8000f90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f92:	2302      	movs	r3, #2
 8000f94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	2300      	movs	r3, #0
 8000f98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000fa2:	f107 0314 	add.w	r3, r7, #20
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fac:	f000 ff12 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8000fb0:	2310      	movs	r3, #16
 8000fb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000fb4:	230b      	movs	r3, #11
 8000fb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8000fbc:	f107 0314 	add.w	r3, r7, #20
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fc6:	f000 ff05 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8000fca:	23e0      	movs	r3, #224	; 0xe0
 8000fcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000fda:	2305      	movs	r3, #5
 8000fdc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fde:	f107 0314 	add.w	r3, r7, #20
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fe8:	f000 fef4 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000fec:	2301      	movs	r3, #1
 8000fee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ff0:	4b47      	ldr	r3, [pc, #284]	; (8001110 <MX_GPIO_Init+0x318>)
 8000ff2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000ff8:	f107 0314 	add.w	r3, r7, #20
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4841      	ldr	r0, [pc, #260]	; (8001104 <MX_GPIO_Init+0x30c>)
 8001000:	f000 fee8 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001004:	2302      	movs	r3, #2
 8001006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001008:	230b      	movs	r3, #11
 800100a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	4619      	mov	r1, r3
 8001016:	483b      	ldr	r0, [pc, #236]	; (8001104 <MX_GPIO_Init+0x30c>)
 8001018:	f000 fedc 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 800101c:	f24f 0334 	movw	r3, #61492	; 0xf034
 8001020:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001022:	2301      	movs	r3, #1
 8001024:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102a:	2300      	movs	r3, #0
 800102c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800102e:	f107 0314 	add.w	r3, r7, #20
 8001032:	4619      	mov	r1, r3
 8001034:	4833      	ldr	r0, [pc, #204]	; (8001104 <MX_GPIO_Init+0x30c>)
 8001036:	f000 fecd 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 800103a:	f64c 4304 	movw	r3, #52228	; 0xcc04
 800103e:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001040:	4b33      	ldr	r3, [pc, #204]	; (8001110 <MX_GPIO_Init+0x318>)
 8001042:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001044:	2300      	movs	r3, #0
 8001046:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001048:	f107 0314 	add.w	r3, r7, #20
 800104c:	4619      	mov	r1, r3
 800104e:	482e      	ldr	r0, [pc, #184]	; (8001108 <MX_GPIO_Init+0x310>)
 8001050:	f000 fec0 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8001054:	f243 0381 	movw	r3, #12417	; 0x3081
 8001058:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800105a:	2301      	movs	r3, #1
 800105c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105e:	2300      	movs	r3, #0
 8001060:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001062:	2300      	movs	r3, #0
 8001064:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001066:	f107 0314 	add.w	r3, r7, #20
 800106a:	4619      	mov	r1, r3
 800106c:	4826      	ldr	r0, [pc, #152]	; (8001108 <MX_GPIO_Init+0x310>)
 800106e:	f000 feb1 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8001072:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001076:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001078:	2301      	movs	r3, #1
 800107a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001080:	2300      	movs	r3, #0
 8001082:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001084:	f107 0314 	add.w	r3, r7, #20
 8001088:	4619      	mov	r1, r3
 800108a:	4820      	ldr	r0, [pc, #128]	; (800110c <MX_GPIO_Init+0x314>)
 800108c:	f000 fea2 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001090:	2302      	movs	r3, #2
 8001092:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001094:	2302      	movs	r3, #2
 8001096:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800109c:	2303      	movs	r3, #3
 800109e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010a0:	2305      	movs	r3, #5
 80010a2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	4619      	mov	r1, r3
 80010aa:	4817      	ldr	r0, [pc, #92]	; (8001108 <MX_GPIO_Init+0x310>)
 80010ac:	f000 fe92 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80010b0:	2378      	movs	r3, #120	; 0x78
 80010b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b4:	2302      	movs	r3, #2
 80010b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b8:	2300      	movs	r3, #0
 80010ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010bc:	2303      	movs	r3, #3
 80010be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010c0:	2307      	movs	r3, #7
 80010c2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010c4:	f107 0314 	add.w	r3, r7, #20
 80010c8:	4619      	mov	r1, r3
 80010ca:	480f      	ldr	r0, [pc, #60]	; (8001108 <MX_GPIO_Init+0x310>)
 80010cc:	f000 fe82 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80010d0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010d6:	2312      	movs	r3, #18
 80010d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010da:	2301      	movs	r3, #1
 80010dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010de:	2303      	movs	r3, #3
 80010e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010e2:	2304      	movs	r3, #4
 80010e4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e6:	f107 0314 	add.w	r3, r7, #20
 80010ea:	4619      	mov	r1, r3
 80010ec:	4805      	ldr	r0, [pc, #20]	; (8001104 <MX_GPIO_Init+0x30c>)
 80010ee:	f000 fe71 	bl	8001dd4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2100      	movs	r1, #0
 80010f6:	2017      	movs	r0, #23
 80010f8:	e00c      	b.n	8001114 <MX_GPIO_Init+0x31c>
 80010fa:	bf00      	nop
 80010fc:	40021000 	.word	0x40021000
 8001100:	48001000 	.word	0x48001000
 8001104:	48000400 	.word	0x48000400
 8001108:	48000c00 	.word	0x48000c00
 800110c:	48000800 	.word	0x48000800
 8001110:	10110000 	.word	0x10110000
 8001114:	f000 fc9b 	bl	8001a4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001118:	2017      	movs	r0, #23
 800111a:	f000 fcb4 	bl	8001a86 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800111e:	2200      	movs	r2, #0
 8001120:	2100      	movs	r1, #0
 8001122:	2028      	movs	r0, #40	; 0x28
 8001124:	f000 fc93 	bl	8001a4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001128:	2028      	movs	r0, #40	; 0x28
 800112a:	f000 fcac 	bl	8001a86 <HAL_NVIC_EnableIRQ>

}
 800112e:	bf00      	nop
 8001130:	3728      	adds	r7, #40	; 0x28
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop

08001138 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800113c:	b672      	cpsid	i
}
 800113e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001140:	e7fe      	b.n	8001140 <Error_Handler+0x8>
	...

08001144 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800114a:	4b0f      	ldr	r3, [pc, #60]	; (8001188 <HAL_MspInit+0x44>)
 800114c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800114e:	4a0e      	ldr	r2, [pc, #56]	; (8001188 <HAL_MspInit+0x44>)
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	6613      	str	r3, [r2, #96]	; 0x60
 8001156:	4b0c      	ldr	r3, [pc, #48]	; (8001188 <HAL_MspInit+0x44>)
 8001158:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800115a:	f003 0301 	and.w	r3, r3, #1
 800115e:	607b      	str	r3, [r7, #4]
 8001160:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001162:	4b09      	ldr	r3, [pc, #36]	; (8001188 <HAL_MspInit+0x44>)
 8001164:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001166:	4a08      	ldr	r2, [pc, #32]	; (8001188 <HAL_MspInit+0x44>)
 8001168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800116c:	6593      	str	r3, [r2, #88]	; 0x58
 800116e:	4b06      	ldr	r3, [pc, #24]	; (8001188 <HAL_MspInit+0x44>)
 8001170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001176:	603b      	str	r3, [r7, #0]
 8001178:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800117a:	bf00      	nop
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	40021000 	.word	0x40021000

0800118c <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08a      	sub	sp, #40	; 0x28
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001194:	f107 0314 	add.w	r3, r7, #20
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	605a      	str	r2, [r3, #4]
 800119e:	609a      	str	r2, [r3, #8]
 80011a0:	60da      	str	r2, [r3, #12]
 80011a2:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 80011a4:	4b1a      	ldr	r3, [pc, #104]	; (8001210 <HAL_DFSDM_ChannelMspInit+0x84>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d12d      	bne.n	8001208 <HAL_DFSDM_ChannelMspInit+0x7c>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80011ac:	4b19      	ldr	r3, [pc, #100]	; (8001214 <HAL_DFSDM_ChannelMspInit+0x88>)
 80011ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011b0:	4a18      	ldr	r2, [pc, #96]	; (8001214 <HAL_DFSDM_ChannelMspInit+0x88>)
 80011b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80011b6:	6613      	str	r3, [r2, #96]	; 0x60
 80011b8:	4b16      	ldr	r3, [pc, #88]	; (8001214 <HAL_DFSDM_ChannelMspInit+0x88>)
 80011ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80011c0:	613b      	str	r3, [r7, #16]
 80011c2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80011c4:	4b13      	ldr	r3, [pc, #76]	; (8001214 <HAL_DFSDM_ChannelMspInit+0x88>)
 80011c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c8:	4a12      	ldr	r2, [pc, #72]	; (8001214 <HAL_DFSDM_ChannelMspInit+0x88>)
 80011ca:	f043 0310 	orr.w	r3, r3, #16
 80011ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011d0:	4b10      	ldr	r3, [pc, #64]	; (8001214 <HAL_DFSDM_ChannelMspInit+0x88>)
 80011d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011d4:	f003 0310 	and.w	r3, r3, #16
 80011d8:	60fb      	str	r3, [r7, #12]
 80011da:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 80011dc:	f44f 7320 	mov.w	r3, #640	; 0x280
 80011e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e2:	2302      	movs	r3, #2
 80011e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ea:	2300      	movs	r3, #0
 80011ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80011ee:	2306      	movs	r3, #6
 80011f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011f2:	f107 0314 	add.w	r3, r7, #20
 80011f6:	4619      	mov	r1, r3
 80011f8:	4807      	ldr	r0, [pc, #28]	; (8001218 <HAL_DFSDM_ChannelMspInit+0x8c>)
 80011fa:	f000 fdeb 	bl	8001dd4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80011fe:	4b04      	ldr	r3, [pc, #16]	; (8001210 <HAL_DFSDM_ChannelMspInit+0x84>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	3301      	adds	r3, #1
 8001204:	4a02      	ldr	r2, [pc, #8]	; (8001210 <HAL_DFSDM_ChannelMspInit+0x84>)
 8001206:	6013      	str	r3, [r2, #0]
  }

}
 8001208:	bf00      	nop
 800120a:	3728      	adds	r7, #40	; 0x28
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	20000090 	.word	0x20000090
 8001214:	40021000 	.word	0x40021000
 8001218:	48001000 	.word	0x48001000

0800121c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b08a      	sub	sp, #40	; 0x28
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001224:	f107 0314 	add.w	r3, r7, #20
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
 8001232:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a17      	ldr	r2, [pc, #92]	; (8001298 <HAL_I2C_MspInit+0x7c>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d128      	bne.n	8001290 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800123e:	4b17      	ldr	r3, [pc, #92]	; (800129c <HAL_I2C_MspInit+0x80>)
 8001240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001242:	4a16      	ldr	r2, [pc, #88]	; (800129c <HAL_I2C_MspInit+0x80>)
 8001244:	f043 0302 	orr.w	r3, r3, #2
 8001248:	64d3      	str	r3, [r2, #76]	; 0x4c
 800124a:	4b14      	ldr	r3, [pc, #80]	; (800129c <HAL_I2C_MspInit+0x80>)
 800124c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	613b      	str	r3, [r7, #16]
 8001254:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001256:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800125a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800125c:	2312      	movs	r3, #18
 800125e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001260:	2301      	movs	r3, #1
 8001262:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001264:	2303      	movs	r3, #3
 8001266:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001268:	2304      	movs	r3, #4
 800126a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800126c:	f107 0314 	add.w	r3, r7, #20
 8001270:	4619      	mov	r1, r3
 8001272:	480b      	ldr	r0, [pc, #44]	; (80012a0 <HAL_I2C_MspInit+0x84>)
 8001274:	f000 fdae 	bl	8001dd4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001278:	4b08      	ldr	r3, [pc, #32]	; (800129c <HAL_I2C_MspInit+0x80>)
 800127a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800127c:	4a07      	ldr	r2, [pc, #28]	; (800129c <HAL_I2C_MspInit+0x80>)
 800127e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001282:	6593      	str	r3, [r2, #88]	; 0x58
 8001284:	4b05      	ldr	r3, [pc, #20]	; (800129c <HAL_I2C_MspInit+0x80>)
 8001286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001288:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001290:	bf00      	nop
 8001292:	3728      	adds	r7, #40	; 0x28
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40005800 	.word	0x40005800
 800129c:	40021000 	.word	0x40021000
 80012a0:	48000400 	.word	0x48000400

080012a4 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b08a      	sub	sp, #40	; 0x28
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ac:	f107 0314 	add.w	r3, r7, #20
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	605a      	str	r2, [r3, #4]
 80012b6:	609a      	str	r2, [r3, #8]
 80012b8:	60da      	str	r2, [r3, #12]
 80012ba:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a17      	ldr	r2, [pc, #92]	; (8001320 <HAL_QSPI_MspInit+0x7c>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d128      	bne.n	8001318 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80012c6:	4b17      	ldr	r3, [pc, #92]	; (8001324 <HAL_QSPI_MspInit+0x80>)
 80012c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012ca:	4a16      	ldr	r2, [pc, #88]	; (8001324 <HAL_QSPI_MspInit+0x80>)
 80012cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012d0:	6513      	str	r3, [r2, #80]	; 0x50
 80012d2:	4b14      	ldr	r3, [pc, #80]	; (8001324 <HAL_QSPI_MspInit+0x80>)
 80012d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012da:	613b      	str	r3, [r7, #16]
 80012dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80012de:	4b11      	ldr	r3, [pc, #68]	; (8001324 <HAL_QSPI_MspInit+0x80>)
 80012e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e2:	4a10      	ldr	r2, [pc, #64]	; (8001324 <HAL_QSPI_MspInit+0x80>)
 80012e4:	f043 0310 	orr.w	r3, r3, #16
 80012e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ea:	4b0e      	ldr	r3, [pc, #56]	; (8001324 <HAL_QSPI_MspInit+0x80>)
 80012ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ee:	f003 0310 	and.w	r3, r3, #16
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 80012f6:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80012fa:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fc:	2302      	movs	r3, #2
 80012fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001300:	2300      	movs	r3, #0
 8001302:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001304:	2303      	movs	r3, #3
 8001306:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001308:	230a      	movs	r3, #10
 800130a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800130c:	f107 0314 	add.w	r3, r7, #20
 8001310:	4619      	mov	r1, r3
 8001312:	4805      	ldr	r0, [pc, #20]	; (8001328 <HAL_QSPI_MspInit+0x84>)
 8001314:	f000 fd5e 	bl	8001dd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001318:	bf00      	nop
 800131a:	3728      	adds	r7, #40	; 0x28
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	a0001000 	.word	0xa0001000
 8001324:	40021000 	.word	0x40021000
 8001328:	48001000 	.word	0x48001000

0800132c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b08a      	sub	sp, #40	; 0x28
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001334:	f107 0314 	add.w	r3, r7, #20
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	60da      	str	r2, [r3, #12]
 8001342:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a17      	ldr	r2, [pc, #92]	; (80013a8 <HAL_SPI_MspInit+0x7c>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d128      	bne.n	80013a0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800134e:	4b17      	ldr	r3, [pc, #92]	; (80013ac <HAL_SPI_MspInit+0x80>)
 8001350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001352:	4a16      	ldr	r2, [pc, #88]	; (80013ac <HAL_SPI_MspInit+0x80>)
 8001354:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001358:	6593      	str	r3, [r2, #88]	; 0x58
 800135a:	4b14      	ldr	r3, [pc, #80]	; (80013ac <HAL_SPI_MspInit+0x80>)
 800135c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800135e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001362:	613b      	str	r3, [r7, #16]
 8001364:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001366:	4b11      	ldr	r3, [pc, #68]	; (80013ac <HAL_SPI_MspInit+0x80>)
 8001368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800136a:	4a10      	ldr	r2, [pc, #64]	; (80013ac <HAL_SPI_MspInit+0x80>)
 800136c:	f043 0304 	orr.w	r3, r3, #4
 8001370:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001372:	4b0e      	ldr	r3, [pc, #56]	; (80013ac <HAL_SPI_MspInit+0x80>)
 8001374:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001376:	f003 0304 	and.w	r3, r3, #4
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 800137e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001382:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001384:	2302      	movs	r3, #2
 8001386:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001388:	2300      	movs	r3, #0
 800138a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800138c:	2303      	movs	r3, #3
 800138e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001390:	2306      	movs	r3, #6
 8001392:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	4619      	mov	r1, r3
 800139a:	4805      	ldr	r0, [pc, #20]	; (80013b0 <HAL_SPI_MspInit+0x84>)
 800139c:	f000 fd1a 	bl	8001dd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80013a0:	bf00      	nop
 80013a2:	3728      	adds	r7, #40	; 0x28
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40003c00 	.word	0x40003c00
 80013ac:	40021000 	.word	0x40021000
 80013b0:	48000800 	.word	0x48000800

080013b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b08c      	sub	sp, #48	; 0x30
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013bc:	f107 031c 	add.w	r3, r7, #28
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a32      	ldr	r2, [pc, #200]	; (800149c <HAL_UART_MspInit+0xe8>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d130      	bne.n	8001438 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013d6:	4b32      	ldr	r3, [pc, #200]	; (80014a0 <HAL_UART_MspInit+0xec>)
 80013d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013da:	4a31      	ldr	r2, [pc, #196]	; (80014a0 <HAL_UART_MspInit+0xec>)
 80013dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013e0:	6613      	str	r3, [r2, #96]	; 0x60
 80013e2:	4b2f      	ldr	r3, [pc, #188]	; (80014a0 <HAL_UART_MspInit+0xec>)
 80013e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ea:	61bb      	str	r3, [r7, #24]
 80013ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ee:	4b2c      	ldr	r3, [pc, #176]	; (80014a0 <HAL_UART_MspInit+0xec>)
 80013f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f2:	4a2b      	ldr	r2, [pc, #172]	; (80014a0 <HAL_UART_MspInit+0xec>)
 80013f4:	f043 0302 	orr.w	r3, r3, #2
 80013f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013fa:	4b29      	ldr	r3, [pc, #164]	; (80014a0 <HAL_UART_MspInit+0xec>)
 80013fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	617b      	str	r3, [r7, #20]
 8001404:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001406:	23c0      	movs	r3, #192	; 0xc0
 8001408:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140a:	2302      	movs	r3, #2
 800140c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001412:	2303      	movs	r3, #3
 8001414:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001416:	2307      	movs	r3, #7
 8001418:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800141a:	f107 031c 	add.w	r3, r7, #28
 800141e:	4619      	mov	r1, r3
 8001420:	4820      	ldr	r0, [pc, #128]	; (80014a4 <HAL_UART_MspInit+0xf0>)
 8001422:	f000 fcd7 	bl	8001dd4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001426:	2200      	movs	r2, #0
 8001428:	2100      	movs	r1, #0
 800142a:	2025      	movs	r0, #37	; 0x25
 800142c:	f000 fb0f 	bl	8001a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001430:	2025      	movs	r0, #37	; 0x25
 8001432:	f000 fb28 	bl	8001a86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001436:	e02d      	b.n	8001494 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a1a      	ldr	r2, [pc, #104]	; (80014a8 <HAL_UART_MspInit+0xf4>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d128      	bne.n	8001494 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001442:	4b17      	ldr	r3, [pc, #92]	; (80014a0 <HAL_UART_MspInit+0xec>)
 8001444:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001446:	4a16      	ldr	r2, [pc, #88]	; (80014a0 <HAL_UART_MspInit+0xec>)
 8001448:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800144c:	6593      	str	r3, [r2, #88]	; 0x58
 800144e:	4b14      	ldr	r3, [pc, #80]	; (80014a0 <HAL_UART_MspInit+0xec>)
 8001450:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001452:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001456:	613b      	str	r3, [r7, #16]
 8001458:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800145a:	4b11      	ldr	r3, [pc, #68]	; (80014a0 <HAL_UART_MspInit+0xec>)
 800145c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800145e:	4a10      	ldr	r2, [pc, #64]	; (80014a0 <HAL_UART_MspInit+0xec>)
 8001460:	f043 0308 	orr.w	r3, r3, #8
 8001464:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001466:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <HAL_UART_MspInit+0xec>)
 8001468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146a:	f003 0308 	and.w	r3, r3, #8
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001472:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001476:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001478:	2302      	movs	r3, #2
 800147a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001480:	2303      	movs	r3, #3
 8001482:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001484:	2307      	movs	r3, #7
 8001486:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001488:	f107 031c 	add.w	r3, r7, #28
 800148c:	4619      	mov	r1, r3
 800148e:	4807      	ldr	r0, [pc, #28]	; (80014ac <HAL_UART_MspInit+0xf8>)
 8001490:	f000 fca0 	bl	8001dd4 <HAL_GPIO_Init>
}
 8001494:	bf00      	nop
 8001496:	3730      	adds	r7, #48	; 0x30
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	40013800 	.word	0x40013800
 80014a0:	40021000 	.word	0x40021000
 80014a4:	48000400 	.word	0x48000400
 80014a8:	40004800 	.word	0x40004800
 80014ac:	48000c00 	.word	0x48000c00

080014b0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b08a      	sub	sp, #40	; 0x28
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b8:	f107 0314 	add.w	r3, r7, #20
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]
 80014c6:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80014d0:	d154      	bne.n	800157c <HAL_PCD_MspInit+0xcc>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d2:	4b2c      	ldr	r3, [pc, #176]	; (8001584 <HAL_PCD_MspInit+0xd4>)
 80014d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014d6:	4a2b      	ldr	r2, [pc, #172]	; (8001584 <HAL_PCD_MspInit+0xd4>)
 80014d8:	f043 0301 	orr.w	r3, r3, #1
 80014dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014de:	4b29      	ldr	r3, [pc, #164]	; (8001584 <HAL_PCD_MspInit+0xd4>)
 80014e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e2:	f003 0301 	and.w	r3, r3, #1
 80014e6:	613b      	str	r3, [r7, #16]
 80014e8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80014ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014f0:	2300      	movs	r3, #0
 80014f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f4:	2300      	movs	r3, #0
 80014f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80014f8:	f107 0314 	add.w	r3, r7, #20
 80014fc:	4619      	mov	r1, r3
 80014fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001502:	f000 fc67 	bl	8001dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001506:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800150a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800150c:	2302      	movs	r3, #2
 800150e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001510:	2300      	movs	r3, #0
 8001512:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001514:	2303      	movs	r3, #3
 8001516:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001518:	230a      	movs	r3, #10
 800151a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800151c:	f107 0314 	add.w	r3, r7, #20
 8001520:	4619      	mov	r1, r3
 8001522:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001526:	f000 fc55 	bl	8001dd4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800152a:	4b16      	ldr	r3, [pc, #88]	; (8001584 <HAL_PCD_MspInit+0xd4>)
 800152c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800152e:	4a15      	ldr	r2, [pc, #84]	; (8001584 <HAL_PCD_MspInit+0xd4>)
 8001530:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001534:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001536:	4b13      	ldr	r3, [pc, #76]	; (8001584 <HAL_PCD_MspInit+0xd4>)
 8001538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800153a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001542:	4b10      	ldr	r3, [pc, #64]	; (8001584 <HAL_PCD_MspInit+0xd4>)
 8001544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d114      	bne.n	8001578 <HAL_PCD_MspInit+0xc8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800154e:	4b0d      	ldr	r3, [pc, #52]	; (8001584 <HAL_PCD_MspInit+0xd4>)
 8001550:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001552:	4a0c      	ldr	r2, [pc, #48]	; (8001584 <HAL_PCD_MspInit+0xd4>)
 8001554:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001558:	6593      	str	r3, [r2, #88]	; 0x58
 800155a:	4b0a      	ldr	r3, [pc, #40]	; (8001584 <HAL_PCD_MspInit+0xd4>)
 800155c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800155e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001562:	60bb      	str	r3, [r7, #8]
 8001564:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001566:	f001 f90b 	bl	8002780 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800156a:	4b06      	ldr	r3, [pc, #24]	; (8001584 <HAL_PCD_MspInit+0xd4>)
 800156c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800156e:	4a05      	ldr	r2, [pc, #20]	; (8001584 <HAL_PCD_MspInit+0xd4>)
 8001570:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001574:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001576:	e001      	b.n	800157c <HAL_PCD_MspInit+0xcc>
      HAL_PWREx_EnableVddUSB();
 8001578:	f001 f902 	bl	8002780 <HAL_PWREx_EnableVddUSB>
}
 800157c:	bf00      	nop
 800157e:	3728      	adds	r7, #40	; 0x28
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40021000 	.word	0x40021000

08001588 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800158c:	e7fe      	b.n	800158c <NMI_Handler+0x4>

0800158e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800158e:	b480      	push	{r7}
 8001590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001592:	e7fe      	b.n	8001592 <HardFault_Handler+0x4>

08001594 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001598:	e7fe      	b.n	8001598 <MemManage_Handler+0x4>

0800159a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800159a:	b480      	push	{r7}
 800159c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800159e:	e7fe      	b.n	800159e <BusFault_Handler+0x4>

080015a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015a4:	e7fe      	b.n	80015a4 <UsageFault_Handler+0x4>

080015a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015a6:	b480      	push	{r7}
 80015a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015aa:	bf00      	nop
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015b8:	bf00      	nop
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr

080015c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015c2:	b480      	push	{r7}
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015c6:	bf00      	nop
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015d4:	f000 f91c 	bl	8001810 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015d8:	bf00      	nop
 80015da:	bd80      	pop	{r7, pc}

080015dc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80015e0:	2020      	movs	r0, #32
 80015e2:	f000 fdd3 	bl	800218c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80015e6:	2040      	movs	r0, #64	; 0x40
 80015e8:	f000 fdd0 	bl	800218c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80015ec:	2080      	movs	r0, #128	; 0x80
 80015ee:	f000 fdcd 	bl	800218c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80015f2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80015f6:	f000 fdc9 	bl	800218c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80015fa:	bf00      	nop
 80015fc:	bd80      	pop	{r7, pc}
	...

08001600 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001604:	4802      	ldr	r0, [pc, #8]	; (8001610 <USART1_IRQHandler+0x10>)
 8001606:	f002 fe65 	bl	80042d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800160a:	bf00      	nop
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	20000638 	.word	0x20000638

08001614 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001618:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800161c:	f000 fdb6 	bl	800218c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8001620:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001624:	f000 fdb2 	bl	800218c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001628:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800162c:	f000 fdae 	bl	800218c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8001630:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001634:	f000 fdaa 	bl	800218c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001638:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800163c:	f000 fda6 	bl	800218c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}

08001644 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800164c:	4a14      	ldr	r2, [pc, #80]	; (80016a0 <_sbrk+0x5c>)
 800164e:	4b15      	ldr	r3, [pc, #84]	; (80016a4 <_sbrk+0x60>)
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001658:	4b13      	ldr	r3, [pc, #76]	; (80016a8 <_sbrk+0x64>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d102      	bne.n	8001666 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001660:	4b11      	ldr	r3, [pc, #68]	; (80016a8 <_sbrk+0x64>)
 8001662:	4a12      	ldr	r2, [pc, #72]	; (80016ac <_sbrk+0x68>)
 8001664:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001666:	4b10      	ldr	r3, [pc, #64]	; (80016a8 <_sbrk+0x64>)
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4413      	add	r3, r2
 800166e:	693a      	ldr	r2, [r7, #16]
 8001670:	429a      	cmp	r2, r3
 8001672:	d207      	bcs.n	8001684 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001674:	f004 f8e2 	bl	800583c <__errno>
 8001678:	4603      	mov	r3, r0
 800167a:	220c      	movs	r2, #12
 800167c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800167e:	f04f 33ff 	mov.w	r3, #4294967295
 8001682:	e009      	b.n	8001698 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001684:	4b08      	ldr	r3, [pc, #32]	; (80016a8 <_sbrk+0x64>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800168a:	4b07      	ldr	r3, [pc, #28]	; (80016a8 <_sbrk+0x64>)
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4413      	add	r3, r2
 8001692:	4a05      	ldr	r2, [pc, #20]	; (80016a8 <_sbrk+0x64>)
 8001694:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001696:	68fb      	ldr	r3, [r7, #12]
}
 8001698:	4618      	mov	r0, r3
 800169a:	3718      	adds	r7, #24
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	20018000 	.word	0x20018000
 80016a4:	00000400 	.word	0x00000400
 80016a8:	20000094 	.word	0x20000094
 80016ac:	20000718 	.word	0x20000718

080016b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80016b4:	4b15      	ldr	r3, [pc, #84]	; (800170c <SystemInit+0x5c>)
 80016b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016ba:	4a14      	ldr	r2, [pc, #80]	; (800170c <SystemInit+0x5c>)
 80016bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80016c4:	4b12      	ldr	r3, [pc, #72]	; (8001710 <SystemInit+0x60>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a11      	ldr	r2, [pc, #68]	; (8001710 <SystemInit+0x60>)
 80016ca:	f043 0301 	orr.w	r3, r3, #1
 80016ce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80016d0:	4b0f      	ldr	r3, [pc, #60]	; (8001710 <SystemInit+0x60>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80016d6:	4b0e      	ldr	r3, [pc, #56]	; (8001710 <SystemInit+0x60>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a0d      	ldr	r2, [pc, #52]	; (8001710 <SystemInit+0x60>)
 80016dc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80016e0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80016e4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80016e6:	4b0a      	ldr	r3, [pc, #40]	; (8001710 <SystemInit+0x60>)
 80016e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80016ec:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80016ee:	4b08      	ldr	r3, [pc, #32]	; (8001710 <SystemInit+0x60>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a07      	ldr	r2, [pc, #28]	; (8001710 <SystemInit+0x60>)
 80016f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016f8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80016fa:	4b05      	ldr	r3, [pc, #20]	; (8001710 <SystemInit+0x60>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	619a      	str	r2, [r3, #24]
}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	e000ed00 	.word	0xe000ed00
 8001710:	40021000 	.word	0x40021000

08001714 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001714:	f8df d034 	ldr.w	sp, [pc, #52]	; 800174c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001718:	f7ff ffca 	bl	80016b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800171c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800171e:	e003      	b.n	8001728 <LoopCopyDataInit>

08001720 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001720:	4b0b      	ldr	r3, [pc, #44]	; (8001750 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001722:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001724:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001726:	3104      	adds	r1, #4

08001728 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001728:	480a      	ldr	r0, [pc, #40]	; (8001754 <LoopForever+0xa>)
	ldr	r3, =_edata
 800172a:	4b0b      	ldr	r3, [pc, #44]	; (8001758 <LoopForever+0xe>)
	adds	r2, r0, r1
 800172c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800172e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001730:	d3f6      	bcc.n	8001720 <CopyDataInit>
	ldr	r2, =_sbss
 8001732:	4a0a      	ldr	r2, [pc, #40]	; (800175c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001734:	e002      	b.n	800173c <LoopFillZerobss>

08001736 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001736:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001738:	f842 3b04 	str.w	r3, [r2], #4

0800173c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800173c:	4b08      	ldr	r3, [pc, #32]	; (8001760 <LoopForever+0x16>)
	cmp	r2, r3
 800173e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001740:	d3f9      	bcc.n	8001736 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001742:	f004 f881 	bl	8005848 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001746:	f7ff f837 	bl	80007b8 <main>

0800174a <LoopForever>:

LoopForever:
    b LoopForever
 800174a:	e7fe      	b.n	800174a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800174c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001750:	080063c0 	.word	0x080063c0
	ldr	r0, =_sdata
 8001754:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001758:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 800175c:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8001760:	20000714 	.word	0x20000714

08001764 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001764:	e7fe      	b.n	8001764 <ADC1_2_IRQHandler>

08001766 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	b082      	sub	sp, #8
 800176a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800176c:	2300      	movs	r3, #0
 800176e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001770:	2003      	movs	r0, #3
 8001772:	f000 f961 	bl	8001a38 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001776:	2000      	movs	r0, #0
 8001778:	f000 f80e 	bl	8001798 <HAL_InitTick>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d002      	beq.n	8001788 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	71fb      	strb	r3, [r7, #7]
 8001786:	e001      	b.n	800178c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001788:	f7ff fcdc 	bl	8001144 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800178c:	79fb      	ldrb	r3, [r7, #7]
}
 800178e:	4618      	mov	r0, r3
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
	...

08001798 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80017a0:	2300      	movs	r3, #0
 80017a2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80017a4:	4b17      	ldr	r3, [pc, #92]	; (8001804 <HAL_InitTick+0x6c>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d023      	beq.n	80017f4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80017ac:	4b16      	ldr	r3, [pc, #88]	; (8001808 <HAL_InitTick+0x70>)
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	4b14      	ldr	r3, [pc, #80]	; (8001804 <HAL_InitTick+0x6c>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	4619      	mov	r1, r3
 80017b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80017be:	fbb2 f3f3 	udiv	r3, r2, r3
 80017c2:	4618      	mov	r0, r3
 80017c4:	f000 f96d 	bl	8001aa2 <HAL_SYSTICK_Config>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d10f      	bne.n	80017ee <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b0f      	cmp	r3, #15
 80017d2:	d809      	bhi.n	80017e8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017d4:	2200      	movs	r2, #0
 80017d6:	6879      	ldr	r1, [r7, #4]
 80017d8:	f04f 30ff 	mov.w	r0, #4294967295
 80017dc:	f000 f937 	bl	8001a4e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017e0:	4a0a      	ldr	r2, [pc, #40]	; (800180c <HAL_InitTick+0x74>)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6013      	str	r3, [r2, #0]
 80017e6:	e007      	b.n	80017f8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	73fb      	strb	r3, [r7, #15]
 80017ec:	e004      	b.n	80017f8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	73fb      	strb	r3, [r7, #15]
 80017f2:	e001      	b.n	80017f8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80017f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000008 	.word	0x20000008
 8001808:	20000000 	.word	0x20000000
 800180c:	20000004 	.word	0x20000004

08001810 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001814:	4b06      	ldr	r3, [pc, #24]	; (8001830 <HAL_IncTick+0x20>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	461a      	mov	r2, r3
 800181a:	4b06      	ldr	r3, [pc, #24]	; (8001834 <HAL_IncTick+0x24>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4413      	add	r3, r2
 8001820:	4a04      	ldr	r2, [pc, #16]	; (8001834 <HAL_IncTick+0x24>)
 8001822:	6013      	str	r3, [r2, #0]
}
 8001824:	bf00      	nop
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	20000008 	.word	0x20000008
 8001834:	20000700 	.word	0x20000700

08001838 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  return uwTick;
 800183c:	4b03      	ldr	r3, [pc, #12]	; (800184c <HAL_GetTick+0x14>)
 800183e:	681b      	ldr	r3, [r3, #0]
}
 8001840:	4618      	mov	r0, r3
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	20000700 	.word	0x20000700

08001850 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001858:	f7ff ffee 	bl	8001838 <HAL_GetTick>
 800185c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001868:	d005      	beq.n	8001876 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800186a:	4b0a      	ldr	r3, [pc, #40]	; (8001894 <HAL_Delay+0x44>)
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	461a      	mov	r2, r3
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	4413      	add	r3, r2
 8001874:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001876:	bf00      	nop
 8001878:	f7ff ffde 	bl	8001838 <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	68fa      	ldr	r2, [r7, #12]
 8001884:	429a      	cmp	r2, r3
 8001886:	d8f7      	bhi.n	8001878 <HAL_Delay+0x28>
  {
  }
}
 8001888:	bf00      	nop
 800188a:	bf00      	nop
 800188c:	3710      	adds	r7, #16
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	20000008 	.word	0x20000008

08001898 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f003 0307 	and.w	r3, r3, #7
 80018a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018a8:	4b0c      	ldr	r3, [pc, #48]	; (80018dc <__NVIC_SetPriorityGrouping+0x44>)
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ae:	68ba      	ldr	r2, [r7, #8]
 80018b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018b4:	4013      	ands	r3, r2
 80018b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ca:	4a04      	ldr	r2, [pc, #16]	; (80018dc <__NVIC_SetPriorityGrouping+0x44>)
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	60d3      	str	r3, [r2, #12]
}
 80018d0:	bf00      	nop
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	e000ed00 	.word	0xe000ed00

080018e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018e4:	4b04      	ldr	r3, [pc, #16]	; (80018f8 <__NVIC_GetPriorityGrouping+0x18>)
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	0a1b      	lsrs	r3, r3, #8
 80018ea:	f003 0307 	and.w	r3, r3, #7
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr
 80018f8:	e000ed00 	.word	0xe000ed00

080018fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190a:	2b00      	cmp	r3, #0
 800190c:	db0b      	blt.n	8001926 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800190e:	79fb      	ldrb	r3, [r7, #7]
 8001910:	f003 021f 	and.w	r2, r3, #31
 8001914:	4907      	ldr	r1, [pc, #28]	; (8001934 <__NVIC_EnableIRQ+0x38>)
 8001916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191a:	095b      	lsrs	r3, r3, #5
 800191c:	2001      	movs	r0, #1
 800191e:	fa00 f202 	lsl.w	r2, r0, r2
 8001922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	e000e100 	.word	0xe000e100

08001938 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	4603      	mov	r3, r0
 8001940:	6039      	str	r1, [r7, #0]
 8001942:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001948:	2b00      	cmp	r3, #0
 800194a:	db0a      	blt.n	8001962 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	b2da      	uxtb	r2, r3
 8001950:	490c      	ldr	r1, [pc, #48]	; (8001984 <__NVIC_SetPriority+0x4c>)
 8001952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001956:	0112      	lsls	r2, r2, #4
 8001958:	b2d2      	uxtb	r2, r2
 800195a:	440b      	add	r3, r1
 800195c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001960:	e00a      	b.n	8001978 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	b2da      	uxtb	r2, r3
 8001966:	4908      	ldr	r1, [pc, #32]	; (8001988 <__NVIC_SetPriority+0x50>)
 8001968:	79fb      	ldrb	r3, [r7, #7]
 800196a:	f003 030f 	and.w	r3, r3, #15
 800196e:	3b04      	subs	r3, #4
 8001970:	0112      	lsls	r2, r2, #4
 8001972:	b2d2      	uxtb	r2, r2
 8001974:	440b      	add	r3, r1
 8001976:	761a      	strb	r2, [r3, #24]
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	e000e100 	.word	0xe000e100
 8001988:	e000ed00 	.word	0xe000ed00

0800198c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800198c:	b480      	push	{r7}
 800198e:	b089      	sub	sp, #36	; 0x24
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	f003 0307 	and.w	r3, r3, #7
 800199e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	f1c3 0307 	rsb	r3, r3, #7
 80019a6:	2b04      	cmp	r3, #4
 80019a8:	bf28      	it	cs
 80019aa:	2304      	movcs	r3, #4
 80019ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	3304      	adds	r3, #4
 80019b2:	2b06      	cmp	r3, #6
 80019b4:	d902      	bls.n	80019bc <NVIC_EncodePriority+0x30>
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	3b03      	subs	r3, #3
 80019ba:	e000      	b.n	80019be <NVIC_EncodePriority+0x32>
 80019bc:	2300      	movs	r3, #0
 80019be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c0:	f04f 32ff 	mov.w	r2, #4294967295
 80019c4:	69bb      	ldr	r3, [r7, #24]
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	43da      	mvns	r2, r3
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	401a      	ands	r2, r3
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019d4:	f04f 31ff 	mov.w	r1, #4294967295
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	fa01 f303 	lsl.w	r3, r1, r3
 80019de:	43d9      	mvns	r1, r3
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e4:	4313      	orrs	r3, r2
         );
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3724      	adds	r7, #36	; 0x24
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
	...

080019f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3b01      	subs	r3, #1
 8001a00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a04:	d301      	bcc.n	8001a0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a06:	2301      	movs	r3, #1
 8001a08:	e00f      	b.n	8001a2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a0a:	4a0a      	ldr	r2, [pc, #40]	; (8001a34 <SysTick_Config+0x40>)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	3b01      	subs	r3, #1
 8001a10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a12:	210f      	movs	r1, #15
 8001a14:	f04f 30ff 	mov.w	r0, #4294967295
 8001a18:	f7ff ff8e 	bl	8001938 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a1c:	4b05      	ldr	r3, [pc, #20]	; (8001a34 <SysTick_Config+0x40>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a22:	4b04      	ldr	r3, [pc, #16]	; (8001a34 <SysTick_Config+0x40>)
 8001a24:	2207      	movs	r2, #7
 8001a26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	e000e010 	.word	0xe000e010

08001a38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f7ff ff29 	bl	8001898 <__NVIC_SetPriorityGrouping>
}
 8001a46:	bf00      	nop
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b086      	sub	sp, #24
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	4603      	mov	r3, r0
 8001a56:	60b9      	str	r1, [r7, #8]
 8001a58:	607a      	str	r2, [r7, #4]
 8001a5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a60:	f7ff ff3e 	bl	80018e0 <__NVIC_GetPriorityGrouping>
 8001a64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a66:	687a      	ldr	r2, [r7, #4]
 8001a68:	68b9      	ldr	r1, [r7, #8]
 8001a6a:	6978      	ldr	r0, [r7, #20]
 8001a6c:	f7ff ff8e 	bl	800198c <NVIC_EncodePriority>
 8001a70:	4602      	mov	r2, r0
 8001a72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a76:	4611      	mov	r1, r2
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff ff5d 	bl	8001938 <__NVIC_SetPriority>
}
 8001a7e:	bf00      	nop
 8001a80:	3718      	adds	r7, #24
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b082      	sub	sp, #8
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff ff31 	bl	80018fc <__NVIC_EnableIRQ>
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b082      	sub	sp, #8
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7ff ffa2 	bl	80019f4 <SysTick_Config>
 8001ab0:	4603      	mov	r3, r0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
	...

08001abc <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d101      	bne.n	8001ace <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e0ac      	b.n	8001c28 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f000 f8b2 	bl	8001c3c <DFSDM_GetChannelFromInstance>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	4a55      	ldr	r2, [pc, #340]	; (8001c30 <HAL_DFSDM_ChannelInit+0x174>)
 8001adc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e09f      	b.n	8001c28 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f7ff fb4f 	bl	800118c <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8001aee:	4b51      	ldr	r3, [pc, #324]	; (8001c34 <HAL_DFSDM_ChannelInit+0x178>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	3301      	adds	r3, #1
 8001af4:	4a4f      	ldr	r2, [pc, #316]	; (8001c34 <HAL_DFSDM_ChannelInit+0x178>)
 8001af6:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8001af8:	4b4e      	ldr	r3, [pc, #312]	; (8001c34 <HAL_DFSDM_ChannelInit+0x178>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d125      	bne.n	8001b4c <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001b00:	4b4d      	ldr	r3, [pc, #308]	; (8001c38 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a4c      	ldr	r2, [pc, #304]	; (8001c38 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b06:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001b0a:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001b0c:	4b4a      	ldr	r3, [pc, #296]	; (8001c38 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	4948      	ldr	r1, [pc, #288]	; (8001c38 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b16:	4313      	orrs	r3, r2
 8001b18:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001b1a:	4b47      	ldr	r3, [pc, #284]	; (8001c38 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a46      	ldr	r2, [pc, #280]	; (8001c38 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b20:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001b24:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	791b      	ldrb	r3, [r3, #4]
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d108      	bne.n	8001b40 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001b2e:	4b42      	ldr	r3, [pc, #264]	; (8001c38 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	3b01      	subs	r3, #1
 8001b38:	041b      	lsls	r3, r3, #16
 8001b3a:	493f      	ldr	r1, [pc, #252]	; (8001c38 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001b40:	4b3d      	ldr	r3, [pc, #244]	; (8001c38 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a3c      	ldr	r2, [pc, #240]	; (8001c38 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001b4a:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8001b5a:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	6819      	ldr	r1, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001b6a:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001b70:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	430a      	orrs	r2, r1
 8001b78:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f022 020f 	bic.w	r2, r2, #15
 8001b88:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	6819      	ldr	r1, [r3, #0]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001b98:	431a      	orrs	r2, r3
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	430a      	orrs	r2, r1
 8001ba0:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	689a      	ldr	r2, [r3, #8]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8001bb0:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	6899      	ldr	r1, [r3, #8]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bc0:	3b01      	subs	r3, #1
 8001bc2:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001bc4:	431a      	orrs	r2, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	685a      	ldr	r2, [r3, #4]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f002 0207 	and.w	r2, r2, #7
 8001bdc:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	6859      	ldr	r1, [r3, #4]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001be8:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001bf0:	431a      	orrs	r2, r3
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	430a      	orrs	r2, r1
 8001bf8:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001c08:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f000 f810 	bl	8001c3c <DFSDM_GetChannelFromInstance>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	4904      	ldr	r1, [pc, #16]	; (8001c30 <HAL_DFSDM_ChannelInit+0x174>)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8001c26:	2300      	movs	r3, #0
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	2000009c 	.word	0x2000009c
 8001c34:	20000098 	.word	0x20000098
 8001c38:	40016000 	.word	0x40016000

08001c3c <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b085      	sub	sp, #20
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	4a1c      	ldr	r2, [pc, #112]	; (8001cb8 <DFSDM_GetChannelFromInstance+0x7c>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d102      	bne.n	8001c52 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	60fb      	str	r3, [r7, #12]
 8001c50:	e02b      	b.n	8001caa <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4a19      	ldr	r2, [pc, #100]	; (8001cbc <DFSDM_GetChannelFromInstance+0x80>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d102      	bne.n	8001c60 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	60fb      	str	r3, [r7, #12]
 8001c5e:	e024      	b.n	8001caa <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	4a17      	ldr	r2, [pc, #92]	; (8001cc0 <DFSDM_GetChannelFromInstance+0x84>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d102      	bne.n	8001c6e <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8001c68:	2302      	movs	r3, #2
 8001c6a:	60fb      	str	r3, [r7, #12]
 8001c6c:	e01d      	b.n	8001caa <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a14      	ldr	r2, [pc, #80]	; (8001cc4 <DFSDM_GetChannelFromInstance+0x88>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d102      	bne.n	8001c7c <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8001c76:	2304      	movs	r3, #4
 8001c78:	60fb      	str	r3, [r7, #12]
 8001c7a:	e016      	b.n	8001caa <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4a12      	ldr	r2, [pc, #72]	; (8001cc8 <DFSDM_GetChannelFromInstance+0x8c>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d102      	bne.n	8001c8a <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8001c84:	2305      	movs	r3, #5
 8001c86:	60fb      	str	r3, [r7, #12]
 8001c88:	e00f      	b.n	8001caa <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a0f      	ldr	r2, [pc, #60]	; (8001ccc <DFSDM_GetChannelFromInstance+0x90>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d102      	bne.n	8001c98 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8001c92:	2306      	movs	r3, #6
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	e008      	b.n	8001caa <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4a0d      	ldr	r2, [pc, #52]	; (8001cd0 <DFSDM_GetChannelFromInstance+0x94>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d102      	bne.n	8001ca6 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8001ca0:	2307      	movs	r3, #7
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	e001      	b.n	8001caa <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8001caa:	68fb      	ldr	r3, [r7, #12]
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3714      	adds	r7, #20
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr
 8001cb8:	40016000 	.word	0x40016000
 8001cbc:	40016020 	.word	0x40016020
 8001cc0:	40016040 	.word	0x40016040
 8001cc4:	40016080 	.word	0x40016080
 8001cc8:	400160a0 	.word	0x400160a0
 8001ccc:	400160c0 	.word	0x400160c0
 8001cd0:	400160e0 	.word	0x400160e0

08001cd4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d008      	beq.n	8001cfe <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2204      	movs	r2, #4
 8001cf0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e022      	b.n	8001d44 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f022 020e 	bic.w	r2, r2, #14
 8001d0c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f022 0201 	bic.w	r2, r2, #1
 8001d1c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d22:	f003 021c 	and.w	r2, r3, #28
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	fa01 f202 	lsl.w	r2, r1, r2
 8001d30:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2201      	movs	r2, #1
 8001d36:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001d42:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3714      	adds	r7, #20
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr

08001d50 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d005      	beq.n	8001d74 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2204      	movs	r2, #4
 8001d6c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	73fb      	strb	r3, [r7, #15]
 8001d72:	e029      	b.n	8001dc8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f022 020e 	bic.w	r2, r2, #14
 8001d82:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f022 0201 	bic.w	r2, r2, #1
 8001d92:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d98:	f003 021c 	and.w	r2, r3, #28
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da0:	2101      	movs	r1, #1
 8001da2:	fa01 f202 	lsl.w	r2, r1, r2
 8001da6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2200      	movs	r2, #0
 8001db4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d003      	beq.n	8001dc8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	4798      	blx	r3
    }
  }
  return status;
 8001dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
	...

08001dd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b087      	sub	sp, #28
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dde:	2300      	movs	r3, #0
 8001de0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001de2:	e17f      	b.n	80020e4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	2101      	movs	r1, #1
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	fa01 f303 	lsl.w	r3, r1, r3
 8001df0:	4013      	ands	r3, r2
 8001df2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	f000 8171 	beq.w	80020de <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d00b      	beq.n	8001e1c <HAL_GPIO_Init+0x48>
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	2b02      	cmp	r3, #2
 8001e0a:	d007      	beq.n	8001e1c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e10:	2b11      	cmp	r3, #17
 8001e12:	d003      	beq.n	8001e1c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	2b12      	cmp	r3, #18
 8001e1a:	d130      	bne.n	8001e7e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	2203      	movs	r2, #3
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	4013      	ands	r3, r2
 8001e32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	68da      	ldr	r2, [r3, #12]
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	693a      	ldr	r2, [r7, #16]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	693a      	ldr	r2, [r7, #16]
 8001e4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e52:	2201      	movs	r2, #1
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5a:	43db      	mvns	r3, r3
 8001e5c:	693a      	ldr	r2, [r7, #16]
 8001e5e:	4013      	ands	r3, r2
 8001e60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	091b      	lsrs	r3, r3, #4
 8001e68:	f003 0201 	and.w	r2, r3, #1
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e72:	693a      	ldr	r2, [r7, #16]
 8001e74:	4313      	orrs	r3, r2
 8001e76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f003 0303 	and.w	r3, r3, #3
 8001e86:	2b03      	cmp	r3, #3
 8001e88:	d118      	bne.n	8001ebc <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001e90:	2201      	movs	r2, #1
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	43db      	mvns	r3, r3
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	08db      	lsrs	r3, r3, #3
 8001ea6:	f003 0201 	and.w	r2, r3, #1
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	693a      	ldr	r2, [r7, #16]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	2203      	movs	r2, #3
 8001ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ecc:	43db      	mvns	r3, r3
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	689a      	ldr	r2, [r3, #8]
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	005b      	lsls	r3, r3, #1
 8001edc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee0:	693a      	ldr	r2, [r7, #16]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	693a      	ldr	r2, [r7, #16]
 8001eea:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d003      	beq.n	8001efc <HAL_GPIO_Init+0x128>
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	2b12      	cmp	r3, #18
 8001efa:	d123      	bne.n	8001f44 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	08da      	lsrs	r2, r3, #3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	3208      	adds	r2, #8
 8001f04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f08:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	f003 0307 	and.w	r3, r3, #7
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	220f      	movs	r2, #15
 8001f14:	fa02 f303 	lsl.w	r3, r2, r3
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	691a      	ldr	r2, [r3, #16]
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	f003 0307 	and.w	r3, r3, #7
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	08da      	lsrs	r2, r3, #3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	3208      	adds	r2, #8
 8001f3e:	6939      	ldr	r1, [r7, #16]
 8001f40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	2203      	movs	r2, #3
 8001f50:	fa02 f303 	lsl.w	r3, r2, r3
 8001f54:	43db      	mvns	r3, r3
 8001f56:	693a      	ldr	r2, [r7, #16]
 8001f58:	4013      	ands	r3, r2
 8001f5a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f003 0203 	and.w	r2, r3, #3
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	005b      	lsls	r3, r3, #1
 8001f68:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6c:	693a      	ldr	r2, [r7, #16]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	693a      	ldr	r2, [r7, #16]
 8001f76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	f000 80ac 	beq.w	80020de <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f86:	4b5f      	ldr	r3, [pc, #380]	; (8002104 <HAL_GPIO_Init+0x330>)
 8001f88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f8a:	4a5e      	ldr	r2, [pc, #376]	; (8002104 <HAL_GPIO_Init+0x330>)
 8001f8c:	f043 0301 	orr.w	r3, r3, #1
 8001f90:	6613      	str	r3, [r2, #96]	; 0x60
 8001f92:	4b5c      	ldr	r3, [pc, #368]	; (8002104 <HAL_GPIO_Init+0x330>)
 8001f94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f96:	f003 0301 	and.w	r3, r3, #1
 8001f9a:	60bb      	str	r3, [r7, #8]
 8001f9c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f9e:	4a5a      	ldr	r2, [pc, #360]	; (8002108 <HAL_GPIO_Init+0x334>)
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	089b      	lsrs	r3, r3, #2
 8001fa4:	3302      	adds	r3, #2
 8001fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001faa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	f003 0303 	and.w	r3, r3, #3
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	220f      	movs	r2, #15
 8001fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fba:	43db      	mvns	r3, r3
 8001fbc:	693a      	ldr	r2, [r7, #16]
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001fc8:	d025      	beq.n	8002016 <HAL_GPIO_Init+0x242>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a4f      	ldr	r2, [pc, #316]	; (800210c <HAL_GPIO_Init+0x338>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d01f      	beq.n	8002012 <HAL_GPIO_Init+0x23e>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a4e      	ldr	r2, [pc, #312]	; (8002110 <HAL_GPIO_Init+0x33c>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d019      	beq.n	800200e <HAL_GPIO_Init+0x23a>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a4d      	ldr	r2, [pc, #308]	; (8002114 <HAL_GPIO_Init+0x340>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d013      	beq.n	800200a <HAL_GPIO_Init+0x236>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4a4c      	ldr	r2, [pc, #304]	; (8002118 <HAL_GPIO_Init+0x344>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d00d      	beq.n	8002006 <HAL_GPIO_Init+0x232>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a4b      	ldr	r2, [pc, #300]	; (800211c <HAL_GPIO_Init+0x348>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d007      	beq.n	8002002 <HAL_GPIO_Init+0x22e>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4a4a      	ldr	r2, [pc, #296]	; (8002120 <HAL_GPIO_Init+0x34c>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d101      	bne.n	8001ffe <HAL_GPIO_Init+0x22a>
 8001ffa:	2306      	movs	r3, #6
 8001ffc:	e00c      	b.n	8002018 <HAL_GPIO_Init+0x244>
 8001ffe:	2307      	movs	r3, #7
 8002000:	e00a      	b.n	8002018 <HAL_GPIO_Init+0x244>
 8002002:	2305      	movs	r3, #5
 8002004:	e008      	b.n	8002018 <HAL_GPIO_Init+0x244>
 8002006:	2304      	movs	r3, #4
 8002008:	e006      	b.n	8002018 <HAL_GPIO_Init+0x244>
 800200a:	2303      	movs	r3, #3
 800200c:	e004      	b.n	8002018 <HAL_GPIO_Init+0x244>
 800200e:	2302      	movs	r3, #2
 8002010:	e002      	b.n	8002018 <HAL_GPIO_Init+0x244>
 8002012:	2301      	movs	r3, #1
 8002014:	e000      	b.n	8002018 <HAL_GPIO_Init+0x244>
 8002016:	2300      	movs	r3, #0
 8002018:	697a      	ldr	r2, [r7, #20]
 800201a:	f002 0203 	and.w	r2, r2, #3
 800201e:	0092      	lsls	r2, r2, #2
 8002020:	4093      	lsls	r3, r2
 8002022:	693a      	ldr	r2, [r7, #16]
 8002024:	4313      	orrs	r3, r2
 8002026:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002028:	4937      	ldr	r1, [pc, #220]	; (8002108 <HAL_GPIO_Init+0x334>)
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	089b      	lsrs	r3, r3, #2
 800202e:	3302      	adds	r3, #2
 8002030:	693a      	ldr	r2, [r7, #16]
 8002032:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002036:	4b3b      	ldr	r3, [pc, #236]	; (8002124 <HAL_GPIO_Init+0x350>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	43db      	mvns	r3, r3
 8002040:	693a      	ldr	r2, [r7, #16]
 8002042:	4013      	ands	r3, r2
 8002044:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d003      	beq.n	800205a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002052:	693a      	ldr	r2, [r7, #16]
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	4313      	orrs	r3, r2
 8002058:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800205a:	4a32      	ldr	r2, [pc, #200]	; (8002124 <HAL_GPIO_Init+0x350>)
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002060:	4b30      	ldr	r3, [pc, #192]	; (8002124 <HAL_GPIO_Init+0x350>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	43db      	mvns	r3, r3
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	4013      	ands	r3, r2
 800206e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d003      	beq.n	8002084 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800207c:	693a      	ldr	r2, [r7, #16]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	4313      	orrs	r3, r2
 8002082:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002084:	4a27      	ldr	r2, [pc, #156]	; (8002124 <HAL_GPIO_Init+0x350>)
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800208a:	4b26      	ldr	r3, [pc, #152]	; (8002124 <HAL_GPIO_Init+0x350>)
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	43db      	mvns	r3, r3
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	4013      	ands	r3, r2
 8002098:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d003      	beq.n	80020ae <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80020ae:	4a1d      	ldr	r2, [pc, #116]	; (8002124 <HAL_GPIO_Init+0x350>)
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80020b4:	4b1b      	ldr	r3, [pc, #108]	; (8002124 <HAL_GPIO_Init+0x350>)
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	43db      	mvns	r3, r3
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	4013      	ands	r3, r2
 80020c2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d003      	beq.n	80020d8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80020d0:	693a      	ldr	r2, [r7, #16]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80020d8:	4a12      	ldr	r2, [pc, #72]	; (8002124 <HAL_GPIO_Init+0x350>)
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	3301      	adds	r3, #1
 80020e2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	fa22 f303 	lsr.w	r3, r2, r3
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	f47f ae78 	bne.w	8001de4 <HAL_GPIO_Init+0x10>
  }
}
 80020f4:	bf00      	nop
 80020f6:	bf00      	nop
 80020f8:	371c      	adds	r7, #28
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	40021000 	.word	0x40021000
 8002108:	40010000 	.word	0x40010000
 800210c:	48000400 	.word	0x48000400
 8002110:	48000800 	.word	0x48000800
 8002114:	48000c00 	.word	0x48000c00
 8002118:	48001000 	.word	0x48001000
 800211c:	48001400 	.word	0x48001400
 8002120:	48001800 	.word	0x48001800
 8002124:	40010400 	.word	0x40010400

08002128 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	460b      	mov	r3, r1
 8002132:	807b      	strh	r3, [r7, #2]
 8002134:	4613      	mov	r3, r2
 8002136:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002138:	787b      	ldrb	r3, [r7, #1]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d003      	beq.n	8002146 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800213e:	887a      	ldrh	r2, [r7, #2]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002144:	e002      	b.n	800214c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002146:	887a      	ldrh	r2, [r7, #2]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800214c:	bf00      	nop
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002158:	b480      	push	{r7}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
 8002160:	460b      	mov	r3, r1
 8002162:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	695b      	ldr	r3, [r3, #20]
 8002168:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800216a:	887a      	ldrh	r2, [r7, #2]
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	4013      	ands	r3, r2
 8002170:	041a      	lsls	r2, r3, #16
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	43d9      	mvns	r1, r3
 8002176:	887b      	ldrh	r3, [r7, #2]
 8002178:	400b      	ands	r3, r1
 800217a:	431a      	orrs	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	619a      	str	r2, [r3, #24]
}
 8002180:	bf00      	nop
 8002182:	3714      	adds	r7, #20
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002196:	4b08      	ldr	r3, [pc, #32]	; (80021b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002198:	695a      	ldr	r2, [r3, #20]
 800219a:	88fb      	ldrh	r3, [r7, #6]
 800219c:	4013      	ands	r3, r2
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d006      	beq.n	80021b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021a2:	4a05      	ldr	r2, [pc, #20]	; (80021b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021a4:	88fb      	ldrh	r3, [r7, #6]
 80021a6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021a8:	88fb      	ldrh	r3, [r7, #6]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fe fa14 	bl	80005d8 <HAL_GPIO_EXTI_Callback>
  }
}
 80021b0:	bf00      	nop
 80021b2:	3708      	adds	r7, #8
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40010400 	.word	0x40010400

080021bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d101      	bne.n	80021ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e081      	b.n	80022d2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d106      	bne.n	80021e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f7ff f81a 	bl	800121c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2224      	movs	r2, #36	; 0x24
 80021ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f022 0201 	bic.w	r2, r2, #1
 80021fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685a      	ldr	r2, [r3, #4]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800220c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800221c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	2b01      	cmp	r3, #1
 8002224:	d107      	bne.n	8002236 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	689a      	ldr	r2, [r3, #8]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002232:	609a      	str	r2, [r3, #8]
 8002234:	e006      	b.n	8002244 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	689a      	ldr	r2, [r3, #8]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002242:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	68db      	ldr	r3, [r3, #12]
 8002248:	2b02      	cmp	r3, #2
 800224a:	d104      	bne.n	8002256 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002254:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	687a      	ldr	r2, [r7, #4]
 800225e:	6812      	ldr	r2, [r2, #0]
 8002260:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002264:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002268:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	68da      	ldr	r2, [r3, #12]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002278:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	691a      	ldr	r2, [r3, #16]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	695b      	ldr	r3, [r3, #20]
 8002282:	ea42 0103 	orr.w	r1, r2, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	699b      	ldr	r3, [r3, #24]
 800228a:	021a      	lsls	r2, r3, #8
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	430a      	orrs	r2, r1
 8002292:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	69d9      	ldr	r1, [r3, #28]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6a1a      	ldr	r2, [r3, #32]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	430a      	orrs	r2, r1
 80022a2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f042 0201 	orr.w	r2, r2, #1
 80022b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2200      	movs	r2, #0
 80022b8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2220      	movs	r2, #32
 80022be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}

080022da <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80022da:	b480      	push	{r7}
 80022dc:	b083      	sub	sp, #12
 80022de:	af00      	add	r7, sp, #0
 80022e0:	6078      	str	r0, [r7, #4]
 80022e2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	2b20      	cmp	r3, #32
 80022ee:	d138      	bne.n	8002362 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d101      	bne.n	80022fe <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80022fa:	2302      	movs	r3, #2
 80022fc:	e032      	b.n	8002364 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2201      	movs	r2, #1
 8002302:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2224      	movs	r2, #36	; 0x24
 800230a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 0201 	bic.w	r2, r2, #1
 800231c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800232c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	6819      	ldr	r1, [r3, #0]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	430a      	orrs	r2, r1
 800233c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f042 0201 	orr.w	r2, r2, #1
 800234c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2220      	movs	r2, #32
 8002352:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800235e:	2300      	movs	r3, #0
 8002360:	e000      	b.n	8002364 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002362:	2302      	movs	r3, #2
  }
}
 8002364:	4618      	mov	r0, r3
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr

08002370 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002370:	b480      	push	{r7}
 8002372:	b085      	sub	sp, #20
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002380:	b2db      	uxtb	r3, r3
 8002382:	2b20      	cmp	r3, #32
 8002384:	d139      	bne.n	80023fa <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800238c:	2b01      	cmp	r3, #1
 800238e:	d101      	bne.n	8002394 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002390:	2302      	movs	r3, #2
 8002392:	e033      	b.n	80023fc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2201      	movs	r2, #1
 8002398:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2224      	movs	r2, #36	; 0x24
 80023a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f022 0201 	bic.w	r2, r2, #1
 80023b2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80023c2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	021b      	lsls	r3, r3, #8
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	68fa      	ldr	r2, [r7, #12]
 80023d4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f042 0201 	orr.w	r2, r2, #1
 80023e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2220      	movs	r2, #32
 80023ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80023f6:	2300      	movs	r3, #0
 80023f8:	e000      	b.n	80023fc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80023fa:	2302      	movs	r3, #2
  }
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3714      	adds	r7, #20
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr

08002408 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800240a:	b08f      	sub	sp, #60	; 0x3c
 800240c:	af0a      	add	r7, sp, #40	; 0x28
 800240e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d101      	bne.n	800241a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e116      	b.n	8002648 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002426:	b2db      	uxtb	r3, r3
 8002428:	2b00      	cmp	r3, #0
 800242a:	d106      	bne.n	800243a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002434:	6878      	ldr	r0, [r7, #4]
 8002436:	f7ff f83b 	bl	80014b0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2203      	movs	r2, #3
 800243e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800244a:	2b00      	cmp	r3, #0
 800244c:	d102      	bne.n	8002454 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4618      	mov	r0, r3
 800245a:	f002 ffb1 	bl	80053c0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	603b      	str	r3, [r7, #0]
 8002464:	687e      	ldr	r6, [r7, #4]
 8002466:	466d      	mov	r5, sp
 8002468:	f106 0410 	add.w	r4, r6, #16
 800246c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800246e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002470:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002472:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002474:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002478:	e885 0003 	stmia.w	r5, {r0, r1}
 800247c:	1d33      	adds	r3, r6, #4
 800247e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002480:	6838      	ldr	r0, [r7, #0]
 8002482:	f002 ff71 	bl	8005368 <USB_CoreInit>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d005      	beq.n	8002498 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2202      	movs	r2, #2
 8002490:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e0d7      	b.n	8002648 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	2100      	movs	r1, #0
 800249e:	4618      	mov	r0, r3
 80024a0:	f002 ff9f 	bl	80053e2 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024a4:	2300      	movs	r3, #0
 80024a6:	73fb      	strb	r3, [r7, #15]
 80024a8:	e04a      	b.n	8002540 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80024aa:	7bfa      	ldrb	r2, [r7, #15]
 80024ac:	6879      	ldr	r1, [r7, #4]
 80024ae:	4613      	mov	r3, r2
 80024b0:	00db      	lsls	r3, r3, #3
 80024b2:	1a9b      	subs	r3, r3, r2
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	440b      	add	r3, r1
 80024b8:	333d      	adds	r3, #61	; 0x3d
 80024ba:	2201      	movs	r2, #1
 80024bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80024be:	7bfa      	ldrb	r2, [r7, #15]
 80024c0:	6879      	ldr	r1, [r7, #4]
 80024c2:	4613      	mov	r3, r2
 80024c4:	00db      	lsls	r3, r3, #3
 80024c6:	1a9b      	subs	r3, r3, r2
 80024c8:	009b      	lsls	r3, r3, #2
 80024ca:	440b      	add	r3, r1
 80024cc:	333c      	adds	r3, #60	; 0x3c
 80024ce:	7bfa      	ldrb	r2, [r7, #15]
 80024d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80024d2:	7bfa      	ldrb	r2, [r7, #15]
 80024d4:	7bfb      	ldrb	r3, [r7, #15]
 80024d6:	b298      	uxth	r0, r3
 80024d8:	6879      	ldr	r1, [r7, #4]
 80024da:	4613      	mov	r3, r2
 80024dc:	00db      	lsls	r3, r3, #3
 80024de:	1a9b      	subs	r3, r3, r2
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	440b      	add	r3, r1
 80024e4:	3342      	adds	r3, #66	; 0x42
 80024e6:	4602      	mov	r2, r0
 80024e8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80024ea:	7bfa      	ldrb	r2, [r7, #15]
 80024ec:	6879      	ldr	r1, [r7, #4]
 80024ee:	4613      	mov	r3, r2
 80024f0:	00db      	lsls	r3, r3, #3
 80024f2:	1a9b      	subs	r3, r3, r2
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	440b      	add	r3, r1
 80024f8:	333f      	adds	r3, #63	; 0x3f
 80024fa:	2200      	movs	r2, #0
 80024fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80024fe:	7bfa      	ldrb	r2, [r7, #15]
 8002500:	6879      	ldr	r1, [r7, #4]
 8002502:	4613      	mov	r3, r2
 8002504:	00db      	lsls	r3, r3, #3
 8002506:	1a9b      	subs	r3, r3, r2
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	440b      	add	r3, r1
 800250c:	3344      	adds	r3, #68	; 0x44
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002512:	7bfa      	ldrb	r2, [r7, #15]
 8002514:	6879      	ldr	r1, [r7, #4]
 8002516:	4613      	mov	r3, r2
 8002518:	00db      	lsls	r3, r3, #3
 800251a:	1a9b      	subs	r3, r3, r2
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	440b      	add	r3, r1
 8002520:	3348      	adds	r3, #72	; 0x48
 8002522:	2200      	movs	r2, #0
 8002524:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002526:	7bfa      	ldrb	r2, [r7, #15]
 8002528:	6879      	ldr	r1, [r7, #4]
 800252a:	4613      	mov	r3, r2
 800252c:	00db      	lsls	r3, r3, #3
 800252e:	1a9b      	subs	r3, r3, r2
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	440b      	add	r3, r1
 8002534:	3350      	adds	r3, #80	; 0x50
 8002536:	2200      	movs	r2, #0
 8002538:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800253a:	7bfb      	ldrb	r3, [r7, #15]
 800253c:	3301      	adds	r3, #1
 800253e:	73fb      	strb	r3, [r7, #15]
 8002540:	7bfa      	ldrb	r2, [r7, #15]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	429a      	cmp	r2, r3
 8002548:	d3af      	bcc.n	80024aa <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800254a:	2300      	movs	r3, #0
 800254c:	73fb      	strb	r3, [r7, #15]
 800254e:	e044      	b.n	80025da <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002550:	7bfa      	ldrb	r2, [r7, #15]
 8002552:	6879      	ldr	r1, [r7, #4]
 8002554:	4613      	mov	r3, r2
 8002556:	00db      	lsls	r3, r3, #3
 8002558:	1a9b      	subs	r3, r3, r2
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	440b      	add	r3, r1
 800255e:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002562:	2200      	movs	r2, #0
 8002564:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002566:	7bfa      	ldrb	r2, [r7, #15]
 8002568:	6879      	ldr	r1, [r7, #4]
 800256a:	4613      	mov	r3, r2
 800256c:	00db      	lsls	r3, r3, #3
 800256e:	1a9b      	subs	r3, r3, r2
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	440b      	add	r3, r1
 8002574:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002578:	7bfa      	ldrb	r2, [r7, #15]
 800257a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800257c:	7bfa      	ldrb	r2, [r7, #15]
 800257e:	6879      	ldr	r1, [r7, #4]
 8002580:	4613      	mov	r3, r2
 8002582:	00db      	lsls	r3, r3, #3
 8002584:	1a9b      	subs	r3, r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	440b      	add	r3, r1
 800258a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800258e:	2200      	movs	r2, #0
 8002590:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002592:	7bfa      	ldrb	r2, [r7, #15]
 8002594:	6879      	ldr	r1, [r7, #4]
 8002596:	4613      	mov	r3, r2
 8002598:	00db      	lsls	r3, r3, #3
 800259a:	1a9b      	subs	r3, r3, r2
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	440b      	add	r3, r1
 80025a0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80025a4:	2200      	movs	r2, #0
 80025a6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80025a8:	7bfa      	ldrb	r2, [r7, #15]
 80025aa:	6879      	ldr	r1, [r7, #4]
 80025ac:	4613      	mov	r3, r2
 80025ae:	00db      	lsls	r3, r3, #3
 80025b0:	1a9b      	subs	r3, r3, r2
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	440b      	add	r3, r1
 80025b6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80025ba:	2200      	movs	r2, #0
 80025bc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80025be:	7bfa      	ldrb	r2, [r7, #15]
 80025c0:	6879      	ldr	r1, [r7, #4]
 80025c2:	4613      	mov	r3, r2
 80025c4:	00db      	lsls	r3, r3, #3
 80025c6:	1a9b      	subs	r3, r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	440b      	add	r3, r1
 80025cc:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025d4:	7bfb      	ldrb	r3, [r7, #15]
 80025d6:	3301      	adds	r3, #1
 80025d8:	73fb      	strb	r3, [r7, #15]
 80025da:	7bfa      	ldrb	r2, [r7, #15]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d3b5      	bcc.n	8002550 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	603b      	str	r3, [r7, #0]
 80025ea:	687e      	ldr	r6, [r7, #4]
 80025ec:	466d      	mov	r5, sp
 80025ee:	f106 0410 	add.w	r4, r6, #16
 80025f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80025f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80025f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80025f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80025fa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80025fe:	e885 0003 	stmia.w	r5, {r0, r1}
 8002602:	1d33      	adds	r3, r6, #4
 8002604:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002606:	6838      	ldr	r0, [r7, #0]
 8002608:	f002 ff16 	bl	8005438 <USB_DevInit>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d005      	beq.n	800261e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2202      	movs	r2, #2
 8002616:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e014      	b.n	8002648 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2201      	movs	r2, #1
 800262a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002632:	2b01      	cmp	r3, #1
 8002634:	d102      	bne.n	800263c <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f000 f80a 	bl	8002650 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4618      	mov	r0, r3
 8002642:	f003 f8a6 	bl	8005792 <USB_DevDisconnect>

  return HAL_OK;
 8002646:	2300      	movs	r3, #0
}
 8002648:	4618      	mov	r0, r3
 800264a:	3714      	adds	r7, #20
 800264c:	46bd      	mov	sp, r7
 800264e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002650 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002650:	b480      	push	{r7}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2201      	movs	r2, #1
 8002662:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800267e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002682:	f043 0303 	orr.w	r3, r3, #3
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr

08002698 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800269c:	4b05      	ldr	r3, [pc, #20]	; (80026b4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a04      	ldr	r2, [pc, #16]	; (80026b4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80026a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026a6:	6013      	str	r3, [r2, #0]
}
 80026a8:	bf00      	nop
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	40007000 	.word	0x40007000

080026b8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80026bc:	4b04      	ldr	r3, [pc, #16]	; (80026d0 <HAL_PWREx_GetVoltageRange+0x18>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	40007000 	.word	0x40007000

080026d4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026e2:	d130      	bne.n	8002746 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80026e4:	4b23      	ldr	r3, [pc, #140]	; (8002774 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80026ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026f0:	d038      	beq.n	8002764 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80026f2:	4b20      	ldr	r3, [pc, #128]	; (8002774 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80026fa:	4a1e      	ldr	r2, [pc, #120]	; (8002774 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026fc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002700:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002702:	4b1d      	ldr	r3, [pc, #116]	; (8002778 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2232      	movs	r2, #50	; 0x32
 8002708:	fb02 f303 	mul.w	r3, r2, r3
 800270c:	4a1b      	ldr	r2, [pc, #108]	; (800277c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800270e:	fba2 2303 	umull	r2, r3, r2, r3
 8002712:	0c9b      	lsrs	r3, r3, #18
 8002714:	3301      	adds	r3, #1
 8002716:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002718:	e002      	b.n	8002720 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	3b01      	subs	r3, #1
 800271e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002720:	4b14      	ldr	r3, [pc, #80]	; (8002774 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002722:	695b      	ldr	r3, [r3, #20]
 8002724:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002728:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800272c:	d102      	bne.n	8002734 <HAL_PWREx_ControlVoltageScaling+0x60>
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d1f2      	bne.n	800271a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002734:	4b0f      	ldr	r3, [pc, #60]	; (8002774 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800273c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002740:	d110      	bne.n	8002764 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e00f      	b.n	8002766 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002746:	4b0b      	ldr	r3, [pc, #44]	; (8002774 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800274e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002752:	d007      	beq.n	8002764 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002754:	4b07      	ldr	r3, [pc, #28]	; (8002774 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800275c:	4a05      	ldr	r2, [pc, #20]	; (8002774 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800275e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002762:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3714      	adds	r7, #20
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	40007000 	.word	0x40007000
 8002778:	20000000 	.word	0x20000000
 800277c:	431bde83 	.word	0x431bde83

08002780 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002784:	4b05      	ldr	r3, [pc, #20]	; (800279c <HAL_PWREx_EnableVddUSB+0x1c>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	4a04      	ldr	r2, [pc, #16]	; (800279c <HAL_PWREx_EnableVddUSB+0x1c>)
 800278a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800278e:	6053      	str	r3, [r2, #4]
}
 8002790:	bf00      	nop
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	40007000 	.word	0x40007000

080027a0 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b086      	sub	sp, #24
 80027a4:	af02      	add	r7, sp, #8
 80027a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80027a8:	f7ff f846 	bl	8001838 <HAL_GetTick>
 80027ac:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d101      	bne.n	80027b8 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e063      	b.n	8002880 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d10b      	bne.n	80027dc <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2200      	movs	r2, #0
 80027c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f7fe fd69 	bl	80012a4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80027d2:	f241 3188 	movw	r1, #5000	; 0x1388
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f858 	bl	800288c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	3b01      	subs	r3, #1
 80027ec:	021a      	lsls	r2, r3, #8
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	430a      	orrs	r2, r1
 80027f4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fa:	9300      	str	r3, [sp, #0]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2200      	movs	r2, #0
 8002800:	2120      	movs	r1, #32
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f000 f850 	bl	80028a8 <QSPI_WaitFlagStateUntilTimeout>
 8002808:	4603      	mov	r3, r0
 800280a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800280c:	7afb      	ldrb	r3, [r7, #11]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d131      	bne.n	8002876 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800281c:	f023 0310 	bic.w	r3, r3, #16
 8002820:	687a      	ldr	r2, [r7, #4]
 8002822:	6852      	ldr	r2, [r2, #4]
 8002824:	0611      	lsls	r1, r2, #24
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	68d2      	ldr	r2, [r2, #12]
 800282a:	4311      	orrs	r1, r2
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	6812      	ldr	r2, [r2, #0]
 8002830:	430b      	orrs	r3, r1
 8002832:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	685a      	ldr	r2, [r3, #4]
 800283a:	4b13      	ldr	r3, [pc, #76]	; (8002888 <HAL_QSPI_Init+0xe8>)
 800283c:	4013      	ands	r3, r2
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	6912      	ldr	r2, [r2, #16]
 8002842:	0411      	lsls	r1, r2, #16
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	6952      	ldr	r2, [r2, #20]
 8002848:	4311      	orrs	r1, r2
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	6992      	ldr	r2, [r2, #24]
 800284e:	4311      	orrs	r1, r2
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	6812      	ldr	r2, [r2, #0]
 8002854:	430b      	orrs	r3, r1
 8002856:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f042 0201 	orr.w	r2, r2, #1
 8002866:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2201      	movs	r2, #1
 8002872:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800287e:	7afb      	ldrb	r3, [r7, #11]
}
 8002880:	4618      	mov	r0, r3
 8002882:	3710      	adds	r7, #16
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	ffe0f8fe 	.word	0xffe0f8fe

0800288c <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	683a      	ldr	r2, [r7, #0]
 800289a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800289c:	bf00      	nop
 800289e:	370c      	adds	r7, #12
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	603b      	str	r3, [r7, #0]
 80028b4:	4613      	mov	r3, r2
 80028b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80028b8:	e01a      	b.n	80028f0 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c0:	d016      	beq.n	80028f0 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028c2:	f7fe ffb9 	bl	8001838 <HAL_GetTick>
 80028c6:	4602      	mov	r2, r0
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	69ba      	ldr	r2, [r7, #24]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d302      	bcc.n	80028d8 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d10b      	bne.n	80028f0 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2204      	movs	r2, #4
 80028dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028e4:	f043 0201 	orr.w	r2, r3, #1
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	e00e      	b.n	800290e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689a      	ldr	r2, [r3, #8]
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	4013      	ands	r3, r2
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	bf14      	ite	ne
 80028fe:	2301      	movne	r3, #1
 8002900:	2300      	moveq	r3, #0
 8002902:	b2db      	uxtb	r3, r3
 8002904:	461a      	mov	r2, r3
 8002906:	79fb      	ldrb	r3, [r7, #7]
 8002908:	429a      	cmp	r2, r3
 800290a:	d1d6      	bne.n	80028ba <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3710      	adds	r7, #16
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
	...

08002918 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b088      	sub	sp, #32
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d101      	bne.n	800292a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e3d4      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800292a:	4ba1      	ldr	r3, [pc, #644]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	f003 030c 	and.w	r3, r3, #12
 8002932:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002934:	4b9e      	ldr	r3, [pc, #632]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	f003 0303 	and.w	r3, r3, #3
 800293c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0310 	and.w	r3, r3, #16
 8002946:	2b00      	cmp	r3, #0
 8002948:	f000 80e4 	beq.w	8002b14 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d007      	beq.n	8002962 <HAL_RCC_OscConfig+0x4a>
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	2b0c      	cmp	r3, #12
 8002956:	f040 808b 	bne.w	8002a70 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	2b01      	cmp	r3, #1
 800295e:	f040 8087 	bne.w	8002a70 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002962:	4b93      	ldr	r3, [pc, #588]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0302 	and.w	r3, r3, #2
 800296a:	2b00      	cmp	r3, #0
 800296c:	d005      	beq.n	800297a <HAL_RCC_OscConfig+0x62>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e3ac      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a1a      	ldr	r2, [r3, #32]
 800297e:	4b8c      	ldr	r3, [pc, #560]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0308 	and.w	r3, r3, #8
 8002986:	2b00      	cmp	r3, #0
 8002988:	d004      	beq.n	8002994 <HAL_RCC_OscConfig+0x7c>
 800298a:	4b89      	ldr	r3, [pc, #548]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002992:	e005      	b.n	80029a0 <HAL_RCC_OscConfig+0x88>
 8002994:	4b86      	ldr	r3, [pc, #536]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002996:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800299a:	091b      	lsrs	r3, r3, #4
 800299c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d223      	bcs.n	80029ec <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6a1b      	ldr	r3, [r3, #32]
 80029a8:	4618      	mov	r0, r3
 80029aa:	f000 fd41 	bl	8003430 <RCC_SetFlashLatencyFromMSIRange>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e38d      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029b8:	4b7d      	ldr	r3, [pc, #500]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a7c      	ldr	r2, [pc, #496]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 80029be:	f043 0308 	orr.w	r3, r3, #8
 80029c2:	6013      	str	r3, [r2, #0]
 80029c4:	4b7a      	ldr	r3, [pc, #488]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	4977      	ldr	r1, [pc, #476]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 80029d2:	4313      	orrs	r3, r2
 80029d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029d6:	4b76      	ldr	r3, [pc, #472]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	69db      	ldr	r3, [r3, #28]
 80029e2:	021b      	lsls	r3, r3, #8
 80029e4:	4972      	ldr	r1, [pc, #456]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 80029e6:	4313      	orrs	r3, r2
 80029e8:	604b      	str	r3, [r1, #4]
 80029ea:	e025      	b.n	8002a38 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029ec:	4b70      	ldr	r3, [pc, #448]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a6f      	ldr	r2, [pc, #444]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 80029f2:	f043 0308 	orr.w	r3, r3, #8
 80029f6:	6013      	str	r3, [r2, #0]
 80029f8:	4b6d      	ldr	r3, [pc, #436]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a1b      	ldr	r3, [r3, #32]
 8002a04:	496a      	ldr	r1, [pc, #424]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002a06:	4313      	orrs	r3, r2
 8002a08:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a0a:	4b69      	ldr	r3, [pc, #420]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	69db      	ldr	r3, [r3, #28]
 8002a16:	021b      	lsls	r3, r3, #8
 8002a18:	4965      	ldr	r1, [pc, #404]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d109      	bne.n	8002a38 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f000 fd01 	bl	8003430 <RCC_SetFlashLatencyFromMSIRange>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d001      	beq.n	8002a38 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e34d      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a38:	f000 fc36 	bl	80032a8 <HAL_RCC_GetSysClockFreq>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	4b5c      	ldr	r3, [pc, #368]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	091b      	lsrs	r3, r3, #4
 8002a44:	f003 030f 	and.w	r3, r3, #15
 8002a48:	495a      	ldr	r1, [pc, #360]	; (8002bb4 <HAL_RCC_OscConfig+0x29c>)
 8002a4a:	5ccb      	ldrb	r3, [r1, r3]
 8002a4c:	f003 031f 	and.w	r3, r3, #31
 8002a50:	fa22 f303 	lsr.w	r3, r2, r3
 8002a54:	4a58      	ldr	r2, [pc, #352]	; (8002bb8 <HAL_RCC_OscConfig+0x2a0>)
 8002a56:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002a58:	4b58      	ldr	r3, [pc, #352]	; (8002bbc <HAL_RCC_OscConfig+0x2a4>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7fe fe9b 	bl	8001798 <HAL_InitTick>
 8002a62:	4603      	mov	r3, r0
 8002a64:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002a66:	7bfb      	ldrb	r3, [r7, #15]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d052      	beq.n	8002b12 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002a6c:	7bfb      	ldrb	r3, [r7, #15]
 8002a6e:	e331      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d032      	beq.n	8002ade <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a78:	4b4d      	ldr	r3, [pc, #308]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a4c      	ldr	r2, [pc, #304]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002a7e:	f043 0301 	orr.w	r3, r3, #1
 8002a82:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a84:	f7fe fed8 	bl	8001838 <HAL_GetTick>
 8002a88:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a8a:	e008      	b.n	8002a9e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a8c:	f7fe fed4 	bl	8001838 <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d901      	bls.n	8002a9e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e31a      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a9e:	4b44      	ldr	r3, [pc, #272]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0302 	and.w	r3, r3, #2
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d0f0      	beq.n	8002a8c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002aaa:	4b41      	ldr	r3, [pc, #260]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a40      	ldr	r2, [pc, #256]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002ab0:	f043 0308 	orr.w	r3, r3, #8
 8002ab4:	6013      	str	r3, [r2, #0]
 8002ab6:	4b3e      	ldr	r3, [pc, #248]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6a1b      	ldr	r3, [r3, #32]
 8002ac2:	493b      	ldr	r1, [pc, #236]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ac8:	4b39      	ldr	r3, [pc, #228]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	69db      	ldr	r3, [r3, #28]
 8002ad4:	021b      	lsls	r3, r3, #8
 8002ad6:	4936      	ldr	r1, [pc, #216]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	604b      	str	r3, [r1, #4]
 8002adc:	e01a      	b.n	8002b14 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002ade:	4b34      	ldr	r3, [pc, #208]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a33      	ldr	r2, [pc, #204]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002ae4:	f023 0301 	bic.w	r3, r3, #1
 8002ae8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002aea:	f7fe fea5 	bl	8001838 <HAL_GetTick>
 8002aee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002af0:	e008      	b.n	8002b04 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002af2:	f7fe fea1 	bl	8001838 <HAL_GetTick>
 8002af6:	4602      	mov	r2, r0
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d901      	bls.n	8002b04 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002b00:	2303      	movs	r3, #3
 8002b02:	e2e7      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b04:	4b2a      	ldr	r3, [pc, #168]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0302 	and.w	r3, r3, #2
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d1f0      	bne.n	8002af2 <HAL_RCC_OscConfig+0x1da>
 8002b10:	e000      	b.n	8002b14 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b12:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0301 	and.w	r3, r3, #1
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d074      	beq.n	8002c0a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	2b08      	cmp	r3, #8
 8002b24:	d005      	beq.n	8002b32 <HAL_RCC_OscConfig+0x21a>
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	2b0c      	cmp	r3, #12
 8002b2a:	d10e      	bne.n	8002b4a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	2b03      	cmp	r3, #3
 8002b30:	d10b      	bne.n	8002b4a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b32:	4b1f      	ldr	r3, [pc, #124]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d064      	beq.n	8002c08 <HAL_RCC_OscConfig+0x2f0>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d160      	bne.n	8002c08 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e2c4      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b52:	d106      	bne.n	8002b62 <HAL_RCC_OscConfig+0x24a>
 8002b54:	4b16      	ldr	r3, [pc, #88]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a15      	ldr	r2, [pc, #84]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002b5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b5e:	6013      	str	r3, [r2, #0]
 8002b60:	e01d      	b.n	8002b9e <HAL_RCC_OscConfig+0x286>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b6a:	d10c      	bne.n	8002b86 <HAL_RCC_OscConfig+0x26e>
 8002b6c:	4b10      	ldr	r3, [pc, #64]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a0f      	ldr	r2, [pc, #60]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002b72:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b76:	6013      	str	r3, [r2, #0]
 8002b78:	4b0d      	ldr	r3, [pc, #52]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a0c      	ldr	r2, [pc, #48]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002b7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b82:	6013      	str	r3, [r2, #0]
 8002b84:	e00b      	b.n	8002b9e <HAL_RCC_OscConfig+0x286>
 8002b86:	4b0a      	ldr	r3, [pc, #40]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a09      	ldr	r2, [pc, #36]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002b8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b90:	6013      	str	r3, [r2, #0]
 8002b92:	4b07      	ldr	r3, [pc, #28]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a06      	ldr	r2, [pc, #24]	; (8002bb0 <HAL_RCC_OscConfig+0x298>)
 8002b98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b9c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d01c      	beq.n	8002be0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba6:	f7fe fe47 	bl	8001838 <HAL_GetTick>
 8002baa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bac:	e011      	b.n	8002bd2 <HAL_RCC_OscConfig+0x2ba>
 8002bae:	bf00      	nop
 8002bb0:	40021000 	.word	0x40021000
 8002bb4:	08006334 	.word	0x08006334
 8002bb8:	20000000 	.word	0x20000000
 8002bbc:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bc0:	f7fe fe3a 	bl	8001838 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b64      	cmp	r3, #100	; 0x64
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e280      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bd2:	4baf      	ldr	r3, [pc, #700]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d0f0      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x2a8>
 8002bde:	e014      	b.n	8002c0a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be0:	f7fe fe2a 	bl	8001838 <HAL_GetTick>
 8002be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002be6:	e008      	b.n	8002bfa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002be8:	f7fe fe26 	bl	8001838 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b64      	cmp	r3, #100	; 0x64
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e26c      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bfa:	4ba5      	ldr	r3, [pc, #660]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1f0      	bne.n	8002be8 <HAL_RCC_OscConfig+0x2d0>
 8002c06:	e000      	b.n	8002c0a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d060      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	2b04      	cmp	r3, #4
 8002c1a:	d005      	beq.n	8002c28 <HAL_RCC_OscConfig+0x310>
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	2b0c      	cmp	r3, #12
 8002c20:	d119      	bne.n	8002c56 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d116      	bne.n	8002c56 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c28:	4b99      	ldr	r3, [pc, #612]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d005      	beq.n	8002c40 <HAL_RCC_OscConfig+0x328>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d101      	bne.n	8002c40 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e249      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c40:	4b93      	ldr	r3, [pc, #588]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	691b      	ldr	r3, [r3, #16]
 8002c4c:	061b      	lsls	r3, r3, #24
 8002c4e:	4990      	ldr	r1, [pc, #576]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c54:	e040      	b.n	8002cd8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d023      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c5e:	4b8c      	ldr	r3, [pc, #560]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a8b      	ldr	r2, [pc, #556]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002c64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c6a:	f7fe fde5 	bl	8001838 <HAL_GetTick>
 8002c6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c70:	e008      	b.n	8002c84 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c72:	f7fe fde1 	bl	8001838 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e227      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c84:	4b82      	ldr	r3, [pc, #520]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d0f0      	beq.n	8002c72 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c90:	4b7f      	ldr	r3, [pc, #508]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	691b      	ldr	r3, [r3, #16]
 8002c9c:	061b      	lsls	r3, r3, #24
 8002c9e:	497c      	ldr	r1, [pc, #496]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	604b      	str	r3, [r1, #4]
 8002ca4:	e018      	b.n	8002cd8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ca6:	4b7a      	ldr	r3, [pc, #488]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a79      	ldr	r2, [pc, #484]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002cac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002cb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb2:	f7fe fdc1 	bl	8001838 <HAL_GetTick>
 8002cb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002cb8:	e008      	b.n	8002ccc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cba:	f7fe fdbd 	bl	8001838 <HAL_GetTick>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d901      	bls.n	8002ccc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002cc8:	2303      	movs	r3, #3
 8002cca:	e203      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ccc:	4b70      	ldr	r3, [pc, #448]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d1f0      	bne.n	8002cba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0308 	and.w	r3, r3, #8
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d03c      	beq.n	8002d5e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	695b      	ldr	r3, [r3, #20]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d01c      	beq.n	8002d26 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cec:	4b68      	ldr	r3, [pc, #416]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002cee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cf2:	4a67      	ldr	r2, [pc, #412]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002cf4:	f043 0301 	orr.w	r3, r3, #1
 8002cf8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cfc:	f7fe fd9c 	bl	8001838 <HAL_GetTick>
 8002d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d02:	e008      	b.n	8002d16 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d04:	f7fe fd98 	bl	8001838 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b02      	cmp	r3, #2
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e1de      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d16:	4b5e      	ldr	r3, [pc, #376]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002d18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d1c:	f003 0302 	and.w	r3, r3, #2
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d0ef      	beq.n	8002d04 <HAL_RCC_OscConfig+0x3ec>
 8002d24:	e01b      	b.n	8002d5e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d26:	4b5a      	ldr	r3, [pc, #360]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002d28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d2c:	4a58      	ldr	r2, [pc, #352]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002d2e:	f023 0301 	bic.w	r3, r3, #1
 8002d32:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d36:	f7fe fd7f 	bl	8001838 <HAL_GetTick>
 8002d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d3c:	e008      	b.n	8002d50 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d3e:	f7fe fd7b 	bl	8001838 <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d901      	bls.n	8002d50 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e1c1      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d50:	4b4f      	ldr	r3, [pc, #316]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002d52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d1ef      	bne.n	8002d3e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0304 	and.w	r3, r3, #4
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	f000 80a6 	beq.w	8002eb8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002d70:	4b47      	ldr	r3, [pc, #284]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002d72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d10d      	bne.n	8002d98 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d7c:	4b44      	ldr	r3, [pc, #272]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002d7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d80:	4a43      	ldr	r2, [pc, #268]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002d82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d86:	6593      	str	r3, [r2, #88]	; 0x58
 8002d88:	4b41      	ldr	r3, [pc, #260]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002d8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d90:	60bb      	str	r3, [r7, #8]
 8002d92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d94:	2301      	movs	r3, #1
 8002d96:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d98:	4b3e      	ldr	r3, [pc, #248]	; (8002e94 <HAL_RCC_OscConfig+0x57c>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d118      	bne.n	8002dd6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002da4:	4b3b      	ldr	r3, [pc, #236]	; (8002e94 <HAL_RCC_OscConfig+0x57c>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a3a      	ldr	r2, [pc, #232]	; (8002e94 <HAL_RCC_OscConfig+0x57c>)
 8002daa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002db0:	f7fe fd42 	bl	8001838 <HAL_GetTick>
 8002db4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002db6:	e008      	b.n	8002dca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002db8:	f7fe fd3e 	bl	8001838 <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d901      	bls.n	8002dca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e184      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dca:	4b32      	ldr	r3, [pc, #200]	; (8002e94 <HAL_RCC_OscConfig+0x57c>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d0f0      	beq.n	8002db8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d108      	bne.n	8002df0 <HAL_RCC_OscConfig+0x4d8>
 8002dde:	4b2c      	ldr	r3, [pc, #176]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002de4:	4a2a      	ldr	r2, [pc, #168]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002de6:	f043 0301 	orr.w	r3, r3, #1
 8002dea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002dee:	e024      	b.n	8002e3a <HAL_RCC_OscConfig+0x522>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	2b05      	cmp	r3, #5
 8002df6:	d110      	bne.n	8002e1a <HAL_RCC_OscConfig+0x502>
 8002df8:	4b25      	ldr	r3, [pc, #148]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dfe:	4a24      	ldr	r2, [pc, #144]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002e00:	f043 0304 	orr.w	r3, r3, #4
 8002e04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e08:	4b21      	ldr	r3, [pc, #132]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e0e:	4a20      	ldr	r2, [pc, #128]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002e10:	f043 0301 	orr.w	r3, r3, #1
 8002e14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e18:	e00f      	b.n	8002e3a <HAL_RCC_OscConfig+0x522>
 8002e1a:	4b1d      	ldr	r3, [pc, #116]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e20:	4a1b      	ldr	r2, [pc, #108]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002e22:	f023 0301 	bic.w	r3, r3, #1
 8002e26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e2a:	4b19      	ldr	r3, [pc, #100]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e30:	4a17      	ldr	r2, [pc, #92]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002e32:	f023 0304 	bic.w	r3, r3, #4
 8002e36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d016      	beq.n	8002e70 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e42:	f7fe fcf9 	bl	8001838 <HAL_GetTick>
 8002e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e48:	e00a      	b.n	8002e60 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e4a:	f7fe fcf5 	bl	8001838 <HAL_GetTick>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d901      	bls.n	8002e60 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	e139      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e60:	4b0b      	ldr	r3, [pc, #44]	; (8002e90 <HAL_RCC_OscConfig+0x578>)
 8002e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e66:	f003 0302 	and.w	r3, r3, #2
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d0ed      	beq.n	8002e4a <HAL_RCC_OscConfig+0x532>
 8002e6e:	e01a      	b.n	8002ea6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e70:	f7fe fce2 	bl	8001838 <HAL_GetTick>
 8002e74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e76:	e00f      	b.n	8002e98 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e78:	f7fe fcde 	bl	8001838 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d906      	bls.n	8002e98 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e122      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
 8002e8e:	bf00      	nop
 8002e90:	40021000 	.word	0x40021000
 8002e94:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e98:	4b90      	ldr	r3, [pc, #576]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8002e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d1e8      	bne.n	8002e78 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ea6:	7ffb      	ldrb	r3, [r7, #31]
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d105      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eac:	4b8b      	ldr	r3, [pc, #556]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8002eae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eb0:	4a8a      	ldr	r2, [pc, #552]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8002eb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002eb6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	f000 8108 	beq.w	80030d2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	f040 80d0 	bne.w	800306c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002ecc:	4b83      	ldr	r3, [pc, #524]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	f003 0203 	and.w	r2, r3, #3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d130      	bne.n	8002f42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eea:	3b01      	subs	r3, #1
 8002eec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d127      	bne.n	8002f42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002efc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d11f      	bne.n	8002f42 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002f0c:	2a07      	cmp	r2, #7
 8002f0e:	bf14      	ite	ne
 8002f10:	2201      	movne	r2, #1
 8002f12:	2200      	moveq	r2, #0
 8002f14:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d113      	bne.n	8002f42 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f24:	085b      	lsrs	r3, r3, #1
 8002f26:	3b01      	subs	r3, #1
 8002f28:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d109      	bne.n	8002f42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f38:	085b      	lsrs	r3, r3, #1
 8002f3a:	3b01      	subs	r3, #1
 8002f3c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d06e      	beq.n	8003020 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	2b0c      	cmp	r3, #12
 8002f46:	d069      	beq.n	800301c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002f48:	4b64      	ldr	r3, [pc, #400]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d105      	bne.n	8002f60 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002f54:	4b61      	ldr	r3, [pc, #388]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e0b7      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002f64:	4b5d      	ldr	r3, [pc, #372]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a5c      	ldr	r2, [pc, #368]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8002f6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f6e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f70:	f7fe fc62 	bl	8001838 <HAL_GetTick>
 8002f74:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f76:	e008      	b.n	8002f8a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f78:	f7fe fc5e 	bl	8001838 <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d901      	bls.n	8002f8a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e0a4      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f8a:	4b54      	ldr	r3, [pc, #336]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d1f0      	bne.n	8002f78 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f96:	4b51      	ldr	r3, [pc, #324]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8002f98:	68da      	ldr	r2, [r3, #12]
 8002f9a:	4b51      	ldr	r3, [pc, #324]	; (80030e0 <HAL_RCC_OscConfig+0x7c8>)
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002fa6:	3a01      	subs	r2, #1
 8002fa8:	0112      	lsls	r2, r2, #4
 8002faa:	4311      	orrs	r1, r2
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002fb0:	0212      	lsls	r2, r2, #8
 8002fb2:	4311      	orrs	r1, r2
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002fb8:	0852      	lsrs	r2, r2, #1
 8002fba:	3a01      	subs	r2, #1
 8002fbc:	0552      	lsls	r2, r2, #21
 8002fbe:	4311      	orrs	r1, r2
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002fc4:	0852      	lsrs	r2, r2, #1
 8002fc6:	3a01      	subs	r2, #1
 8002fc8:	0652      	lsls	r2, r2, #25
 8002fca:	4311      	orrs	r1, r2
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002fd0:	0912      	lsrs	r2, r2, #4
 8002fd2:	0452      	lsls	r2, r2, #17
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	4941      	ldr	r1, [pc, #260]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002fdc:	4b3f      	ldr	r3, [pc, #252]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a3e      	ldr	r2, [pc, #248]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8002fe2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fe6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002fe8:	4b3c      	ldr	r3, [pc, #240]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	4a3b      	ldr	r2, [pc, #236]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8002fee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ff2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ff4:	f7fe fc20 	bl	8001838 <HAL_GetTick>
 8002ff8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ffa:	e008      	b.n	800300e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ffc:	f7fe fc1c 	bl	8001838 <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	2b02      	cmp	r3, #2
 8003008:	d901      	bls.n	800300e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e062      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800300e:	4b33      	ldr	r3, [pc, #204]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d0f0      	beq.n	8002ffc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800301a:	e05a      	b.n	80030d2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e059      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003020:	4b2e      	ldr	r3, [pc, #184]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d152      	bne.n	80030d2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800302c:	4b2b      	ldr	r3, [pc, #172]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a2a      	ldr	r2, [pc, #168]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8003032:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003036:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003038:	4b28      	ldr	r3, [pc, #160]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	4a27      	ldr	r2, [pc, #156]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 800303e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003042:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003044:	f7fe fbf8 	bl	8001838 <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800304c:	f7fe fbf4 	bl	8001838 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e03a      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800305e:	4b1f      	ldr	r3, [pc, #124]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d0f0      	beq.n	800304c <HAL_RCC_OscConfig+0x734>
 800306a:	e032      	b.n	80030d2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	2b0c      	cmp	r3, #12
 8003070:	d02d      	beq.n	80030ce <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003072:	4b1a      	ldr	r3, [pc, #104]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a19      	ldr	r2, [pc, #100]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8003078:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800307c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800307e:	4b17      	ldr	r3, [pc, #92]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d105      	bne.n	8003096 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800308a:	4b14      	ldr	r3, [pc, #80]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	4a13      	ldr	r2, [pc, #76]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8003090:	f023 0303 	bic.w	r3, r3, #3
 8003094:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003096:	4b11      	ldr	r3, [pc, #68]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	4a10      	ldr	r2, [pc, #64]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 800309c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80030a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030a4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030a6:	f7fe fbc7 	bl	8001838 <HAL_GetTick>
 80030aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030ac:	e008      	b.n	80030c0 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030ae:	f7fe fbc3 	bl	8001838 <HAL_GetTick>
 80030b2:	4602      	mov	r2, r0
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	1ad3      	subs	r3, r2, r3
 80030b8:	2b02      	cmp	r3, #2
 80030ba:	d901      	bls.n	80030c0 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80030bc:	2303      	movs	r3, #3
 80030be:	e009      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030c0:	4b06      	ldr	r3, [pc, #24]	; (80030dc <HAL_RCC_OscConfig+0x7c4>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d1f0      	bne.n	80030ae <HAL_RCC_OscConfig+0x796>
 80030cc:	e001      	b.n	80030d2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e000      	b.n	80030d4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80030d2:	2300      	movs	r3, #0
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3720      	adds	r7, #32
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	40021000 	.word	0x40021000
 80030e0:	f99d808c 	.word	0xf99d808c

080030e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b084      	sub	sp, #16
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d101      	bne.n	80030f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e0c8      	b.n	800328a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030f8:	4b66      	ldr	r3, [pc, #408]	; (8003294 <HAL_RCC_ClockConfig+0x1b0>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0307 	and.w	r3, r3, #7
 8003100:	683a      	ldr	r2, [r7, #0]
 8003102:	429a      	cmp	r2, r3
 8003104:	d910      	bls.n	8003128 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003106:	4b63      	ldr	r3, [pc, #396]	; (8003294 <HAL_RCC_ClockConfig+0x1b0>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f023 0207 	bic.w	r2, r3, #7
 800310e:	4961      	ldr	r1, [pc, #388]	; (8003294 <HAL_RCC_ClockConfig+0x1b0>)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	4313      	orrs	r3, r2
 8003114:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003116:	4b5f      	ldr	r3, [pc, #380]	; (8003294 <HAL_RCC_ClockConfig+0x1b0>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0307 	and.w	r3, r3, #7
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	429a      	cmp	r2, r3
 8003122:	d001      	beq.n	8003128 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e0b0      	b.n	800328a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0301 	and.w	r3, r3, #1
 8003130:	2b00      	cmp	r3, #0
 8003132:	d04c      	beq.n	80031ce <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	2b03      	cmp	r3, #3
 800313a:	d107      	bne.n	800314c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800313c:	4b56      	ldr	r3, [pc, #344]	; (8003298 <HAL_RCC_ClockConfig+0x1b4>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003144:	2b00      	cmp	r3, #0
 8003146:	d121      	bne.n	800318c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e09e      	b.n	800328a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	2b02      	cmp	r3, #2
 8003152:	d107      	bne.n	8003164 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003154:	4b50      	ldr	r3, [pc, #320]	; (8003298 <HAL_RCC_ClockConfig+0x1b4>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d115      	bne.n	800318c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	e092      	b.n	800328a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d107      	bne.n	800317c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800316c:	4b4a      	ldr	r3, [pc, #296]	; (8003298 <HAL_RCC_ClockConfig+0x1b4>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0302 	and.w	r3, r3, #2
 8003174:	2b00      	cmp	r3, #0
 8003176:	d109      	bne.n	800318c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e086      	b.n	800328a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800317c:	4b46      	ldr	r3, [pc, #280]	; (8003298 <HAL_RCC_ClockConfig+0x1b4>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003184:	2b00      	cmp	r3, #0
 8003186:	d101      	bne.n	800318c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e07e      	b.n	800328a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800318c:	4b42      	ldr	r3, [pc, #264]	; (8003298 <HAL_RCC_ClockConfig+0x1b4>)
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f023 0203 	bic.w	r2, r3, #3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	493f      	ldr	r1, [pc, #252]	; (8003298 <HAL_RCC_ClockConfig+0x1b4>)
 800319a:	4313      	orrs	r3, r2
 800319c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800319e:	f7fe fb4b 	bl	8001838 <HAL_GetTick>
 80031a2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031a4:	e00a      	b.n	80031bc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031a6:	f7fe fb47 	bl	8001838 <HAL_GetTick>
 80031aa:	4602      	mov	r2, r0
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d901      	bls.n	80031bc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80031b8:	2303      	movs	r3, #3
 80031ba:	e066      	b.n	800328a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031bc:	4b36      	ldr	r3, [pc, #216]	; (8003298 <HAL_RCC_ClockConfig+0x1b4>)
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f003 020c 	and.w	r2, r3, #12
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d1eb      	bne.n	80031a6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d008      	beq.n	80031ec <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031da:	4b2f      	ldr	r3, [pc, #188]	; (8003298 <HAL_RCC_ClockConfig+0x1b4>)
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	492c      	ldr	r1, [pc, #176]	; (8003298 <HAL_RCC_ClockConfig+0x1b4>)
 80031e8:	4313      	orrs	r3, r2
 80031ea:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031ec:	4b29      	ldr	r3, [pc, #164]	; (8003294 <HAL_RCC_ClockConfig+0x1b0>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0307 	and.w	r3, r3, #7
 80031f4:	683a      	ldr	r2, [r7, #0]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d210      	bcs.n	800321c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031fa:	4b26      	ldr	r3, [pc, #152]	; (8003294 <HAL_RCC_ClockConfig+0x1b0>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f023 0207 	bic.w	r2, r3, #7
 8003202:	4924      	ldr	r1, [pc, #144]	; (8003294 <HAL_RCC_ClockConfig+0x1b0>)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	4313      	orrs	r3, r2
 8003208:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800320a:	4b22      	ldr	r3, [pc, #136]	; (8003294 <HAL_RCC_ClockConfig+0x1b0>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0307 	and.w	r3, r3, #7
 8003212:	683a      	ldr	r2, [r7, #0]
 8003214:	429a      	cmp	r2, r3
 8003216:	d001      	beq.n	800321c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e036      	b.n	800328a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0304 	and.w	r3, r3, #4
 8003224:	2b00      	cmp	r3, #0
 8003226:	d008      	beq.n	800323a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003228:	4b1b      	ldr	r3, [pc, #108]	; (8003298 <HAL_RCC_ClockConfig+0x1b4>)
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	4918      	ldr	r1, [pc, #96]	; (8003298 <HAL_RCC_ClockConfig+0x1b4>)
 8003236:	4313      	orrs	r3, r2
 8003238:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 0308 	and.w	r3, r3, #8
 8003242:	2b00      	cmp	r3, #0
 8003244:	d009      	beq.n	800325a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003246:	4b14      	ldr	r3, [pc, #80]	; (8003298 <HAL_RCC_ClockConfig+0x1b4>)
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	00db      	lsls	r3, r3, #3
 8003254:	4910      	ldr	r1, [pc, #64]	; (8003298 <HAL_RCC_ClockConfig+0x1b4>)
 8003256:	4313      	orrs	r3, r2
 8003258:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800325a:	f000 f825 	bl	80032a8 <HAL_RCC_GetSysClockFreq>
 800325e:	4602      	mov	r2, r0
 8003260:	4b0d      	ldr	r3, [pc, #52]	; (8003298 <HAL_RCC_ClockConfig+0x1b4>)
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	091b      	lsrs	r3, r3, #4
 8003266:	f003 030f 	and.w	r3, r3, #15
 800326a:	490c      	ldr	r1, [pc, #48]	; (800329c <HAL_RCC_ClockConfig+0x1b8>)
 800326c:	5ccb      	ldrb	r3, [r1, r3]
 800326e:	f003 031f 	and.w	r3, r3, #31
 8003272:	fa22 f303 	lsr.w	r3, r2, r3
 8003276:	4a0a      	ldr	r2, [pc, #40]	; (80032a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003278:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800327a:	4b0a      	ldr	r3, [pc, #40]	; (80032a4 <HAL_RCC_ClockConfig+0x1c0>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4618      	mov	r0, r3
 8003280:	f7fe fa8a 	bl	8001798 <HAL_InitTick>
 8003284:	4603      	mov	r3, r0
 8003286:	72fb      	strb	r3, [r7, #11]

  return status;
 8003288:	7afb      	ldrb	r3, [r7, #11]
}
 800328a:	4618      	mov	r0, r3
 800328c:	3710      	adds	r7, #16
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	40022000 	.word	0x40022000
 8003298:	40021000 	.word	0x40021000
 800329c:	08006334 	.word	0x08006334
 80032a0:	20000000 	.word	0x20000000
 80032a4:	20000004 	.word	0x20000004

080032a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b089      	sub	sp, #36	; 0x24
 80032ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80032ae:	2300      	movs	r3, #0
 80032b0:	61fb      	str	r3, [r7, #28]
 80032b2:	2300      	movs	r3, #0
 80032b4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032b6:	4b3e      	ldr	r3, [pc, #248]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f003 030c 	and.w	r3, r3, #12
 80032be:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032c0:	4b3b      	ldr	r3, [pc, #236]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	f003 0303 	and.w	r3, r3, #3
 80032c8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d005      	beq.n	80032dc <HAL_RCC_GetSysClockFreq+0x34>
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	2b0c      	cmp	r3, #12
 80032d4:	d121      	bne.n	800331a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d11e      	bne.n	800331a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80032dc:	4b34      	ldr	r3, [pc, #208]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0308 	and.w	r3, r3, #8
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d107      	bne.n	80032f8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80032e8:	4b31      	ldr	r3, [pc, #196]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80032ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032ee:	0a1b      	lsrs	r3, r3, #8
 80032f0:	f003 030f 	and.w	r3, r3, #15
 80032f4:	61fb      	str	r3, [r7, #28]
 80032f6:	e005      	b.n	8003304 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80032f8:	4b2d      	ldr	r3, [pc, #180]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	091b      	lsrs	r3, r3, #4
 80032fe:	f003 030f 	and.w	r3, r3, #15
 8003302:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003304:	4a2b      	ldr	r2, [pc, #172]	; (80033b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800330c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d10d      	bne.n	8003330 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003318:	e00a      	b.n	8003330 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	2b04      	cmp	r3, #4
 800331e:	d102      	bne.n	8003326 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003320:	4b25      	ldr	r3, [pc, #148]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003322:	61bb      	str	r3, [r7, #24]
 8003324:	e004      	b.n	8003330 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	2b08      	cmp	r3, #8
 800332a:	d101      	bne.n	8003330 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800332c:	4b23      	ldr	r3, [pc, #140]	; (80033bc <HAL_RCC_GetSysClockFreq+0x114>)
 800332e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	2b0c      	cmp	r3, #12
 8003334:	d134      	bne.n	80033a0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003336:	4b1e      	ldr	r3, [pc, #120]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	f003 0303 	and.w	r3, r3, #3
 800333e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	2b02      	cmp	r3, #2
 8003344:	d003      	beq.n	800334e <HAL_RCC_GetSysClockFreq+0xa6>
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	2b03      	cmp	r3, #3
 800334a:	d003      	beq.n	8003354 <HAL_RCC_GetSysClockFreq+0xac>
 800334c:	e005      	b.n	800335a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800334e:	4b1a      	ldr	r3, [pc, #104]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003350:	617b      	str	r3, [r7, #20]
      break;
 8003352:	e005      	b.n	8003360 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003354:	4b19      	ldr	r3, [pc, #100]	; (80033bc <HAL_RCC_GetSysClockFreq+0x114>)
 8003356:	617b      	str	r3, [r7, #20]
      break;
 8003358:	e002      	b.n	8003360 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	617b      	str	r3, [r7, #20]
      break;
 800335e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003360:	4b13      	ldr	r3, [pc, #76]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	091b      	lsrs	r3, r3, #4
 8003366:	f003 0307 	and.w	r3, r3, #7
 800336a:	3301      	adds	r3, #1
 800336c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800336e:	4b10      	ldr	r3, [pc, #64]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	0a1b      	lsrs	r3, r3, #8
 8003374:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003378:	697a      	ldr	r2, [r7, #20]
 800337a:	fb02 f203 	mul.w	r2, r2, r3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	fbb2 f3f3 	udiv	r3, r2, r3
 8003384:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003386:	4b0a      	ldr	r3, [pc, #40]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	0e5b      	lsrs	r3, r3, #25
 800338c:	f003 0303 	and.w	r3, r3, #3
 8003390:	3301      	adds	r3, #1
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003396:	697a      	ldr	r2, [r7, #20]
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	fbb2 f3f3 	udiv	r3, r2, r3
 800339e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80033a0:	69bb      	ldr	r3, [r7, #24]
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3724      	adds	r7, #36	; 0x24
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	40021000 	.word	0x40021000
 80033b4:	0800634c 	.word	0x0800634c
 80033b8:	00f42400 	.word	0x00f42400
 80033bc:	007a1200 	.word	0x007a1200

080033c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033c4:	4b03      	ldr	r3, [pc, #12]	; (80033d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80033c6:	681b      	ldr	r3, [r3, #0]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	20000000 	.word	0x20000000

080033d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80033dc:	f7ff fff0 	bl	80033c0 <HAL_RCC_GetHCLKFreq>
 80033e0:	4602      	mov	r2, r0
 80033e2:	4b06      	ldr	r3, [pc, #24]	; (80033fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	0a1b      	lsrs	r3, r3, #8
 80033e8:	f003 0307 	and.w	r3, r3, #7
 80033ec:	4904      	ldr	r1, [pc, #16]	; (8003400 <HAL_RCC_GetPCLK1Freq+0x28>)
 80033ee:	5ccb      	ldrb	r3, [r1, r3]
 80033f0:	f003 031f 	and.w	r3, r3, #31
 80033f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	40021000 	.word	0x40021000
 8003400:	08006344 	.word	0x08006344

08003404 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003408:	f7ff ffda 	bl	80033c0 <HAL_RCC_GetHCLKFreq>
 800340c:	4602      	mov	r2, r0
 800340e:	4b06      	ldr	r3, [pc, #24]	; (8003428 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	0adb      	lsrs	r3, r3, #11
 8003414:	f003 0307 	and.w	r3, r3, #7
 8003418:	4904      	ldr	r1, [pc, #16]	; (800342c <HAL_RCC_GetPCLK2Freq+0x28>)
 800341a:	5ccb      	ldrb	r3, [r1, r3]
 800341c:	f003 031f 	and.w	r3, r3, #31
 8003420:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003424:	4618      	mov	r0, r3
 8003426:	bd80      	pop	{r7, pc}
 8003428:	40021000 	.word	0x40021000
 800342c:	08006344 	.word	0x08006344

08003430 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b086      	sub	sp, #24
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003438:	2300      	movs	r3, #0
 800343a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800343c:	4b2a      	ldr	r3, [pc, #168]	; (80034e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800343e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003440:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d003      	beq.n	8003450 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003448:	f7ff f936 	bl	80026b8 <HAL_PWREx_GetVoltageRange>
 800344c:	6178      	str	r0, [r7, #20]
 800344e:	e014      	b.n	800347a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003450:	4b25      	ldr	r3, [pc, #148]	; (80034e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003454:	4a24      	ldr	r2, [pc, #144]	; (80034e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003456:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800345a:	6593      	str	r3, [r2, #88]	; 0x58
 800345c:	4b22      	ldr	r3, [pc, #136]	; (80034e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800345e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003460:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003464:	60fb      	str	r3, [r7, #12]
 8003466:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003468:	f7ff f926 	bl	80026b8 <HAL_PWREx_GetVoltageRange>
 800346c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800346e:	4b1e      	ldr	r3, [pc, #120]	; (80034e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003470:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003472:	4a1d      	ldr	r2, [pc, #116]	; (80034e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003474:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003478:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003480:	d10b      	bne.n	800349a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2b80      	cmp	r3, #128	; 0x80
 8003486:	d919      	bls.n	80034bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2ba0      	cmp	r3, #160	; 0xa0
 800348c:	d902      	bls.n	8003494 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800348e:	2302      	movs	r3, #2
 8003490:	613b      	str	r3, [r7, #16]
 8003492:	e013      	b.n	80034bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003494:	2301      	movs	r3, #1
 8003496:	613b      	str	r3, [r7, #16]
 8003498:	e010      	b.n	80034bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2b80      	cmp	r3, #128	; 0x80
 800349e:	d902      	bls.n	80034a6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80034a0:	2303      	movs	r3, #3
 80034a2:	613b      	str	r3, [r7, #16]
 80034a4:	e00a      	b.n	80034bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2b80      	cmp	r3, #128	; 0x80
 80034aa:	d102      	bne.n	80034b2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034ac:	2302      	movs	r3, #2
 80034ae:	613b      	str	r3, [r7, #16]
 80034b0:	e004      	b.n	80034bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2b70      	cmp	r3, #112	; 0x70
 80034b6:	d101      	bne.n	80034bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034b8:	2301      	movs	r3, #1
 80034ba:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80034bc:	4b0b      	ldr	r3, [pc, #44]	; (80034ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f023 0207 	bic.w	r2, r3, #7
 80034c4:	4909      	ldr	r1, [pc, #36]	; (80034ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80034cc:	4b07      	ldr	r3, [pc, #28]	; (80034ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0307 	and.w	r3, r3, #7
 80034d4:	693a      	ldr	r2, [r7, #16]
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d001      	beq.n	80034de <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e000      	b.n	80034e0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3718      	adds	r7, #24
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	40021000 	.word	0x40021000
 80034ec:	40022000 	.word	0x40022000

080034f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b086      	sub	sp, #24
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80034f8:	2300      	movs	r3, #0
 80034fa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034fc:	2300      	movs	r3, #0
 80034fe:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003508:	2b00      	cmp	r3, #0
 800350a:	d041      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003510:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003514:	d02a      	beq.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003516:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800351a:	d824      	bhi.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800351c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003520:	d008      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003522:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003526:	d81e      	bhi.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003528:	2b00      	cmp	r3, #0
 800352a:	d00a      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800352c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003530:	d010      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003532:	e018      	b.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003534:	4b86      	ldr	r3, [pc, #536]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	4a85      	ldr	r2, [pc, #532]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800353a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800353e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003540:	e015      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	3304      	adds	r3, #4
 8003546:	2100      	movs	r1, #0
 8003548:	4618      	mov	r0, r3
 800354a:	f000 facb 	bl	8003ae4 <RCCEx_PLLSAI1_Config>
 800354e:	4603      	mov	r3, r0
 8003550:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003552:	e00c      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	3320      	adds	r3, #32
 8003558:	2100      	movs	r1, #0
 800355a:	4618      	mov	r0, r3
 800355c:	f000 fbb6 	bl	8003ccc <RCCEx_PLLSAI2_Config>
 8003560:	4603      	mov	r3, r0
 8003562:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003564:	e003      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	74fb      	strb	r3, [r7, #19]
      break;
 800356a:	e000      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800356c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800356e:	7cfb      	ldrb	r3, [r7, #19]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d10b      	bne.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003574:	4b76      	ldr	r3, [pc, #472]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003576:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800357a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003582:	4973      	ldr	r1, [pc, #460]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003584:	4313      	orrs	r3, r2
 8003586:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800358a:	e001      	b.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800358c:	7cfb      	ldrb	r3, [r7, #19]
 800358e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003598:	2b00      	cmp	r3, #0
 800359a:	d041      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035a0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80035a4:	d02a      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80035a6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80035aa:	d824      	bhi.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80035b0:	d008      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80035b2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80035b6:	d81e      	bhi.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00a      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80035bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035c0:	d010      	beq.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80035c2:	e018      	b.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80035c4:	4b62      	ldr	r3, [pc, #392]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	4a61      	ldr	r2, [pc, #388]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035ce:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035d0:	e015      	b.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	3304      	adds	r3, #4
 80035d6:	2100      	movs	r1, #0
 80035d8:	4618      	mov	r0, r3
 80035da:	f000 fa83 	bl	8003ae4 <RCCEx_PLLSAI1_Config>
 80035de:	4603      	mov	r3, r0
 80035e0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035e2:	e00c      	b.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	3320      	adds	r3, #32
 80035e8:	2100      	movs	r1, #0
 80035ea:	4618      	mov	r0, r3
 80035ec:	f000 fb6e 	bl	8003ccc <RCCEx_PLLSAI2_Config>
 80035f0:	4603      	mov	r3, r0
 80035f2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035f4:	e003      	b.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	74fb      	strb	r3, [r7, #19]
      break;
 80035fa:	e000      	b.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80035fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035fe:	7cfb      	ldrb	r3, [r7, #19]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d10b      	bne.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003604:	4b52      	ldr	r3, [pc, #328]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003606:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800360a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003612:	494f      	ldr	r1, [pc, #316]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003614:	4313      	orrs	r3, r2
 8003616:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800361a:	e001      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800361c:	7cfb      	ldrb	r3, [r7, #19]
 800361e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003628:	2b00      	cmp	r3, #0
 800362a:	f000 80a0 	beq.w	800376e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800362e:	2300      	movs	r3, #0
 8003630:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003632:	4b47      	ldr	r3, [pc, #284]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d101      	bne.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800363e:	2301      	movs	r3, #1
 8003640:	e000      	b.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003642:	2300      	movs	r3, #0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d00d      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003648:	4b41      	ldr	r3, [pc, #260]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800364a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800364c:	4a40      	ldr	r2, [pc, #256]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800364e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003652:	6593      	str	r3, [r2, #88]	; 0x58
 8003654:	4b3e      	ldr	r3, [pc, #248]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003656:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003658:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800365c:	60bb      	str	r3, [r7, #8]
 800365e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003660:	2301      	movs	r3, #1
 8003662:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003664:	4b3b      	ldr	r3, [pc, #236]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a3a      	ldr	r2, [pc, #232]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800366a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800366e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003670:	f7fe f8e2 	bl	8001838 <HAL_GetTick>
 8003674:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003676:	e009      	b.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003678:	f7fe f8de 	bl	8001838 <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	2b02      	cmp	r3, #2
 8003684:	d902      	bls.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003686:	2303      	movs	r3, #3
 8003688:	74fb      	strb	r3, [r7, #19]
        break;
 800368a:	e005      	b.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800368c:	4b31      	ldr	r3, [pc, #196]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003694:	2b00      	cmp	r3, #0
 8003696:	d0ef      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003698:	7cfb      	ldrb	r3, [r7, #19]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d15c      	bne.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800369e:	4b2c      	ldr	r3, [pc, #176]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036a8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d01f      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d019      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036bc:	4b24      	ldr	r3, [pc, #144]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036c6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036c8:	4b21      	ldr	r3, [pc, #132]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ce:	4a20      	ldr	r2, [pc, #128]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036d8:	4b1d      	ldr	r3, [pc, #116]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036de:	4a1c      	ldr	r2, [pc, #112]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80036e8:	4a19      	ldr	r2, [pc, #100]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	f003 0301 	and.w	r3, r3, #1
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d016      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036fa:	f7fe f89d 	bl	8001838 <HAL_GetTick>
 80036fe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003700:	e00b      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003702:	f7fe f899 	bl	8001838 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003710:	4293      	cmp	r3, r2
 8003712:	d902      	bls.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	74fb      	strb	r3, [r7, #19]
            break;
 8003718:	e006      	b.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800371a:	4b0d      	ldr	r3, [pc, #52]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800371c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003720:	f003 0302 	and.w	r3, r3, #2
 8003724:	2b00      	cmp	r3, #0
 8003726:	d0ec      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003728:	7cfb      	ldrb	r3, [r7, #19]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d10c      	bne.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800372e:	4b08      	ldr	r3, [pc, #32]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003730:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003734:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800373e:	4904      	ldr	r1, [pc, #16]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003740:	4313      	orrs	r3, r2
 8003742:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003746:	e009      	b.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003748:	7cfb      	ldrb	r3, [r7, #19]
 800374a:	74bb      	strb	r3, [r7, #18]
 800374c:	e006      	b.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800374e:	bf00      	nop
 8003750:	40021000 	.word	0x40021000
 8003754:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003758:	7cfb      	ldrb	r3, [r7, #19]
 800375a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800375c:	7c7b      	ldrb	r3, [r7, #17]
 800375e:	2b01      	cmp	r3, #1
 8003760:	d105      	bne.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003762:	4b9e      	ldr	r3, [pc, #632]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003766:	4a9d      	ldr	r2, [pc, #628]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003768:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800376c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0301 	and.w	r3, r3, #1
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00a      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800377a:	4b98      	ldr	r3, [pc, #608]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800377c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003780:	f023 0203 	bic.w	r2, r3, #3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003788:	4994      	ldr	r1, [pc, #592]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800378a:	4313      	orrs	r3, r2
 800378c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 0302 	and.w	r3, r3, #2
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00a      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800379c:	4b8f      	ldr	r3, [pc, #572]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800379e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037a2:	f023 020c 	bic.w	r2, r3, #12
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037aa:	498c      	ldr	r1, [pc, #560]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0304 	and.w	r3, r3, #4
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00a      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037be:	4b87      	ldr	r3, [pc, #540]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037c4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037cc:	4983      	ldr	r1, [pc, #524]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0308 	and.w	r3, r3, #8
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00a      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80037e0:	4b7e      	ldr	r3, [pc, #504]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037e6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037ee:	497b      	ldr	r1, [pc, #492]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0310 	and.w	r3, r3, #16
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00a      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003802:	4b76      	ldr	r3, [pc, #472]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003804:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003808:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003810:	4972      	ldr	r1, [pc, #456]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003812:	4313      	orrs	r3, r2
 8003814:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0320 	and.w	r3, r3, #32
 8003820:	2b00      	cmp	r3, #0
 8003822:	d00a      	beq.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003824:	4b6d      	ldr	r3, [pc, #436]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800382a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003832:	496a      	ldr	r1, [pc, #424]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003834:	4313      	orrs	r3, r2
 8003836:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003842:	2b00      	cmp	r3, #0
 8003844:	d00a      	beq.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003846:	4b65      	ldr	r3, [pc, #404]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003848:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800384c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003854:	4961      	ldr	r1, [pc, #388]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003856:	4313      	orrs	r3, r2
 8003858:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00a      	beq.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003868:	4b5c      	ldr	r3, [pc, #368]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800386a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800386e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003876:	4959      	ldr	r1, [pc, #356]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003878:	4313      	orrs	r3, r2
 800387a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00a      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800388a:	4b54      	ldr	r3, [pc, #336]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800388c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003890:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003898:	4950      	ldr	r1, [pc, #320]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800389a:	4313      	orrs	r3, r2
 800389c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d00a      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038ac:	4b4b      	ldr	r3, [pc, #300]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038b2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ba:	4948      	ldr	r1, [pc, #288]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038bc:	4313      	orrs	r3, r2
 80038be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d00a      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038ce:	4b43      	ldr	r3, [pc, #268]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038d4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038dc:	493f      	ldr	r1, [pc, #252]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d028      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038f0:	4b3a      	ldr	r3, [pc, #232]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038f6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80038fe:	4937      	ldr	r1, [pc, #220]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003900:	4313      	orrs	r3, r2
 8003902:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800390a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800390e:	d106      	bne.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003910:	4b32      	ldr	r3, [pc, #200]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	4a31      	ldr	r2, [pc, #196]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003916:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800391a:	60d3      	str	r3, [r2, #12]
 800391c:	e011      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003922:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003926:	d10c      	bne.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	3304      	adds	r3, #4
 800392c:	2101      	movs	r1, #1
 800392e:	4618      	mov	r0, r3
 8003930:	f000 f8d8 	bl	8003ae4 <RCCEx_PLLSAI1_Config>
 8003934:	4603      	mov	r3, r0
 8003936:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003938:	7cfb      	ldrb	r3, [r7, #19]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800393e:	7cfb      	ldrb	r3, [r7, #19]
 8003940:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d028      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800394e:	4b23      	ldr	r3, [pc, #140]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003950:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003954:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800395c:	491f      	ldr	r1, [pc, #124]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800395e:	4313      	orrs	r3, r2
 8003960:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003968:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800396c:	d106      	bne.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800396e:	4b1b      	ldr	r3, [pc, #108]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	4a1a      	ldr	r2, [pc, #104]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003974:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003978:	60d3      	str	r3, [r2, #12]
 800397a:	e011      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003980:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003984:	d10c      	bne.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	3304      	adds	r3, #4
 800398a:	2101      	movs	r1, #1
 800398c:	4618      	mov	r0, r3
 800398e:	f000 f8a9 	bl	8003ae4 <RCCEx_PLLSAI1_Config>
 8003992:	4603      	mov	r3, r0
 8003994:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003996:	7cfb      	ldrb	r3, [r7, #19]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d001      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800399c:	7cfb      	ldrb	r3, [r7, #19]
 800399e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d02b      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80039ac:	4b0b      	ldr	r3, [pc, #44]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039b2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039ba:	4908      	ldr	r1, [pc, #32]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039ca:	d109      	bne.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039cc:	4b03      	ldr	r3, [pc, #12]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	4a02      	ldr	r2, [pc, #8]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80039d6:	60d3      	str	r3, [r2, #12]
 80039d8:	e014      	b.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80039da:	bf00      	nop
 80039dc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039e4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80039e8:	d10c      	bne.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	3304      	adds	r3, #4
 80039ee:	2101      	movs	r1, #1
 80039f0:	4618      	mov	r0, r3
 80039f2:	f000 f877 	bl	8003ae4 <RCCEx_PLLSAI1_Config>
 80039f6:	4603      	mov	r3, r0
 80039f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039fa:	7cfb      	ldrb	r3, [r7, #19]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d001      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003a00:	7cfb      	ldrb	r3, [r7, #19]
 8003a02:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d02f      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a10:	4b2b      	ldr	r3, [pc, #172]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a16:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a1e:	4928      	ldr	r1, [pc, #160]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a20:	4313      	orrs	r3, r2
 8003a22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a2a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003a2e:	d10d      	bne.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	3304      	adds	r3, #4
 8003a34:	2102      	movs	r1, #2
 8003a36:	4618      	mov	r0, r3
 8003a38:	f000 f854 	bl	8003ae4 <RCCEx_PLLSAI1_Config>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a40:	7cfb      	ldrb	r3, [r7, #19]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d014      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003a46:	7cfb      	ldrb	r3, [r7, #19]
 8003a48:	74bb      	strb	r3, [r7, #18]
 8003a4a:	e011      	b.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a54:	d10c      	bne.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	3320      	adds	r3, #32
 8003a5a:	2102      	movs	r1, #2
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f000 f935 	bl	8003ccc <RCCEx_PLLSAI2_Config>
 8003a62:	4603      	mov	r3, r0
 8003a64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a66:	7cfb      	ldrb	r3, [r7, #19]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d001      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003a6c:	7cfb      	ldrb	r3, [r7, #19]
 8003a6e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d00a      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003a7c:	4b10      	ldr	r3, [pc, #64]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a82:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a8a:	490d      	ldr	r1, [pc, #52]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00b      	beq.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003a9e:	4b08      	ldr	r3, [pc, #32]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aa4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003aae:	4904      	ldr	r1, [pc, #16]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003ab6:	7cbb      	ldrb	r3, [r7, #18]
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3718      	adds	r7, #24
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	40021000 	.word	0x40021000

08003ac4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003ac8:	4b05      	ldr	r3, [pc, #20]	; (8003ae0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a04      	ldr	r2, [pc, #16]	; (8003ae0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003ace:	f043 0304 	orr.w	r3, r3, #4
 8003ad2:	6013      	str	r3, [r2, #0]
}
 8003ad4:	bf00      	nop
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
 8003ade:	bf00      	nop
 8003ae0:	40021000 	.word	0x40021000

08003ae4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003aee:	2300      	movs	r3, #0
 8003af0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003af2:	4b75      	ldr	r3, [pc, #468]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	f003 0303 	and.w	r3, r3, #3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d018      	beq.n	8003b30 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003afe:	4b72      	ldr	r3, [pc, #456]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	f003 0203 	and.w	r2, r3, #3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d10d      	bne.n	8003b2a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
       ||
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d009      	beq.n	8003b2a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003b16:	4b6c      	ldr	r3, [pc, #432]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b18:	68db      	ldr	r3, [r3, #12]
 8003b1a:	091b      	lsrs	r3, r3, #4
 8003b1c:	f003 0307 	and.w	r3, r3, #7
 8003b20:	1c5a      	adds	r2, r3, #1
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
       ||
 8003b26:	429a      	cmp	r2, r3
 8003b28:	d047      	beq.n	8003bba <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	73fb      	strb	r3, [r7, #15]
 8003b2e:	e044      	b.n	8003bba <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2b03      	cmp	r3, #3
 8003b36:	d018      	beq.n	8003b6a <RCCEx_PLLSAI1_Config+0x86>
 8003b38:	2b03      	cmp	r3, #3
 8003b3a:	d825      	bhi.n	8003b88 <RCCEx_PLLSAI1_Config+0xa4>
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d002      	beq.n	8003b46 <RCCEx_PLLSAI1_Config+0x62>
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d009      	beq.n	8003b58 <RCCEx_PLLSAI1_Config+0x74>
 8003b44:	e020      	b.n	8003b88 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003b46:	4b60      	ldr	r3, [pc, #384]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d11d      	bne.n	8003b8e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b56:	e01a      	b.n	8003b8e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003b58:	4b5b      	ldr	r3, [pc, #364]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d116      	bne.n	8003b92 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b68:	e013      	b.n	8003b92 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003b6a:	4b57      	ldr	r3, [pc, #348]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d10f      	bne.n	8003b96 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003b76:	4b54      	ldr	r3, [pc, #336]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d109      	bne.n	8003b96 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003b86:	e006      	b.n	8003b96 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b8c:	e004      	b.n	8003b98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b8e:	bf00      	nop
 8003b90:	e002      	b.n	8003b98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b92:	bf00      	nop
 8003b94:	e000      	b.n	8003b98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b96:	bf00      	nop
    }

    if(status == HAL_OK)
 8003b98:	7bfb      	ldrb	r3, [r7, #15]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d10d      	bne.n	8003bba <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003b9e:	4b4a      	ldr	r3, [pc, #296]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6819      	ldr	r1, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	011b      	lsls	r3, r3, #4
 8003bb2:	430b      	orrs	r3, r1
 8003bb4:	4944      	ldr	r1, [pc, #272]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003bba:	7bfb      	ldrb	r3, [r7, #15]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d17d      	bne.n	8003cbc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003bc0:	4b41      	ldr	r3, [pc, #260]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a40      	ldr	r2, [pc, #256]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bc6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003bca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bcc:	f7fd fe34 	bl	8001838 <HAL_GetTick>
 8003bd0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003bd2:	e009      	b.n	8003be8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003bd4:	f7fd fe30 	bl	8001838 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d902      	bls.n	8003be8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	73fb      	strb	r3, [r7, #15]
        break;
 8003be6:	e005      	b.n	8003bf4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003be8:	4b37      	ldr	r3, [pc, #220]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d1ef      	bne.n	8003bd4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003bf4:	7bfb      	ldrb	r3, [r7, #15]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d160      	bne.n	8003cbc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d111      	bne.n	8003c24 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c00:	4b31      	ldr	r3, [pc, #196]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c02:	691b      	ldr	r3, [r3, #16]
 8003c04:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003c08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	6892      	ldr	r2, [r2, #8]
 8003c10:	0211      	lsls	r1, r2, #8
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	68d2      	ldr	r2, [r2, #12]
 8003c16:	0912      	lsrs	r2, r2, #4
 8003c18:	0452      	lsls	r2, r2, #17
 8003c1a:	430a      	orrs	r2, r1
 8003c1c:	492a      	ldr	r1, [pc, #168]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	610b      	str	r3, [r1, #16]
 8003c22:	e027      	b.n	8003c74 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d112      	bne.n	8003c50 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c2a:	4b27      	ldr	r3, [pc, #156]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003c32:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	6892      	ldr	r2, [r2, #8]
 8003c3a:	0211      	lsls	r1, r2, #8
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	6912      	ldr	r2, [r2, #16]
 8003c40:	0852      	lsrs	r2, r2, #1
 8003c42:	3a01      	subs	r2, #1
 8003c44:	0552      	lsls	r2, r2, #21
 8003c46:	430a      	orrs	r2, r1
 8003c48:	491f      	ldr	r1, [pc, #124]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	610b      	str	r3, [r1, #16]
 8003c4e:	e011      	b.n	8003c74 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c50:	4b1d      	ldr	r3, [pc, #116]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c52:	691b      	ldr	r3, [r3, #16]
 8003c54:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003c58:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	6892      	ldr	r2, [r2, #8]
 8003c60:	0211      	lsls	r1, r2, #8
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	6952      	ldr	r2, [r2, #20]
 8003c66:	0852      	lsrs	r2, r2, #1
 8003c68:	3a01      	subs	r2, #1
 8003c6a:	0652      	lsls	r2, r2, #25
 8003c6c:	430a      	orrs	r2, r1
 8003c6e:	4916      	ldr	r1, [pc, #88]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003c74:	4b14      	ldr	r3, [pc, #80]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a13      	ldr	r2, [pc, #76]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c7a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003c7e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c80:	f7fd fdda 	bl	8001838 <HAL_GetTick>
 8003c84:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c86:	e009      	b.n	8003c9c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c88:	f7fd fdd6 	bl	8001838 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d902      	bls.n	8003c9c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	73fb      	strb	r3, [r7, #15]
          break;
 8003c9a:	e005      	b.n	8003ca8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c9c:	4b0a      	ldr	r3, [pc, #40]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d0ef      	beq.n	8003c88 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003ca8:	7bfb      	ldrb	r3, [r7, #15]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d106      	bne.n	8003cbc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003cae:	4b06      	ldr	r3, [pc, #24]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cb0:	691a      	ldr	r2, [r3, #16]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	699b      	ldr	r3, [r3, #24]
 8003cb6:	4904      	ldr	r1, [pc, #16]	; (8003cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3710      	adds	r7, #16
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	40021000 	.word	0x40021000

08003ccc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003cda:	4b6a      	ldr	r3, [pc, #424]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	f003 0303 	and.w	r3, r3, #3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d018      	beq.n	8003d18 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003ce6:	4b67      	ldr	r3, [pc, #412]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	f003 0203 	and.w	r2, r3, #3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d10d      	bne.n	8003d12 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
       ||
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d009      	beq.n	8003d12 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003cfe:	4b61      	ldr	r3, [pc, #388]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	091b      	lsrs	r3, r3, #4
 8003d04:	f003 0307 	and.w	r3, r3, #7
 8003d08:	1c5a      	adds	r2, r3, #1
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
       ||
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	d047      	beq.n	8003da2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	73fb      	strb	r3, [r7, #15]
 8003d16:	e044      	b.n	8003da2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2b03      	cmp	r3, #3
 8003d1e:	d018      	beq.n	8003d52 <RCCEx_PLLSAI2_Config+0x86>
 8003d20:	2b03      	cmp	r3, #3
 8003d22:	d825      	bhi.n	8003d70 <RCCEx_PLLSAI2_Config+0xa4>
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d002      	beq.n	8003d2e <RCCEx_PLLSAI2_Config+0x62>
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d009      	beq.n	8003d40 <RCCEx_PLLSAI2_Config+0x74>
 8003d2c:	e020      	b.n	8003d70 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d2e:	4b55      	ldr	r3, [pc, #340]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0302 	and.w	r3, r3, #2
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d11d      	bne.n	8003d76 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d3e:	e01a      	b.n	8003d76 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d40:	4b50      	ldr	r3, [pc, #320]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d116      	bne.n	8003d7a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d50:	e013      	b.n	8003d7a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d52:	4b4c      	ldr	r3, [pc, #304]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d10f      	bne.n	8003d7e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d5e:	4b49      	ldr	r3, [pc, #292]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d109      	bne.n	8003d7e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d6e:	e006      	b.n	8003d7e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	73fb      	strb	r3, [r7, #15]
      break;
 8003d74:	e004      	b.n	8003d80 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d76:	bf00      	nop
 8003d78:	e002      	b.n	8003d80 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d7a:	bf00      	nop
 8003d7c:	e000      	b.n	8003d80 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d7e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d80:	7bfb      	ldrb	r3, [r7, #15]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d10d      	bne.n	8003da2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003d86:	4b3f      	ldr	r3, [pc, #252]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6819      	ldr	r1, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	3b01      	subs	r3, #1
 8003d98:	011b      	lsls	r3, r3, #4
 8003d9a:	430b      	orrs	r3, r1
 8003d9c:	4939      	ldr	r1, [pc, #228]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003da2:	7bfb      	ldrb	r3, [r7, #15]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d167      	bne.n	8003e78 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003da8:	4b36      	ldr	r3, [pc, #216]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a35      	ldr	r2, [pc, #212]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003db2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003db4:	f7fd fd40 	bl	8001838 <HAL_GetTick>
 8003db8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003dba:	e009      	b.n	8003dd0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003dbc:	f7fd fd3c 	bl	8001838 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d902      	bls.n	8003dd0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	73fb      	strb	r3, [r7, #15]
        break;
 8003dce:	e005      	b.n	8003ddc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003dd0:	4b2c      	ldr	r3, [pc, #176]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d1ef      	bne.n	8003dbc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ddc:	7bfb      	ldrb	r3, [r7, #15]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d14a      	bne.n	8003e78 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d111      	bne.n	8003e0c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003de8:	4b26      	ldr	r3, [pc, #152]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dea:	695b      	ldr	r3, [r3, #20]
 8003dec:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003df0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	6892      	ldr	r2, [r2, #8]
 8003df8:	0211      	lsls	r1, r2, #8
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	68d2      	ldr	r2, [r2, #12]
 8003dfe:	0912      	lsrs	r2, r2, #4
 8003e00:	0452      	lsls	r2, r2, #17
 8003e02:	430a      	orrs	r2, r1
 8003e04:	491f      	ldr	r1, [pc, #124]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	614b      	str	r3, [r1, #20]
 8003e0a:	e011      	b.n	8003e30 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e0c:	4b1d      	ldr	r3, [pc, #116]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e0e:	695b      	ldr	r3, [r3, #20]
 8003e10:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003e14:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	6892      	ldr	r2, [r2, #8]
 8003e1c:	0211      	lsls	r1, r2, #8
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	6912      	ldr	r2, [r2, #16]
 8003e22:	0852      	lsrs	r2, r2, #1
 8003e24:	3a01      	subs	r2, #1
 8003e26:	0652      	lsls	r2, r2, #25
 8003e28:	430a      	orrs	r2, r1
 8003e2a:	4916      	ldr	r1, [pc, #88]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003e30:	4b14      	ldr	r3, [pc, #80]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a13      	ldr	r2, [pc, #76]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e3a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e3c:	f7fd fcfc 	bl	8001838 <HAL_GetTick>
 8003e40:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e42:	e009      	b.n	8003e58 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e44:	f7fd fcf8 	bl	8001838 <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d902      	bls.n	8003e58 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	73fb      	strb	r3, [r7, #15]
          break;
 8003e56:	e005      	b.n	8003e64 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e58:	4b0a      	ldr	r3, [pc, #40]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d0ef      	beq.n	8003e44 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003e64:	7bfb      	ldrb	r3, [r7, #15]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d106      	bne.n	8003e78 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003e6a:	4b06      	ldr	r3, [pc, #24]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e6c:	695a      	ldr	r2, [r3, #20]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	695b      	ldr	r3, [r3, #20]
 8003e72:	4904      	ldr	r1, [pc, #16]	; (8003e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e74:	4313      	orrs	r3, r2
 8003e76:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3710      	adds	r7, #16
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	40021000 	.word	0x40021000

08003e88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d101      	bne.n	8003e9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e095      	b.n	8003fc6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d108      	bne.n	8003eb4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003eaa:	d009      	beq.n	8003ec0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	61da      	str	r2, [r3, #28]
 8003eb2:	e005      	b.n	8003ec0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d106      	bne.n	8003ee0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f7fd fa26 	bl	800132c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2202      	movs	r2, #2
 8003ee4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ef6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003f00:	d902      	bls.n	8003f08 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003f02:	2300      	movs	r3, #0
 8003f04:	60fb      	str	r3, [r7, #12]
 8003f06:	e002      	b.n	8003f0e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003f08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f0c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003f16:	d007      	beq.n	8003f28 <HAL_SPI_Init+0xa0>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003f20:	d002      	beq.n	8003f28 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003f38:	431a      	orrs	r2, r3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	431a      	orrs	r2, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	695b      	ldr	r3, [r3, #20]
 8003f48:	f003 0301 	and.w	r3, r3, #1
 8003f4c:	431a      	orrs	r2, r3
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	699b      	ldr	r3, [r3, #24]
 8003f52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f56:	431a      	orrs	r2, r3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	69db      	ldr	r3, [r3, #28]
 8003f5c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003f60:	431a      	orrs	r2, r3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a1b      	ldr	r3, [r3, #32]
 8003f66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f6a:	ea42 0103 	orr.w	r1, r2, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f72:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	430a      	orrs	r2, r1
 8003f7c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	699b      	ldr	r3, [r3, #24]
 8003f82:	0c1b      	lsrs	r3, r3, #16
 8003f84:	f003 0204 	and.w	r2, r3, #4
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f8c:	f003 0310 	and.w	r3, r3, #16
 8003f90:	431a      	orrs	r2, r3
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f96:	f003 0308 	and.w	r3, r3, #8
 8003f9a:	431a      	orrs	r2, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003fa4:	ea42 0103 	orr.w	r1, r2, r3
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	430a      	orrs	r2, r1
 8003fb4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003fc4:	2300      	movs	r3, #0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3710      	adds	r7, #16
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b082      	sub	sp, #8
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d101      	bne.n	8003fe0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e040      	b.n	8004062 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d106      	bne.n	8003ff6 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f7fd f9df 	bl	80013b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2224      	movs	r2, #36	; 0x24
 8003ffa:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f022 0201 	bic.w	r2, r2, #1
 800400a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800400c:	6878      	ldr	r0, [r7, #4]
 800400e:	f000 fb79 	bl	8004704 <UART_SetConfig>
 8004012:	4603      	mov	r3, r0
 8004014:	2b01      	cmp	r3, #1
 8004016:	d101      	bne.n	800401c <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e022      	b.n	8004062 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004020:	2b00      	cmp	r3, #0
 8004022:	d002      	beq.n	800402a <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f000 fdf7 	bl	8004c18 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	685a      	ldr	r2, [r3, #4]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004038:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	689a      	ldr	r2, [r3, #8]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004048:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f042 0201 	orr.w	r2, r2, #1
 8004058:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f000 fe7e 	bl	8004d5c <UART_CheckIdleState>
 8004060:	4603      	mov	r3, r0
}
 8004062:	4618      	mov	r0, r3
 8004064:	3708      	adds	r7, #8
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}

0800406a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b08a      	sub	sp, #40	; 0x28
 800406e:	af02      	add	r7, sp, #8
 8004070:	60f8      	str	r0, [r7, #12]
 8004072:	60b9      	str	r1, [r7, #8]
 8004074:	603b      	str	r3, [r7, #0]
 8004076:	4613      	mov	r3, r2
 8004078:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800407e:	2b20      	cmp	r3, #32
 8004080:	f040 8082 	bne.w	8004188 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d002      	beq.n	8004090 <HAL_UART_Transmit+0x26>
 800408a:	88fb      	ldrh	r3, [r7, #6]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d101      	bne.n	8004094 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e07a      	b.n	800418a <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800409a:	2b01      	cmp	r3, #1
 800409c:	d101      	bne.n	80040a2 <HAL_UART_Transmit+0x38>
 800409e:	2302      	movs	r3, #2
 80040a0:	e073      	b.n	800418a <HAL_UART_Transmit+0x120>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2201      	movs	r2, #1
 80040a6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2200      	movs	r2, #0
 80040ae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2221      	movs	r2, #33	; 0x21
 80040b6:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040b8:	f7fd fbbe 	bl	8001838 <HAL_GetTick>
 80040bc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	88fa      	ldrh	r2, [r7, #6]
 80040c2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	88fa      	ldrh	r2, [r7, #6]
 80040ca:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040d6:	d108      	bne.n	80040ea <HAL_UART_Transmit+0x80>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	691b      	ldr	r3, [r3, #16]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d104      	bne.n	80040ea <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80040e0:	2300      	movs	r3, #0
 80040e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	61bb      	str	r3, [r7, #24]
 80040e8:	e003      	b.n	80040f2 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80040ee:	2300      	movs	r3, #0
 80040f0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80040fa:	e02d      	b.n	8004158 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	9300      	str	r3, [sp, #0]
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	2200      	movs	r2, #0
 8004104:	2180      	movs	r1, #128	; 0x80
 8004106:	68f8      	ldr	r0, [r7, #12]
 8004108:	f000 fe71 	bl	8004dee <UART_WaitOnFlagUntilTimeout>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	d001      	beq.n	8004116 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e039      	b.n	800418a <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d10b      	bne.n	8004134 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	881a      	ldrh	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004128:	b292      	uxth	r2, r2
 800412a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800412c:	69bb      	ldr	r3, [r7, #24]
 800412e:	3302      	adds	r3, #2
 8004130:	61bb      	str	r3, [r7, #24]
 8004132:	e008      	b.n	8004146 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	781a      	ldrb	r2, [r3, #0]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	b292      	uxth	r2, r2
 800413e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004140:	69fb      	ldr	r3, [r7, #28]
 8004142:	3301      	adds	r3, #1
 8004144:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800414c:	b29b      	uxth	r3, r3
 800414e:	3b01      	subs	r3, #1
 8004150:	b29a      	uxth	r2, r3
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800415e:	b29b      	uxth	r3, r3
 8004160:	2b00      	cmp	r3, #0
 8004162:	d1cb      	bne.n	80040fc <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	9300      	str	r3, [sp, #0]
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	2200      	movs	r2, #0
 800416c:	2140      	movs	r1, #64	; 0x40
 800416e:	68f8      	ldr	r0, [r7, #12]
 8004170:	f000 fe3d 	bl	8004dee <UART_WaitOnFlagUntilTimeout>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d001      	beq.n	800417e <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e005      	b.n	800418a <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2220      	movs	r2, #32
 8004182:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004184:	2300      	movs	r3, #0
 8004186:	e000      	b.n	800418a <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004188:	2302      	movs	r3, #2
  }
}
 800418a:	4618      	mov	r0, r3
 800418c:	3720      	adds	r7, #32
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
	...

08004194 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004194:	b480      	push	{r7}
 8004196:	b085      	sub	sp, #20
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	4613      	mov	r3, r2
 80041a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041a6:	2b20      	cmp	r3, #32
 80041a8:	d145      	bne.n	8004236 <HAL_UART_Transmit_IT+0xa2>
  {
    if ((pData == NULL) || (Size == 0U))
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d002      	beq.n	80041b6 <HAL_UART_Transmit_IT+0x22>
 80041b0:	88fb      	ldrh	r3, [r7, #6]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d101      	bne.n	80041ba <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e03e      	b.n	8004238 <HAL_UART_Transmit_IT+0xa4>
    }

    __HAL_LOCK(huart);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d101      	bne.n	80041c8 <HAL_UART_Transmit_IT+0x34>
 80041c4:	2302      	movs	r3, #2
 80041c6:	e037      	b.n	8004238 <HAL_UART_Transmit_IT+0xa4>
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	68ba      	ldr	r2, [r7, #8]
 80041d4:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	88fa      	ldrh	r2, [r7, #6]
 80041da:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	88fa      	ldrh	r2, [r7, #6]
 80041e2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2200      	movs	r2, #0
 80041ea:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2200      	movs	r2, #0
 80041f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2221      	movs	r2, #33	; 0x21
 80041f8:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004202:	d107      	bne.n	8004214 <HAL_UART_Transmit_IT+0x80>
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	691b      	ldr	r3, [r3, #16]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d103      	bne.n	8004214 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4a0d      	ldr	r2, [pc, #52]	; (8004244 <HAL_UART_Transmit_IT+0xb0>)
 8004210:	669a      	str	r2, [r3, #104]	; 0x68
 8004212:	e002      	b.n	800421a <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	4a0c      	ldr	r2, [pc, #48]	; (8004248 <HAL_UART_Transmit_IT+0xb4>)
 8004218:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2200      	movs	r2, #0
 800421e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004230:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8004232:	2300      	movs	r3, #0
 8004234:	e000      	b.n	8004238 <HAL_UART_Transmit_IT+0xa4>
  }
  else
  {
    return HAL_BUSY;
 8004236:	2302      	movs	r3, #2
  }
}
 8004238:	4618      	mov	r0, r3
 800423a:	3714      	adds	r7, #20
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr
 8004244:	080050f7 	.word	0x080050f7
 8004248:	08005083 	.word	0x08005083

0800424c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	4613      	mov	r3, r2
 8004258:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800425e:	2b20      	cmp	r3, #32
 8004260:	d131      	bne.n	80042c6 <HAL_UART_Receive_IT+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d002      	beq.n	800426e <HAL_UART_Receive_IT+0x22>
 8004268:	88fb      	ldrh	r3, [r7, #6]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e02a      	b.n	80042c8 <HAL_UART_Receive_IT+0x7c>
    }

    __HAL_LOCK(huart);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004278:	2b01      	cmp	r3, #1
 800427a:	d101      	bne.n	8004280 <HAL_UART_Receive_IT+0x34>
 800427c:	2302      	movs	r3, #2
 800427e:	e023      	b.n	80042c8 <HAL_UART_Receive_IT+0x7c>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2200      	movs	r2, #0
 800428c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a0f      	ldr	r2, [pc, #60]	; (80042d0 <HAL_UART_Receive_IT+0x84>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d00e      	beq.n	80042b6 <HAL_UART_Receive_IT+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d007      	beq.n	80042b6 <HAL_UART_Receive_IT+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80042b4:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 80042b6:	88fb      	ldrh	r3, [r7, #6]
 80042b8:	461a      	mov	r2, r3
 80042ba:	68b9      	ldr	r1, [r7, #8]
 80042bc:	68f8      	ldr	r0, [r7, #12]
 80042be:	f000 fe13 	bl	8004ee8 <UART_Start_Receive_IT>
 80042c2:	4603      	mov	r3, r0
 80042c4:	e000      	b.n	80042c8 <HAL_UART_Receive_IT+0x7c>
  }
  else
  {
    return HAL_BUSY;
 80042c6:	2302      	movs	r3, #2
  }
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3710      	adds	r7, #16
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	40008000 	.word	0x40008000

080042d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b088      	sub	sp, #32
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	69db      	ldr	r3, [r3, #28]
 80042e2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80042f4:	69fa      	ldr	r2, [r7, #28]
 80042f6:	f640 030f 	movw	r3, #2063	; 0x80f
 80042fa:	4013      	ands	r3, r2
 80042fc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d113      	bne.n	800432c <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	f003 0320 	and.w	r3, r3, #32
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00e      	beq.n	800432c <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800430e:	69bb      	ldr	r3, [r7, #24]
 8004310:	f003 0320 	and.w	r3, r3, #32
 8004314:	2b00      	cmp	r3, #0
 8004316:	d009      	beq.n	800432c <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800431c:	2b00      	cmp	r3, #0
 800431e:	f000 81ce 	beq.w	80046be <HAL_UART_IRQHandler+0x3ea>
      {
        huart->RxISR(huart);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	4798      	blx	r3
      }
      return;
 800432a:	e1c8      	b.n	80046be <HAL_UART_IRQHandler+0x3ea>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	2b00      	cmp	r3, #0
 8004330:	f000 80e3 	beq.w	80044fa <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	f003 0301 	and.w	r3, r3, #1
 800433a:	2b00      	cmp	r3, #0
 800433c:	d105      	bne.n	800434a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800433e:	69ba      	ldr	r2, [r7, #24]
 8004340:	4ba6      	ldr	r3, [pc, #664]	; (80045dc <HAL_UART_IRQHandler+0x308>)
 8004342:	4013      	ands	r3, r2
 8004344:	2b00      	cmp	r3, #0
 8004346:	f000 80d8 	beq.w	80044fa <HAL_UART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	f003 0301 	and.w	r3, r3, #1
 8004350:	2b00      	cmp	r3, #0
 8004352:	d010      	beq.n	8004376 <HAL_UART_IRQHandler+0xa2>
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800435a:	2b00      	cmp	r3, #0
 800435c:	d00b      	beq.n	8004376 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	2201      	movs	r2, #1
 8004364:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800436c:	f043 0201 	orr.w	r2, r3, #1
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	f003 0302 	and.w	r3, r3, #2
 800437c:	2b00      	cmp	r3, #0
 800437e:	d010      	beq.n	80043a2 <HAL_UART_IRQHandler+0xce>
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	f003 0301 	and.w	r3, r3, #1
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00b      	beq.n	80043a2 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	2202      	movs	r2, #2
 8004390:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004398:	f043 0204 	orr.w	r2, r3, #4
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	f003 0304 	and.w	r3, r3, #4
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d010      	beq.n	80043ce <HAL_UART_IRQHandler+0xfa>
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d00b      	beq.n	80043ce <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2204      	movs	r2, #4
 80043bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80043c4:	f043 0202 	orr.w	r2, r3, #2
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	f003 0308 	and.w	r3, r3, #8
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d015      	beq.n	8004404 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	f003 0320 	and.w	r3, r3, #32
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d104      	bne.n	80043ec <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d00b      	beq.n	8004404 <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	2208      	movs	r2, #8
 80043f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80043fa:	f043 0208 	orr.w	r2, r3, #8
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800440a:	2b00      	cmp	r3, #0
 800440c:	d011      	beq.n	8004432 <HAL_UART_IRQHandler+0x15e>
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d00c      	beq.n	8004432 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004420:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004428:	f043 0220 	orr.w	r2, r3, #32
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004438:	2b00      	cmp	r3, #0
 800443a:	f000 8142 	beq.w	80046c2 <HAL_UART_IRQHandler+0x3ee>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	f003 0320 	and.w	r3, r3, #32
 8004444:	2b00      	cmp	r3, #0
 8004446:	d00c      	beq.n	8004462 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	f003 0320 	and.w	r3, r3, #32
 800444e:	2b00      	cmp	r3, #0
 8004450:	d007      	beq.n	8004462 <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004468:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004474:	2b40      	cmp	r3, #64	; 0x40
 8004476:	d004      	beq.n	8004482 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800447e:	2b00      	cmp	r3, #0
 8004480:	d031      	beq.n	80044e6 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 fdb8 	bl	8004ff8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004492:	2b40      	cmp	r3, #64	; 0x40
 8004494:	d123      	bne.n	80044de <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044a4:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d013      	beq.n	80044d6 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044b2:	4a4b      	ldr	r2, [pc, #300]	; (80045e0 <HAL_UART_IRQHandler+0x30c>)
 80044b4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ba:	4618      	mov	r0, r3
 80044bc:	f7fd fc48 	bl	8001d50 <HAL_DMA_Abort_IT>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d017      	beq.n	80044f6 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80044d0:	4610      	mov	r0, r2
 80044d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044d4:	e00f      	b.n	80044f6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 f8fe 	bl	80046d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044dc:	e00b      	b.n	80044f6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f000 f8fa 	bl	80046d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044e4:	e007      	b.n	80044f6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f000 f8f6 	bl	80046d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80044f4:	e0e5      	b.n	80046c2 <HAL_UART_IRQHandler+0x3ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044f6:	bf00      	nop
    return;
 80044f8:	e0e3      	b.n	80046c2 <HAL_UART_IRQHandler+0x3ee>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044fe:	2b01      	cmp	r3, #1
 8004500:	f040 80a9 	bne.w	8004656 <HAL_UART_IRQHandler+0x382>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	f003 0310 	and.w	r3, r3, #16
 800450a:	2b00      	cmp	r3, #0
 800450c:	f000 80a3 	beq.w	8004656 <HAL_UART_IRQHandler+0x382>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8004510:	69bb      	ldr	r3, [r7, #24]
 8004512:	f003 0310 	and.w	r3, r3, #16
 8004516:	2b00      	cmp	r3, #0
 8004518:	f000 809d 	beq.w	8004656 <HAL_UART_IRQHandler+0x382>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	2210      	movs	r2, #16
 8004522:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800452e:	2b40      	cmp	r3, #64	; 0x40
 8004530:	d158      	bne.n	80045e4 <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 800453c:	893b      	ldrh	r3, [r7, #8]
 800453e:	2b00      	cmp	r3, #0
 8004540:	f000 80c1 	beq.w	80046c6 <HAL_UART_IRQHandler+0x3f2>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800454a:	893a      	ldrh	r2, [r7, #8]
 800454c:	429a      	cmp	r2, r3
 800454e:	f080 80ba 	bcs.w	80046c6 <HAL_UART_IRQHandler+0x3f2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	893a      	ldrh	r2, [r7, #8]
 8004556:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0320 	and.w	r3, r3, #32
 8004566:	2b00      	cmp	r3, #0
 8004568:	d12a      	bne.n	80045c0 <HAL_UART_IRQHandler+0x2ec>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004578:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	689a      	ldr	r2, [r3, #8]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f022 0201 	bic.w	r2, r2, #1
 8004588:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	689a      	ldr	r2, [r3, #8]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004598:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2220      	movs	r2, #32
 800459e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f022 0210 	bic.w	r2, r2, #16
 80045b4:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ba:	4618      	mov	r0, r3
 80045bc:	f7fd fb8a 	bl	8001cd4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	4619      	mov	r1, r3
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f000 f889 	bl	80046ec <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80045da:	e074      	b.n	80046c6 <HAL_UART_IRQHandler+0x3f2>
 80045dc:	04000120 	.word	0x04000120
 80045e0:	08005057 	.word	0x08005057
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	1ad3      	subs	r3, r2, r3
 80045f4:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d063      	beq.n	80046ca <HAL_UART_IRQHandler+0x3f6>
          &&(nb_rx_data > 0U) )
 8004602:	897b      	ldrh	r3, [r7, #10]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d060      	beq.n	80046ca <HAL_UART_IRQHandler+0x3f6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004616:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	689a      	ldr	r2, [r3, #8]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f022 0201 	bic.w	r2, r2, #1
 8004626:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2220      	movs	r2, #32
 800462c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f022 0210 	bic.w	r2, r2, #16
 8004648:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800464a:	897b      	ldrh	r3, [r7, #10]
 800464c:	4619      	mov	r1, r3
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f000 f84c 	bl	80046ec <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004654:	e039      	b.n	80046ca <HAL_UART_IRQHandler+0x3f6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00d      	beq.n	800467c <HAL_UART_IRQHandler+0x3a8>
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d008      	beq.n	800467c <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004672:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	f000 fe6d 	bl	8005354 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800467a:	e029      	b.n	80046d0 <HAL_UART_IRQHandler+0x3fc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800467c:	69fb      	ldr	r3, [r7, #28]
 800467e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004682:	2b00      	cmp	r3, #0
 8004684:	d00d      	beq.n	80046a2 <HAL_UART_IRQHandler+0x3ce>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004686:	69bb      	ldr	r3, [r7, #24]
 8004688:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800468c:	2b00      	cmp	r3, #0
 800468e:	d008      	beq.n	80046a2 <HAL_UART_IRQHandler+0x3ce>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004694:	2b00      	cmp	r3, #0
 8004696:	d01a      	beq.n	80046ce <HAL_UART_IRQHandler+0x3fa>
    {
      huart->TxISR(huart);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	4798      	blx	r3
    }
    return;
 80046a0:	e015      	b.n	80046ce <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d011      	beq.n	80046d0 <HAL_UART_IRQHandler+0x3fc>
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d00c      	beq.n	80046d0 <HAL_UART_IRQHandler+0x3fc>
  {
    UART_EndTransmit_IT(huart);
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 fd5b 	bl	8005172 <UART_EndTransmit_IT>
    return;
 80046bc:	e008      	b.n	80046d0 <HAL_UART_IRQHandler+0x3fc>
      return;
 80046be:	bf00      	nop
 80046c0:	e006      	b.n	80046d0 <HAL_UART_IRQHandler+0x3fc>
    return;
 80046c2:	bf00      	nop
 80046c4:	e004      	b.n	80046d0 <HAL_UART_IRQHandler+0x3fc>
      return;
 80046c6:	bf00      	nop
 80046c8:	e002      	b.n	80046d0 <HAL_UART_IRQHandler+0x3fc>
      return;
 80046ca:	bf00      	nop
 80046cc:	e000      	b.n	80046d0 <HAL_UART_IRQHandler+0x3fc>
    return;
 80046ce:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80046d0:	3720      	adds	r7, #32
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop

080046d8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80046e0:	bf00      	nop
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	460b      	mov	r3, r1
 80046f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80046f8:	bf00      	nop
 80046fa:	370c      	adds	r7, #12
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr

08004704 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004704:	b5b0      	push	{r4, r5, r7, lr}
 8004706:	b088      	sub	sp, #32
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800470c:	2300      	movs	r3, #0
 800470e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	689a      	ldr	r2, [r3, #8]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	691b      	ldr	r3, [r3, #16]
 8004718:	431a      	orrs	r2, r3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	695b      	ldr	r3, [r3, #20]
 800471e:	431a      	orrs	r2, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	69db      	ldr	r3, [r3, #28]
 8004724:	4313      	orrs	r3, r2
 8004726:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	4bad      	ldr	r3, [pc, #692]	; (80049e4 <UART_SetConfig+0x2e0>)
 8004730:	4013      	ands	r3, r2
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	6812      	ldr	r2, [r2, #0]
 8004736:	69f9      	ldr	r1, [r7, #28]
 8004738:	430b      	orrs	r3, r1
 800473a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	68da      	ldr	r2, [r3, #12]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	430a      	orrs	r2, r1
 8004750:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	699b      	ldr	r3, [r3, #24]
 8004756:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4aa2      	ldr	r2, [pc, #648]	; (80049e8 <UART_SetConfig+0x2e4>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d004      	beq.n	800476c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6a1b      	ldr	r3, [r3, #32]
 8004766:	69fa      	ldr	r2, [r7, #28]
 8004768:	4313      	orrs	r3, r2
 800476a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	69fa      	ldr	r2, [r7, #28]
 800477c:	430a      	orrs	r2, r1
 800477e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a99      	ldr	r2, [pc, #612]	; (80049ec <UART_SetConfig+0x2e8>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d121      	bne.n	80047ce <UART_SetConfig+0xca>
 800478a:	4b99      	ldr	r3, [pc, #612]	; (80049f0 <UART_SetConfig+0x2ec>)
 800478c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004790:	f003 0303 	and.w	r3, r3, #3
 8004794:	2b03      	cmp	r3, #3
 8004796:	d817      	bhi.n	80047c8 <UART_SetConfig+0xc4>
 8004798:	a201      	add	r2, pc, #4	; (adr r2, 80047a0 <UART_SetConfig+0x9c>)
 800479a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800479e:	bf00      	nop
 80047a0:	080047b1 	.word	0x080047b1
 80047a4:	080047bd 	.word	0x080047bd
 80047a8:	080047b7 	.word	0x080047b7
 80047ac:	080047c3 	.word	0x080047c3
 80047b0:	2301      	movs	r3, #1
 80047b2:	76fb      	strb	r3, [r7, #27]
 80047b4:	e0e7      	b.n	8004986 <UART_SetConfig+0x282>
 80047b6:	2302      	movs	r3, #2
 80047b8:	76fb      	strb	r3, [r7, #27]
 80047ba:	e0e4      	b.n	8004986 <UART_SetConfig+0x282>
 80047bc:	2304      	movs	r3, #4
 80047be:	76fb      	strb	r3, [r7, #27]
 80047c0:	e0e1      	b.n	8004986 <UART_SetConfig+0x282>
 80047c2:	2308      	movs	r3, #8
 80047c4:	76fb      	strb	r3, [r7, #27]
 80047c6:	e0de      	b.n	8004986 <UART_SetConfig+0x282>
 80047c8:	2310      	movs	r3, #16
 80047ca:	76fb      	strb	r3, [r7, #27]
 80047cc:	e0db      	b.n	8004986 <UART_SetConfig+0x282>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a88      	ldr	r2, [pc, #544]	; (80049f4 <UART_SetConfig+0x2f0>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d132      	bne.n	800483e <UART_SetConfig+0x13a>
 80047d8:	4b85      	ldr	r3, [pc, #532]	; (80049f0 <UART_SetConfig+0x2ec>)
 80047da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047de:	f003 030c 	and.w	r3, r3, #12
 80047e2:	2b0c      	cmp	r3, #12
 80047e4:	d828      	bhi.n	8004838 <UART_SetConfig+0x134>
 80047e6:	a201      	add	r2, pc, #4	; (adr r2, 80047ec <UART_SetConfig+0xe8>)
 80047e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ec:	08004821 	.word	0x08004821
 80047f0:	08004839 	.word	0x08004839
 80047f4:	08004839 	.word	0x08004839
 80047f8:	08004839 	.word	0x08004839
 80047fc:	0800482d 	.word	0x0800482d
 8004800:	08004839 	.word	0x08004839
 8004804:	08004839 	.word	0x08004839
 8004808:	08004839 	.word	0x08004839
 800480c:	08004827 	.word	0x08004827
 8004810:	08004839 	.word	0x08004839
 8004814:	08004839 	.word	0x08004839
 8004818:	08004839 	.word	0x08004839
 800481c:	08004833 	.word	0x08004833
 8004820:	2300      	movs	r3, #0
 8004822:	76fb      	strb	r3, [r7, #27]
 8004824:	e0af      	b.n	8004986 <UART_SetConfig+0x282>
 8004826:	2302      	movs	r3, #2
 8004828:	76fb      	strb	r3, [r7, #27]
 800482a:	e0ac      	b.n	8004986 <UART_SetConfig+0x282>
 800482c:	2304      	movs	r3, #4
 800482e:	76fb      	strb	r3, [r7, #27]
 8004830:	e0a9      	b.n	8004986 <UART_SetConfig+0x282>
 8004832:	2308      	movs	r3, #8
 8004834:	76fb      	strb	r3, [r7, #27]
 8004836:	e0a6      	b.n	8004986 <UART_SetConfig+0x282>
 8004838:	2310      	movs	r3, #16
 800483a:	76fb      	strb	r3, [r7, #27]
 800483c:	e0a3      	b.n	8004986 <UART_SetConfig+0x282>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a6d      	ldr	r2, [pc, #436]	; (80049f8 <UART_SetConfig+0x2f4>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d120      	bne.n	800488a <UART_SetConfig+0x186>
 8004848:	4b69      	ldr	r3, [pc, #420]	; (80049f0 <UART_SetConfig+0x2ec>)
 800484a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800484e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004852:	2b30      	cmp	r3, #48	; 0x30
 8004854:	d013      	beq.n	800487e <UART_SetConfig+0x17a>
 8004856:	2b30      	cmp	r3, #48	; 0x30
 8004858:	d814      	bhi.n	8004884 <UART_SetConfig+0x180>
 800485a:	2b20      	cmp	r3, #32
 800485c:	d009      	beq.n	8004872 <UART_SetConfig+0x16e>
 800485e:	2b20      	cmp	r3, #32
 8004860:	d810      	bhi.n	8004884 <UART_SetConfig+0x180>
 8004862:	2b00      	cmp	r3, #0
 8004864:	d002      	beq.n	800486c <UART_SetConfig+0x168>
 8004866:	2b10      	cmp	r3, #16
 8004868:	d006      	beq.n	8004878 <UART_SetConfig+0x174>
 800486a:	e00b      	b.n	8004884 <UART_SetConfig+0x180>
 800486c:	2300      	movs	r3, #0
 800486e:	76fb      	strb	r3, [r7, #27]
 8004870:	e089      	b.n	8004986 <UART_SetConfig+0x282>
 8004872:	2302      	movs	r3, #2
 8004874:	76fb      	strb	r3, [r7, #27]
 8004876:	e086      	b.n	8004986 <UART_SetConfig+0x282>
 8004878:	2304      	movs	r3, #4
 800487a:	76fb      	strb	r3, [r7, #27]
 800487c:	e083      	b.n	8004986 <UART_SetConfig+0x282>
 800487e:	2308      	movs	r3, #8
 8004880:	76fb      	strb	r3, [r7, #27]
 8004882:	e080      	b.n	8004986 <UART_SetConfig+0x282>
 8004884:	2310      	movs	r3, #16
 8004886:	76fb      	strb	r3, [r7, #27]
 8004888:	e07d      	b.n	8004986 <UART_SetConfig+0x282>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a5b      	ldr	r2, [pc, #364]	; (80049fc <UART_SetConfig+0x2f8>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d120      	bne.n	80048d6 <UART_SetConfig+0x1d2>
 8004894:	4b56      	ldr	r3, [pc, #344]	; (80049f0 <UART_SetConfig+0x2ec>)
 8004896:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800489a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800489e:	2bc0      	cmp	r3, #192	; 0xc0
 80048a0:	d013      	beq.n	80048ca <UART_SetConfig+0x1c6>
 80048a2:	2bc0      	cmp	r3, #192	; 0xc0
 80048a4:	d814      	bhi.n	80048d0 <UART_SetConfig+0x1cc>
 80048a6:	2b80      	cmp	r3, #128	; 0x80
 80048a8:	d009      	beq.n	80048be <UART_SetConfig+0x1ba>
 80048aa:	2b80      	cmp	r3, #128	; 0x80
 80048ac:	d810      	bhi.n	80048d0 <UART_SetConfig+0x1cc>
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d002      	beq.n	80048b8 <UART_SetConfig+0x1b4>
 80048b2:	2b40      	cmp	r3, #64	; 0x40
 80048b4:	d006      	beq.n	80048c4 <UART_SetConfig+0x1c0>
 80048b6:	e00b      	b.n	80048d0 <UART_SetConfig+0x1cc>
 80048b8:	2300      	movs	r3, #0
 80048ba:	76fb      	strb	r3, [r7, #27]
 80048bc:	e063      	b.n	8004986 <UART_SetConfig+0x282>
 80048be:	2302      	movs	r3, #2
 80048c0:	76fb      	strb	r3, [r7, #27]
 80048c2:	e060      	b.n	8004986 <UART_SetConfig+0x282>
 80048c4:	2304      	movs	r3, #4
 80048c6:	76fb      	strb	r3, [r7, #27]
 80048c8:	e05d      	b.n	8004986 <UART_SetConfig+0x282>
 80048ca:	2308      	movs	r3, #8
 80048cc:	76fb      	strb	r3, [r7, #27]
 80048ce:	e05a      	b.n	8004986 <UART_SetConfig+0x282>
 80048d0:	2310      	movs	r3, #16
 80048d2:	76fb      	strb	r3, [r7, #27]
 80048d4:	e057      	b.n	8004986 <UART_SetConfig+0x282>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a49      	ldr	r2, [pc, #292]	; (8004a00 <UART_SetConfig+0x2fc>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d125      	bne.n	800492c <UART_SetConfig+0x228>
 80048e0:	4b43      	ldr	r3, [pc, #268]	; (80049f0 <UART_SetConfig+0x2ec>)
 80048e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048ee:	d017      	beq.n	8004920 <UART_SetConfig+0x21c>
 80048f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048f4:	d817      	bhi.n	8004926 <UART_SetConfig+0x222>
 80048f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048fa:	d00b      	beq.n	8004914 <UART_SetConfig+0x210>
 80048fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004900:	d811      	bhi.n	8004926 <UART_SetConfig+0x222>
 8004902:	2b00      	cmp	r3, #0
 8004904:	d003      	beq.n	800490e <UART_SetConfig+0x20a>
 8004906:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800490a:	d006      	beq.n	800491a <UART_SetConfig+0x216>
 800490c:	e00b      	b.n	8004926 <UART_SetConfig+0x222>
 800490e:	2300      	movs	r3, #0
 8004910:	76fb      	strb	r3, [r7, #27]
 8004912:	e038      	b.n	8004986 <UART_SetConfig+0x282>
 8004914:	2302      	movs	r3, #2
 8004916:	76fb      	strb	r3, [r7, #27]
 8004918:	e035      	b.n	8004986 <UART_SetConfig+0x282>
 800491a:	2304      	movs	r3, #4
 800491c:	76fb      	strb	r3, [r7, #27]
 800491e:	e032      	b.n	8004986 <UART_SetConfig+0x282>
 8004920:	2308      	movs	r3, #8
 8004922:	76fb      	strb	r3, [r7, #27]
 8004924:	e02f      	b.n	8004986 <UART_SetConfig+0x282>
 8004926:	2310      	movs	r3, #16
 8004928:	76fb      	strb	r3, [r7, #27]
 800492a:	e02c      	b.n	8004986 <UART_SetConfig+0x282>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a2d      	ldr	r2, [pc, #180]	; (80049e8 <UART_SetConfig+0x2e4>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d125      	bne.n	8004982 <UART_SetConfig+0x27e>
 8004936:	4b2e      	ldr	r3, [pc, #184]	; (80049f0 <UART_SetConfig+0x2ec>)
 8004938:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800493c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004940:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004944:	d017      	beq.n	8004976 <UART_SetConfig+0x272>
 8004946:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800494a:	d817      	bhi.n	800497c <UART_SetConfig+0x278>
 800494c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004950:	d00b      	beq.n	800496a <UART_SetConfig+0x266>
 8004952:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004956:	d811      	bhi.n	800497c <UART_SetConfig+0x278>
 8004958:	2b00      	cmp	r3, #0
 800495a:	d003      	beq.n	8004964 <UART_SetConfig+0x260>
 800495c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004960:	d006      	beq.n	8004970 <UART_SetConfig+0x26c>
 8004962:	e00b      	b.n	800497c <UART_SetConfig+0x278>
 8004964:	2300      	movs	r3, #0
 8004966:	76fb      	strb	r3, [r7, #27]
 8004968:	e00d      	b.n	8004986 <UART_SetConfig+0x282>
 800496a:	2302      	movs	r3, #2
 800496c:	76fb      	strb	r3, [r7, #27]
 800496e:	e00a      	b.n	8004986 <UART_SetConfig+0x282>
 8004970:	2304      	movs	r3, #4
 8004972:	76fb      	strb	r3, [r7, #27]
 8004974:	e007      	b.n	8004986 <UART_SetConfig+0x282>
 8004976:	2308      	movs	r3, #8
 8004978:	76fb      	strb	r3, [r7, #27]
 800497a:	e004      	b.n	8004986 <UART_SetConfig+0x282>
 800497c:	2310      	movs	r3, #16
 800497e:	76fb      	strb	r3, [r7, #27]
 8004980:	e001      	b.n	8004986 <UART_SetConfig+0x282>
 8004982:	2310      	movs	r3, #16
 8004984:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a17      	ldr	r2, [pc, #92]	; (80049e8 <UART_SetConfig+0x2e4>)
 800498c:	4293      	cmp	r3, r2
 800498e:	f040 8087 	bne.w	8004aa0 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004992:	7efb      	ldrb	r3, [r7, #27]
 8004994:	2b08      	cmp	r3, #8
 8004996:	d837      	bhi.n	8004a08 <UART_SetConfig+0x304>
 8004998:	a201      	add	r2, pc, #4	; (adr r2, 80049a0 <UART_SetConfig+0x29c>)
 800499a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800499e:	bf00      	nop
 80049a0:	080049c5 	.word	0x080049c5
 80049a4:	08004a09 	.word	0x08004a09
 80049a8:	080049cd 	.word	0x080049cd
 80049ac:	08004a09 	.word	0x08004a09
 80049b0:	080049d3 	.word	0x080049d3
 80049b4:	08004a09 	.word	0x08004a09
 80049b8:	08004a09 	.word	0x08004a09
 80049bc:	08004a09 	.word	0x08004a09
 80049c0:	080049db 	.word	0x080049db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049c4:	f7fe fd08 	bl	80033d8 <HAL_RCC_GetPCLK1Freq>
 80049c8:	6178      	str	r0, [r7, #20]
        break;
 80049ca:	e022      	b.n	8004a12 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049cc:	4b0d      	ldr	r3, [pc, #52]	; (8004a04 <UART_SetConfig+0x300>)
 80049ce:	617b      	str	r3, [r7, #20]
        break;
 80049d0:	e01f      	b.n	8004a12 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049d2:	f7fe fc69 	bl	80032a8 <HAL_RCC_GetSysClockFreq>
 80049d6:	6178      	str	r0, [r7, #20]
        break;
 80049d8:	e01b      	b.n	8004a12 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049de:	617b      	str	r3, [r7, #20]
        break;
 80049e0:	e017      	b.n	8004a12 <UART_SetConfig+0x30e>
 80049e2:	bf00      	nop
 80049e4:	efff69f3 	.word	0xefff69f3
 80049e8:	40008000 	.word	0x40008000
 80049ec:	40013800 	.word	0x40013800
 80049f0:	40021000 	.word	0x40021000
 80049f4:	40004400 	.word	0x40004400
 80049f8:	40004800 	.word	0x40004800
 80049fc:	40004c00 	.word	0x40004c00
 8004a00:	40005000 	.word	0x40005000
 8004a04:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	76bb      	strb	r3, [r7, #26]
        break;
 8004a10:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	f000 80f1 	beq.w	8004bfc <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685a      	ldr	r2, [r3, #4]
 8004a1e:	4613      	mov	r3, r2
 8004a20:	005b      	lsls	r3, r3, #1
 8004a22:	4413      	add	r3, r2
 8004a24:	697a      	ldr	r2, [r7, #20]
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d305      	bcc.n	8004a36 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004a30:	697a      	ldr	r2, [r7, #20]
 8004a32:	429a      	cmp	r2, r3
 8004a34:	d902      	bls.n	8004a3c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	76bb      	strb	r3, [r7, #26]
 8004a3a:	e0df      	b.n	8004bfc <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f04f 0100 	mov.w	r1, #0
 8004a44:	f04f 0200 	mov.w	r2, #0
 8004a48:	f04f 0300 	mov.w	r3, #0
 8004a4c:	020b      	lsls	r3, r1, #8
 8004a4e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004a52:	0202      	lsls	r2, r0, #8
 8004a54:	6879      	ldr	r1, [r7, #4]
 8004a56:	6849      	ldr	r1, [r1, #4]
 8004a58:	0849      	lsrs	r1, r1, #1
 8004a5a:	4608      	mov	r0, r1
 8004a5c:	f04f 0100 	mov.w	r1, #0
 8004a60:	1814      	adds	r4, r2, r0
 8004a62:	eb43 0501 	adc.w	r5, r3, r1
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	f04f 0300 	mov.w	r3, #0
 8004a70:	4620      	mov	r0, r4
 8004a72:	4629      	mov	r1, r5
 8004a74:	f7fb fc14 	bl	80002a0 <__aeabi_uldivmod>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	460b      	mov	r3, r1
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a86:	d308      	bcc.n	8004a9a <UART_SetConfig+0x396>
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a8e:	d204      	bcs.n	8004a9a <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	60da      	str	r2, [r3, #12]
 8004a98:	e0b0      	b.n	8004bfc <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	76bb      	strb	r3, [r7, #26]
 8004a9e:	e0ad      	b.n	8004bfc <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	69db      	ldr	r3, [r3, #28]
 8004aa4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004aa8:	d15c      	bne.n	8004b64 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8004aaa:	7efb      	ldrb	r3, [r7, #27]
 8004aac:	2b08      	cmp	r3, #8
 8004aae:	d828      	bhi.n	8004b02 <UART_SetConfig+0x3fe>
 8004ab0:	a201      	add	r2, pc, #4	; (adr r2, 8004ab8 <UART_SetConfig+0x3b4>)
 8004ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ab6:	bf00      	nop
 8004ab8:	08004add 	.word	0x08004add
 8004abc:	08004ae5 	.word	0x08004ae5
 8004ac0:	08004aed 	.word	0x08004aed
 8004ac4:	08004b03 	.word	0x08004b03
 8004ac8:	08004af3 	.word	0x08004af3
 8004acc:	08004b03 	.word	0x08004b03
 8004ad0:	08004b03 	.word	0x08004b03
 8004ad4:	08004b03 	.word	0x08004b03
 8004ad8:	08004afb 	.word	0x08004afb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004adc:	f7fe fc7c 	bl	80033d8 <HAL_RCC_GetPCLK1Freq>
 8004ae0:	6178      	str	r0, [r7, #20]
        break;
 8004ae2:	e013      	b.n	8004b0c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ae4:	f7fe fc8e 	bl	8003404 <HAL_RCC_GetPCLK2Freq>
 8004ae8:	6178      	str	r0, [r7, #20]
        break;
 8004aea:	e00f      	b.n	8004b0c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004aec:	4b49      	ldr	r3, [pc, #292]	; (8004c14 <UART_SetConfig+0x510>)
 8004aee:	617b      	str	r3, [r7, #20]
        break;
 8004af0:	e00c      	b.n	8004b0c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004af2:	f7fe fbd9 	bl	80032a8 <HAL_RCC_GetSysClockFreq>
 8004af6:	6178      	str	r0, [r7, #20]
        break;
 8004af8:	e008      	b.n	8004b0c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004afa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004afe:	617b      	str	r3, [r7, #20]
        break;
 8004b00:	e004      	b.n	8004b0c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8004b02:	2300      	movs	r3, #0
 8004b04:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	76bb      	strb	r3, [r7, #26]
        break;
 8004b0a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d074      	beq.n	8004bfc <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	005a      	lsls	r2, r3, #1
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	085b      	lsrs	r3, r3, #1
 8004b1c:	441a      	add	r2, r3
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	2b0f      	cmp	r3, #15
 8004b2e:	d916      	bls.n	8004b5e <UART_SetConfig+0x45a>
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b36:	d212      	bcs.n	8004b5e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	f023 030f 	bic.w	r3, r3, #15
 8004b40:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	085b      	lsrs	r3, r3, #1
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	f003 0307 	and.w	r3, r3, #7
 8004b4c:	b29a      	uxth	r2, r3
 8004b4e:	89fb      	ldrh	r3, [r7, #14]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	89fa      	ldrh	r2, [r7, #14]
 8004b5a:	60da      	str	r2, [r3, #12]
 8004b5c:	e04e      	b.n	8004bfc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	76bb      	strb	r3, [r7, #26]
 8004b62:	e04b      	b.n	8004bfc <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b64:	7efb      	ldrb	r3, [r7, #27]
 8004b66:	2b08      	cmp	r3, #8
 8004b68:	d827      	bhi.n	8004bba <UART_SetConfig+0x4b6>
 8004b6a:	a201      	add	r2, pc, #4	; (adr r2, 8004b70 <UART_SetConfig+0x46c>)
 8004b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b70:	08004b95 	.word	0x08004b95
 8004b74:	08004b9d 	.word	0x08004b9d
 8004b78:	08004ba5 	.word	0x08004ba5
 8004b7c:	08004bbb 	.word	0x08004bbb
 8004b80:	08004bab 	.word	0x08004bab
 8004b84:	08004bbb 	.word	0x08004bbb
 8004b88:	08004bbb 	.word	0x08004bbb
 8004b8c:	08004bbb 	.word	0x08004bbb
 8004b90:	08004bb3 	.word	0x08004bb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b94:	f7fe fc20 	bl	80033d8 <HAL_RCC_GetPCLK1Freq>
 8004b98:	6178      	str	r0, [r7, #20]
        break;
 8004b9a:	e013      	b.n	8004bc4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b9c:	f7fe fc32 	bl	8003404 <HAL_RCC_GetPCLK2Freq>
 8004ba0:	6178      	str	r0, [r7, #20]
        break;
 8004ba2:	e00f      	b.n	8004bc4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ba4:	4b1b      	ldr	r3, [pc, #108]	; (8004c14 <UART_SetConfig+0x510>)
 8004ba6:	617b      	str	r3, [r7, #20]
        break;
 8004ba8:	e00c      	b.n	8004bc4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004baa:	f7fe fb7d 	bl	80032a8 <HAL_RCC_GetSysClockFreq>
 8004bae:	6178      	str	r0, [r7, #20]
        break;
 8004bb0:	e008      	b.n	8004bc4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004bb6:	617b      	str	r3, [r7, #20]
        break;
 8004bb8:	e004      	b.n	8004bc4 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	76bb      	strb	r3, [r7, #26]
        break;
 8004bc2:	bf00      	nop
    }

    if (pclk != 0U)
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d018      	beq.n	8004bfc <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	085a      	lsrs	r2, r3, #1
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	441a      	add	r2, r3
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	2b0f      	cmp	r3, #15
 8004be4:	d908      	bls.n	8004bf8 <UART_SetConfig+0x4f4>
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bec:	d204      	bcs.n	8004bf8 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	693a      	ldr	r2, [r7, #16]
 8004bf4:	60da      	str	r2, [r3, #12]
 8004bf6:	e001      	b.n	8004bfc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004c08:	7ebb      	ldrb	r3, [r7, #26]
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3720      	adds	r7, #32
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bdb0      	pop	{r4, r5, r7, pc}
 8004c12:	bf00      	nop
 8004c14:	00f42400 	.word	0x00f42400

08004c18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c24:	f003 0301 	and.w	r3, r3, #1
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d00a      	beq.n	8004c42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	430a      	orrs	r2, r1
 8004c40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c46:	f003 0302 	and.w	r3, r3, #2
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00a      	beq.n	8004c64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	430a      	orrs	r2, r1
 8004c62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c68:	f003 0304 	and.w	r3, r3, #4
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d00a      	beq.n	8004c86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	430a      	orrs	r2, r1
 8004c84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8a:	f003 0308 	and.w	r3, r3, #8
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00a      	beq.n	8004ca8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	430a      	orrs	r2, r1
 8004ca6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cac:	f003 0310 	and.w	r3, r3, #16
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d00a      	beq.n	8004cca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	430a      	orrs	r2, r1
 8004cc8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cce:	f003 0320 	and.w	r3, r3, #32
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d00a      	beq.n	8004cec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d01a      	beq.n	8004d2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d16:	d10a      	bne.n	8004d2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	430a      	orrs	r2, r1
 8004d2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d00a      	beq.n	8004d50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	430a      	orrs	r2, r1
 8004d4e:	605a      	str	r2, [r3, #4]
  }
}
 8004d50:	bf00      	nop
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr

08004d5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b086      	sub	sp, #24
 8004d60:	af02      	add	r7, sp, #8
 8004d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d6c:	f7fc fd64 	bl	8001838 <HAL_GetTick>
 8004d70:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 0308 	and.w	r3, r3, #8
 8004d7c:	2b08      	cmp	r3, #8
 8004d7e:	d10e      	bne.n	8004d9e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d80:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d84:	9300      	str	r3, [sp, #0]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f000 f82d 	bl	8004dee <UART_WaitOnFlagUntilTimeout>
 8004d94:	4603      	mov	r3, r0
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d001      	beq.n	8004d9e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e023      	b.n	8004de6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 0304 	and.w	r3, r3, #4
 8004da8:	2b04      	cmp	r3, #4
 8004daa:	d10e      	bne.n	8004dca <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004dac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004db0:	9300      	str	r3, [sp, #0]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2200      	movs	r2, #0
 8004db6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f000 f817 	bl	8004dee <UART_WaitOnFlagUntilTimeout>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d001      	beq.n	8004dca <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	e00d      	b.n	8004de6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2220      	movs	r2, #32
 8004dce:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2220      	movs	r2, #32
 8004dd4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3710      	adds	r7, #16
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}

08004dee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004dee:	b580      	push	{r7, lr}
 8004df0:	b084      	sub	sp, #16
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	60f8      	str	r0, [r7, #12]
 8004df6:	60b9      	str	r1, [r7, #8]
 8004df8:	603b      	str	r3, [r7, #0]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dfe:	e05e      	b.n	8004ebe <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e00:	69bb      	ldr	r3, [r7, #24]
 8004e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e06:	d05a      	beq.n	8004ebe <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e08:	f7fc fd16 	bl	8001838 <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	69ba      	ldr	r2, [r7, #24]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d302      	bcc.n	8004e1e <UART_WaitOnFlagUntilTimeout+0x30>
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d11b      	bne.n	8004e56 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004e2c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	689a      	ldr	r2, [r3, #8]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f022 0201 	bic.w	r2, r2, #1
 8004e3c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2220      	movs	r2, #32
 8004e42:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2220      	movs	r2, #32
 8004e48:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	e043      	b.n	8004ede <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0304 	and.w	r3, r3, #4
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d02c      	beq.n	8004ebe <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	69db      	ldr	r3, [r3, #28]
 8004e6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e72:	d124      	bne.n	8004ebe <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e7c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004e8c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	689a      	ldr	r2, [r3, #8]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f022 0201 	bic.w	r2, r2, #1
 8004e9c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2220      	movs	r2, #32
 8004ea2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2220      	movs	r2, #32
 8004ea8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2220      	movs	r2, #32
 8004eae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	e00f      	b.n	8004ede <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	69da      	ldr	r2, [r3, #28]
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	68ba      	ldr	r2, [r7, #8]
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	bf0c      	ite	eq
 8004ece:	2301      	moveq	r3, #1
 8004ed0:	2300      	movne	r3, #0
 8004ed2:	b2db      	uxtb	r3, r3
 8004ed4:	461a      	mov	r2, r3
 8004ed6:	79fb      	ldrb	r3, [r7, #7]
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d091      	beq.n	8004e00 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004edc:	2300      	movs	r3, #0
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3710      	adds	r7, #16
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}
	...

08004ee8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b085      	sub	sp, #20
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	68ba      	ldr	r2, [r7, #8]
 8004efa:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	88fa      	ldrh	r2, [r7, #6]
 8004f00:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	88fa      	ldrh	r2, [r7, #6]
 8004f08:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f1a:	d10e      	bne.n	8004f3a <UART_Start_Receive_IT+0x52>
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	691b      	ldr	r3, [r3, #16]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d105      	bne.n	8004f30 <UART_Start_Receive_IT+0x48>
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004f2a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004f2e:	e02d      	b.n	8004f8c <UART_Start_Receive_IT+0xa4>
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	22ff      	movs	r2, #255	; 0xff
 8004f34:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004f38:	e028      	b.n	8004f8c <UART_Start_Receive_IT+0xa4>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d10d      	bne.n	8004f5e <UART_Start_Receive_IT+0x76>
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	691b      	ldr	r3, [r3, #16]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d104      	bne.n	8004f54 <UART_Start_Receive_IT+0x6c>
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	22ff      	movs	r2, #255	; 0xff
 8004f4e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004f52:	e01b      	b.n	8004f8c <UART_Start_Receive_IT+0xa4>
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	227f      	movs	r2, #127	; 0x7f
 8004f58:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004f5c:	e016      	b.n	8004f8c <UART_Start_Receive_IT+0xa4>
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004f66:	d10d      	bne.n	8004f84 <UART_Start_Receive_IT+0x9c>
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	691b      	ldr	r3, [r3, #16]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d104      	bne.n	8004f7a <UART_Start_Receive_IT+0x92>
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	227f      	movs	r2, #127	; 0x7f
 8004f74:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004f78:	e008      	b.n	8004f8c <UART_Start_Receive_IT+0xa4>
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	223f      	movs	r2, #63	; 0x3f
 8004f7e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004f82:	e003      	b.n	8004f8c <UART_Start_Receive_IT+0xa4>
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2222      	movs	r2, #34	; 0x22
 8004f98:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	689a      	ldr	r2, [r3, #8]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f042 0201 	orr.w	r2, r2, #1
 8004fa8:	609a      	str	r2, [r3, #8]
    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fb2:	d107      	bne.n	8004fc4 <UART_Start_Receive_IT+0xdc>
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	691b      	ldr	r3, [r3, #16]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d103      	bne.n	8004fc4 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	4a0c      	ldr	r2, [pc, #48]	; (8004ff0 <UART_Start_Receive_IT+0x108>)
 8004fc0:	665a      	str	r2, [r3, #100]	; 0x64
 8004fc2:	e002      	b.n	8004fca <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	4a0b      	ldr	r2, [pc, #44]	; (8004ff4 <UART_Start_Receive_IT+0x10c>)
 8004fc8:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8004fe0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3714      	adds	r7, #20
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr
 8004ff0:	0800527d 	.word	0x0800527d
 8004ff4:	080051a5 	.word	0x080051a5

08004ff8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800500e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	689a      	ldr	r2, [r3, #8]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f022 0201 	bic.w	r2, r2, #1
 800501e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005024:	2b01      	cmp	r3, #1
 8005026:	d107      	bne.n	8005038 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f022 0210 	bic.w	r2, r2, #16
 8005036:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2220      	movs	r2, #32
 800503c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	665a      	str	r2, [r3, #100]	; 0x64
}
 800504a:	bf00      	nop
 800504c:	370c      	adds	r7, #12
 800504e:	46bd      	mov	sp, r7
 8005050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005054:	4770      	bx	lr

08005056 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005056:	b580      	push	{r7, lr}
 8005058:	b084      	sub	sp, #16
 800505a:	af00      	add	r7, sp, #0
 800505c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005062:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2200      	movs	r2, #0
 8005068:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2200      	movs	r2, #0
 8005070:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	f7ff fb2f 	bl	80046d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800507a:	bf00      	nop
 800507c:	3710      	adds	r7, #16
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}

08005082 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005082:	b480      	push	{r7}
 8005084:	b083      	sub	sp, #12
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800508e:	2b21      	cmp	r3, #33	; 0x21
 8005090:	d12b      	bne.n	80050ea <UART_TxISR_8BIT+0x68>
  {
    if (huart->TxXferCount == 0U)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005098:	b29b      	uxth	r3, r3
 800509a:	2b00      	cmp	r3, #0
 800509c:	d110      	bne.n	80050c0 <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80050ac:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050bc:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80050be:	e014      	b.n	80050ea <UART_TxISR_8BIT+0x68>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050c4:	781a      	ldrb	r2, [r3, #0]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	b292      	uxth	r2, r2
 80050cc:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050d2:	1c5a      	adds	r2, r3, #1
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80050de:	b29b      	uxth	r3, r3
 80050e0:	3b01      	subs	r3, #1
 80050e2:	b29a      	uxth	r2, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80050ea:	bf00      	nop
 80050ec:	370c      	adds	r7, #12
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr

080050f6 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80050f6:	b480      	push	{r7}
 80050f8:	b085      	sub	sp, #20
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005102:	2b21      	cmp	r3, #33	; 0x21
 8005104:	d12f      	bne.n	8005166 <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800510c:	b29b      	uxth	r3, r3
 800510e:	2b00      	cmp	r3, #0
 8005110:	d110      	bne.n	8005134 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005120:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005130:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005132:	e018      	b.n	8005166 <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005138:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	881a      	ldrh	r2, [r3, #0]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005146:	b292      	uxth	r2, r2
 8005148:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800514e:	1c9a      	adds	r2, r3, #2
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800515a:	b29b      	uxth	r3, r3
 800515c:	3b01      	subs	r3, #1
 800515e:	b29a      	uxth	r2, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005166:	bf00      	nop
 8005168:	3714      	adds	r7, #20
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr

08005172 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005172:	b580      	push	{r7, lr}
 8005174:	b082      	sub	sp, #8
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005188:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2220      	movs	r2, #32
 800518e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2200      	movs	r2, #0
 8005194:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f7fb f9fe 	bl	8000598 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800519c:	bf00      	nop
 800519e:	3708      	adds	r7, #8
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b084      	sub	sp, #16
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80051b2:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80051b8:	2b22      	cmp	r3, #34	; 0x22
 80051ba:	d151      	bne.n	8005260 <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80051c2:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80051c4:	89bb      	ldrh	r3, [r7, #12]
 80051c6:	b2d9      	uxtb	r1, r3
 80051c8:	89fb      	ldrh	r3, [r7, #14]
 80051ca:	b2da      	uxtb	r2, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051d0:	400a      	ands	r2, r1
 80051d2:	b2d2      	uxtb	r2, r2
 80051d4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051da:	1c5a      	adds	r2, r3, #1
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	3b01      	subs	r3, #1
 80051ea:	b29a      	uxth	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80051f8:	b29b      	uxth	r3, r3
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d13a      	bne.n	8005274 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800520c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	689a      	ldr	r2, [r3, #8]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f022 0201 	bic.w	r2, r2, #1
 800521c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2220      	movs	r2, #32
 8005222:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800522e:	2b01      	cmp	r3, #1
 8005230:	d10f      	bne.n	8005252 <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f022 0210 	bic.w	r2, r2, #16
 8005240:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005248:	4619      	mov	r1, r3
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f7ff fa4e 	bl	80046ec <HAL_UARTEx_RxEventCallback>
 8005250:	e002      	b.n	8005258 <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f7fb f9b0 	bl	80005b8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800525e:	e009      	b.n	8005274 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	8b1b      	ldrh	r3, [r3, #24]
 8005266:	b29a      	uxth	r2, r3
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f042 0208 	orr.w	r2, r2, #8
 8005270:	b292      	uxth	r2, r2
 8005272:	831a      	strh	r2, [r3, #24]
}
 8005274:	bf00      	nop
 8005276:	3710      	adds	r7, #16
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800528a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005290:	2b22      	cmp	r3, #34	; 0x22
 8005292:	d151      	bne.n	8005338 <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800529a:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052a0:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80052a2:	89ba      	ldrh	r2, [r7, #12]
 80052a4:	89fb      	ldrh	r3, [r7, #14]
 80052a6:	4013      	ands	r3, r2
 80052a8:	b29a      	uxth	r2, r3
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052b2:	1c9a      	adds	r2, r3, #2
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80052be:	b29b      	uxth	r3, r3
 80052c0:	3b01      	subs	r3, #1
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d13a      	bne.n	800534c <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80052e4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	689a      	ldr	r2, [r3, #8]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f022 0201 	bic.w	r2, r2, #1
 80052f4:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2220      	movs	r2, #32
 80052fa:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005306:	2b01      	cmp	r3, #1
 8005308:	d10f      	bne.n	800532a <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f022 0210 	bic.w	r2, r2, #16
 8005318:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005320:	4619      	mov	r1, r3
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f7ff f9e2 	bl	80046ec <HAL_UARTEx_RxEventCallback>
 8005328:	e002      	b.n	8005330 <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f7fb f944 	bl	80005b8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005336:	e009      	b.n	800534c <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	8b1b      	ldrh	r3, [r3, #24]
 800533e:	b29a      	uxth	r2, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f042 0208 	orr.w	r2, r2, #8
 8005348:	b292      	uxth	r2, r2
 800534a:	831a      	strh	r2, [r3, #24]
}
 800534c:	bf00      	nop
 800534e:	3710      	adds	r7, #16
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}

08005354 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005354:	b480      	push	{r7}
 8005356:	b083      	sub	sp, #12
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800535c:	bf00      	nop
 800535e:	370c      	adds	r7, #12
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr

08005368 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005368:	b084      	sub	sp, #16
 800536a:	b580      	push	{r7, lr}
 800536c:	b084      	sub	sp, #16
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
 8005372:	f107 001c 	add.w	r0, r7, #28
 8005376:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;


  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 fa24 	bl	80057d4 <USB_CoreReset>
 800538c:	4603      	mov	r3, r0
 800538e:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8005390:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005392:	2b00      	cmp	r3, #0
 8005394:	d106      	bne.n	80053a4 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800539a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	639a      	str	r2, [r3, #56]	; 0x38
 80053a2:	e005      	b.n	80053b0 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053a8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 80053b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3710      	adds	r7, #16
 80053b6:	46bd      	mov	sp, r7
 80053b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80053bc:	b004      	add	sp, #16
 80053be:	4770      	bx	lr

080053c0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	f023 0201 	bic.w	r2, r3, #1
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	370c      	adds	r7, #12
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr

080053e2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80053e2:	b580      	push	{r7, lr}
 80053e4:	b082      	sub	sp, #8
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	6078      	str	r0, [r7, #4]
 80053ea:	460b      	mov	r3, r1
 80053ec:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80053fa:	78fb      	ldrb	r3, [r7, #3]
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d106      	bne.n	800540e <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	68db      	ldr	r3, [r3, #12]
 8005404:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	60da      	str	r2, [r3, #12]
 800540c:	e00b      	b.n	8005426 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800540e:	78fb      	ldrb	r3, [r7, #3]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d106      	bne.n	8005422 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	60da      	str	r2, [r3, #12]
 8005420:	e001      	b.n	8005426 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e003      	b.n	800542e <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8005426:	2032      	movs	r0, #50	; 0x32
 8005428:	f7fc fa12 	bl	8001850 <HAL_Delay>

  return HAL_OK;
 800542c:	2300      	movs	r3, #0
}
 800542e:	4618      	mov	r0, r3
 8005430:	3708      	adds	r7, #8
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}
	...

08005438 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005438:	b084      	sub	sp, #16
 800543a:	b580      	push	{r7, lr}
 800543c:	b086      	sub	sp, #24
 800543e:	af00      	add	r7, sp, #0
 8005440:	6078      	str	r0, [r7, #4]
 8005442:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005446:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800544a:	2300      	movs	r3, #0
 800544c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005452:	2300      	movs	r3, #0
 8005454:	613b      	str	r3, [r7, #16]
 8005456:	e009      	b.n	800546c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005458:	687a      	ldr	r2, [r7, #4]
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	3340      	adds	r3, #64	; 0x40
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	4413      	add	r3, r2
 8005462:	2200      	movs	r2, #0
 8005464:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	3301      	adds	r3, #1
 800546a:	613b      	str	r3, [r7, #16]
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	2b0e      	cmp	r3, #14
 8005470:	d9f2      	bls.n	8005458 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005472:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005474:	2b00      	cmp	r3, #0
 8005476:	d11c      	bne.n	80054b2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	68fa      	ldr	r2, [r7, #12]
 8005482:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005486:	f043 0302 	orr.w	r3, r3, #2
 800548a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005490:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	601a      	str	r2, [r3, #0]
 80054b0:	e005      	b.n	80054be <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80054c4:	461a      	mov	r2, r3
 80054c6:	2300      	movs	r3, #0
 80054c8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054d0:	4619      	mov	r1, r3
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054d8:	461a      	mov	r2, r3
 80054da:	680b      	ldr	r3, [r1, #0]
 80054dc:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80054de:	2103      	movs	r1, #3
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f000 f93d 	bl	8005760 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80054e6:	2110      	movs	r1, #16
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f000 f8f1 	bl	80056d0 <USB_FlushTxFifo>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d001      	beq.n	80054f8 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	f000 f90f 	bl	800571c <USB_FlushRxFifo>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d001      	beq.n	8005508 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800550e:	461a      	mov	r2, r3
 8005510:	2300      	movs	r3, #0
 8005512:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800551a:	461a      	mov	r2, r3
 800551c:	2300      	movs	r3, #0
 800551e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005526:	461a      	mov	r2, r3
 8005528:	2300      	movs	r3, #0
 800552a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800552c:	2300      	movs	r3, #0
 800552e:	613b      	str	r3, [r7, #16]
 8005530:	e043      	b.n	80055ba <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	015a      	lsls	r2, r3, #5
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	4413      	add	r3, r2
 800553a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005544:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005548:	d118      	bne.n	800557c <USB_DevInit+0x144>
    {
      if (i == 0U)
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d10a      	bne.n	8005566 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	015a      	lsls	r2, r3, #5
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	4413      	add	r3, r2
 8005558:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800555c:	461a      	mov	r2, r3
 800555e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005562:	6013      	str	r3, [r2, #0]
 8005564:	e013      	b.n	800558e <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	015a      	lsls	r2, r3, #5
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	4413      	add	r3, r2
 800556e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005572:	461a      	mov	r2, r3
 8005574:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005578:	6013      	str	r3, [r2, #0]
 800557a:	e008      	b.n	800558e <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	015a      	lsls	r2, r3, #5
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	4413      	add	r3, r2
 8005584:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005588:	461a      	mov	r2, r3
 800558a:	2300      	movs	r3, #0
 800558c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	015a      	lsls	r2, r3, #5
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	4413      	add	r3, r2
 8005596:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800559a:	461a      	mov	r2, r3
 800559c:	2300      	movs	r3, #0
 800559e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	015a      	lsls	r2, r3, #5
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	4413      	add	r3, r2
 80055a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055ac:	461a      	mov	r2, r3
 80055ae:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80055b2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	3301      	adds	r3, #1
 80055b8:	613b      	str	r3, [r7, #16]
 80055ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055bc:	693a      	ldr	r2, [r7, #16]
 80055be:	429a      	cmp	r2, r3
 80055c0:	d3b7      	bcc.n	8005532 <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80055c2:	2300      	movs	r3, #0
 80055c4:	613b      	str	r3, [r7, #16]
 80055c6:	e043      	b.n	8005650 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	015a      	lsls	r2, r3, #5
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	4413      	add	r3, r2
 80055d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80055da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80055de:	d118      	bne.n	8005612 <USB_DevInit+0x1da>
    {
      if (i == 0U)
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d10a      	bne.n	80055fc <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	015a      	lsls	r2, r3, #5
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	4413      	add	r3, r2
 80055ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055f2:	461a      	mov	r2, r3
 80055f4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80055f8:	6013      	str	r3, [r2, #0]
 80055fa:	e013      	b.n	8005624 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	015a      	lsls	r2, r3, #5
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	4413      	add	r3, r2
 8005604:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005608:	461a      	mov	r2, r3
 800560a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800560e:	6013      	str	r3, [r2, #0]
 8005610:	e008      	b.n	8005624 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	015a      	lsls	r2, r3, #5
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	4413      	add	r3, r2
 800561a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800561e:	461a      	mov	r2, r3
 8005620:	2300      	movs	r3, #0
 8005622:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	015a      	lsls	r2, r3, #5
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	4413      	add	r3, r2
 800562c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005630:	461a      	mov	r2, r3
 8005632:	2300      	movs	r3, #0
 8005634:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	015a      	lsls	r2, r3, #5
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	4413      	add	r3, r2
 800563e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005642:	461a      	mov	r2, r3
 8005644:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005648:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	3301      	adds	r3, #1
 800564e:	613b      	str	r3, [r7, #16]
 8005650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005652:	693a      	ldr	r2, [r7, #16]
 8005654:	429a      	cmp	r2, r3
 8005656:	d3b7      	bcc.n	80055c8 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800565e:	691b      	ldr	r3, [r3, #16]
 8005660:	68fa      	ldr	r2, [r7, #12]
 8005662:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005666:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800566a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005678:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	699b      	ldr	r3, [r3, #24]
 800567e:	f043 0210 	orr.w	r2, r3, #16
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	699a      	ldr	r2, [r3, #24]
 800568a:	4b10      	ldr	r3, [pc, #64]	; (80056cc <USB_DevInit+0x294>)
 800568c:	4313      	orrs	r3, r2
 800568e:	687a      	ldr	r2, [r7, #4]
 8005690:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005692:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005694:	2b00      	cmp	r3, #0
 8005696:	d005      	beq.n	80056a4 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	699b      	ldr	r3, [r3, #24]
 800569c:	f043 0208 	orr.w	r2, r3, #8
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80056a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d107      	bne.n	80056ba <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	699b      	ldr	r3, [r3, #24]
 80056ae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80056b2:	f043 0304 	orr.w	r3, r3, #4
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80056ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3718      	adds	r7, #24
 80056c0:	46bd      	mov	sp, r7
 80056c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80056c6:	b004      	add	sp, #16
 80056c8:	4770      	bx	lr
 80056ca:	bf00      	nop
 80056cc:	803c3800 	.word	0x803c3800

080056d0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b085      	sub	sp, #20
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
 80056d8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80056da:	2300      	movs	r3, #0
 80056dc:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	019b      	lsls	r3, r3, #6
 80056e2:	f043 0220 	orr.w	r2, r3, #32
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	3301      	adds	r3, #1
 80056ee:	60fb      	str	r3, [r7, #12]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	4a09      	ldr	r2, [pc, #36]	; (8005718 <USB_FlushTxFifo+0x48>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d901      	bls.n	80056fc <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80056f8:	2303      	movs	r3, #3
 80056fa:	e006      	b.n	800570a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	691b      	ldr	r3, [r3, #16]
 8005700:	f003 0320 	and.w	r3, r3, #32
 8005704:	2b20      	cmp	r3, #32
 8005706:	d0f0      	beq.n	80056ea <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005708:	2300      	movs	r3, #0
}
 800570a:	4618      	mov	r0, r3
 800570c:	3714      	adds	r7, #20
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	00030d40 	.word	0x00030d40

0800571c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800571c:	b480      	push	{r7}
 800571e:	b085      	sub	sp, #20
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005724:	2300      	movs	r3, #0
 8005726:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2210      	movs	r2, #16
 800572c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	3301      	adds	r3, #1
 8005732:	60fb      	str	r3, [r7, #12]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	4a09      	ldr	r2, [pc, #36]	; (800575c <USB_FlushRxFifo+0x40>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d901      	bls.n	8005740 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800573c:	2303      	movs	r3, #3
 800573e:	e006      	b.n	800574e <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	691b      	ldr	r3, [r3, #16]
 8005744:	f003 0310 	and.w	r3, r3, #16
 8005748:	2b10      	cmp	r3, #16
 800574a:	d0f0      	beq.n	800572e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800574c:	2300      	movs	r3, #0
}
 800574e:	4618      	mov	r0, r3
 8005750:	3714      	adds	r7, #20
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr
 800575a:	bf00      	nop
 800575c:	00030d40 	.word	0x00030d40

08005760 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005760:	b480      	push	{r7}
 8005762:	b085      	sub	sp, #20
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	460b      	mov	r3, r1
 800576a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	78fb      	ldrb	r3, [r7, #3]
 800577a:	68f9      	ldr	r1, [r7, #12]
 800577c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005780:	4313      	orrs	r3, r2
 8005782:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005784:	2300      	movs	r3, #0
}
 8005786:	4618      	mov	r0, r3
 8005788:	3714      	adds	r7, #20
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr

08005792 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005792:	b480      	push	{r7}
 8005794:	b085      	sub	sp, #20
 8005796:	af00      	add	r7, sp, #0
 8005798:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	68fa      	ldr	r2, [r7, #12]
 80057a8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80057ac:	f023 0303 	bic.w	r3, r3, #3
 80057b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80057c0:	f043 0302 	orr.w	r3, r3, #2
 80057c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80057c6:	2300      	movs	r3, #0
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	3714      	adds	r7, #20
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b085      	sub	sp, #20
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80057dc:	2300      	movs	r3, #0
 80057de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	3301      	adds	r3, #1
 80057e4:	60fb      	str	r3, [r7, #12]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	4a13      	ldr	r2, [pc, #76]	; (8005838 <USB_CoreReset+0x64>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d901      	bls.n	80057f2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80057ee:	2303      	movs	r3, #3
 80057f0:	e01b      	b.n	800582a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	daf2      	bge.n	80057e0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80057fa:	2300      	movs	r3, #0
 80057fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	f043 0201 	orr.w	r2, r3, #1
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	3301      	adds	r3, #1
 800580e:	60fb      	str	r3, [r7, #12]
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	4a09      	ldr	r2, [pc, #36]	; (8005838 <USB_CoreReset+0x64>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d901      	bls.n	800581c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	e006      	b.n	800582a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	691b      	ldr	r3, [r3, #16]
 8005820:	f003 0301 	and.w	r3, r3, #1
 8005824:	2b01      	cmp	r3, #1
 8005826:	d0f0      	beq.n	800580a <USB_CoreReset+0x36>

  return HAL_OK;
 8005828:	2300      	movs	r3, #0
}
 800582a:	4618      	mov	r0, r3
 800582c:	3714      	adds	r7, #20
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr
 8005836:	bf00      	nop
 8005838:	00030d40 	.word	0x00030d40

0800583c <__errno>:
 800583c:	4b01      	ldr	r3, [pc, #4]	; (8005844 <__errno+0x8>)
 800583e:	6818      	ldr	r0, [r3, #0]
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop
 8005844:	2000000c 	.word	0x2000000c

08005848 <__libc_init_array>:
 8005848:	b570      	push	{r4, r5, r6, lr}
 800584a:	4d0d      	ldr	r5, [pc, #52]	; (8005880 <__libc_init_array+0x38>)
 800584c:	4c0d      	ldr	r4, [pc, #52]	; (8005884 <__libc_init_array+0x3c>)
 800584e:	1b64      	subs	r4, r4, r5
 8005850:	10a4      	asrs	r4, r4, #2
 8005852:	2600      	movs	r6, #0
 8005854:	42a6      	cmp	r6, r4
 8005856:	d109      	bne.n	800586c <__libc_init_array+0x24>
 8005858:	4d0b      	ldr	r5, [pc, #44]	; (8005888 <__libc_init_array+0x40>)
 800585a:	4c0c      	ldr	r4, [pc, #48]	; (800588c <__libc_init_array+0x44>)
 800585c:	f000 fc62 	bl	8006124 <_init>
 8005860:	1b64      	subs	r4, r4, r5
 8005862:	10a4      	asrs	r4, r4, #2
 8005864:	2600      	movs	r6, #0
 8005866:	42a6      	cmp	r6, r4
 8005868:	d105      	bne.n	8005876 <__libc_init_array+0x2e>
 800586a:	bd70      	pop	{r4, r5, r6, pc}
 800586c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005870:	4798      	blx	r3
 8005872:	3601      	adds	r6, #1
 8005874:	e7ee      	b.n	8005854 <__libc_init_array+0xc>
 8005876:	f855 3b04 	ldr.w	r3, [r5], #4
 800587a:	4798      	blx	r3
 800587c:	3601      	adds	r6, #1
 800587e:	e7f2      	b.n	8005866 <__libc_init_array+0x1e>
 8005880:	080063b8 	.word	0x080063b8
 8005884:	080063b8 	.word	0x080063b8
 8005888:	080063b8 	.word	0x080063b8
 800588c:	080063bc 	.word	0x080063bc

08005890 <memset>:
 8005890:	4402      	add	r2, r0
 8005892:	4603      	mov	r3, r0
 8005894:	4293      	cmp	r3, r2
 8005896:	d100      	bne.n	800589a <memset+0xa>
 8005898:	4770      	bx	lr
 800589a:	f803 1b01 	strb.w	r1, [r3], #1
 800589e:	e7f9      	b.n	8005894 <memset+0x4>

080058a0 <sniprintf>:
 80058a0:	b40c      	push	{r2, r3}
 80058a2:	b530      	push	{r4, r5, lr}
 80058a4:	4b17      	ldr	r3, [pc, #92]	; (8005904 <sniprintf+0x64>)
 80058a6:	1e0c      	subs	r4, r1, #0
 80058a8:	681d      	ldr	r5, [r3, #0]
 80058aa:	b09d      	sub	sp, #116	; 0x74
 80058ac:	da08      	bge.n	80058c0 <sniprintf+0x20>
 80058ae:	238b      	movs	r3, #139	; 0x8b
 80058b0:	602b      	str	r3, [r5, #0]
 80058b2:	f04f 30ff 	mov.w	r0, #4294967295
 80058b6:	b01d      	add	sp, #116	; 0x74
 80058b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80058bc:	b002      	add	sp, #8
 80058be:	4770      	bx	lr
 80058c0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80058c4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80058c8:	bf14      	ite	ne
 80058ca:	f104 33ff 	addne.w	r3, r4, #4294967295
 80058ce:	4623      	moveq	r3, r4
 80058d0:	9304      	str	r3, [sp, #16]
 80058d2:	9307      	str	r3, [sp, #28]
 80058d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80058d8:	9002      	str	r0, [sp, #8]
 80058da:	9006      	str	r0, [sp, #24]
 80058dc:	f8ad 3016 	strh.w	r3, [sp, #22]
 80058e0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80058e2:	ab21      	add	r3, sp, #132	; 0x84
 80058e4:	a902      	add	r1, sp, #8
 80058e6:	4628      	mov	r0, r5
 80058e8:	9301      	str	r3, [sp, #4]
 80058ea:	f000 f869 	bl	80059c0 <_svfiprintf_r>
 80058ee:	1c43      	adds	r3, r0, #1
 80058f0:	bfbc      	itt	lt
 80058f2:	238b      	movlt	r3, #139	; 0x8b
 80058f4:	602b      	strlt	r3, [r5, #0]
 80058f6:	2c00      	cmp	r4, #0
 80058f8:	d0dd      	beq.n	80058b6 <sniprintf+0x16>
 80058fa:	9b02      	ldr	r3, [sp, #8]
 80058fc:	2200      	movs	r2, #0
 80058fe:	701a      	strb	r2, [r3, #0]
 8005900:	e7d9      	b.n	80058b6 <sniprintf+0x16>
 8005902:	bf00      	nop
 8005904:	2000000c 	.word	0x2000000c

08005908 <__ssputs_r>:
 8005908:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800590c:	688e      	ldr	r6, [r1, #8]
 800590e:	429e      	cmp	r6, r3
 8005910:	4682      	mov	sl, r0
 8005912:	460c      	mov	r4, r1
 8005914:	4690      	mov	r8, r2
 8005916:	461f      	mov	r7, r3
 8005918:	d838      	bhi.n	800598c <__ssputs_r+0x84>
 800591a:	898a      	ldrh	r2, [r1, #12]
 800591c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005920:	d032      	beq.n	8005988 <__ssputs_r+0x80>
 8005922:	6825      	ldr	r5, [r4, #0]
 8005924:	6909      	ldr	r1, [r1, #16]
 8005926:	eba5 0901 	sub.w	r9, r5, r1
 800592a:	6965      	ldr	r5, [r4, #20]
 800592c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005930:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005934:	3301      	adds	r3, #1
 8005936:	444b      	add	r3, r9
 8005938:	106d      	asrs	r5, r5, #1
 800593a:	429d      	cmp	r5, r3
 800593c:	bf38      	it	cc
 800593e:	461d      	movcc	r5, r3
 8005940:	0553      	lsls	r3, r2, #21
 8005942:	d531      	bpl.n	80059a8 <__ssputs_r+0xa0>
 8005944:	4629      	mov	r1, r5
 8005946:	f000 fb47 	bl	8005fd8 <_malloc_r>
 800594a:	4606      	mov	r6, r0
 800594c:	b950      	cbnz	r0, 8005964 <__ssputs_r+0x5c>
 800594e:	230c      	movs	r3, #12
 8005950:	f8ca 3000 	str.w	r3, [sl]
 8005954:	89a3      	ldrh	r3, [r4, #12]
 8005956:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800595a:	81a3      	strh	r3, [r4, #12]
 800595c:	f04f 30ff 	mov.w	r0, #4294967295
 8005960:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005964:	6921      	ldr	r1, [r4, #16]
 8005966:	464a      	mov	r2, r9
 8005968:	f000 fabe 	bl	8005ee8 <memcpy>
 800596c:	89a3      	ldrh	r3, [r4, #12]
 800596e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005972:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005976:	81a3      	strh	r3, [r4, #12]
 8005978:	6126      	str	r6, [r4, #16]
 800597a:	6165      	str	r5, [r4, #20]
 800597c:	444e      	add	r6, r9
 800597e:	eba5 0509 	sub.w	r5, r5, r9
 8005982:	6026      	str	r6, [r4, #0]
 8005984:	60a5      	str	r5, [r4, #8]
 8005986:	463e      	mov	r6, r7
 8005988:	42be      	cmp	r6, r7
 800598a:	d900      	bls.n	800598e <__ssputs_r+0x86>
 800598c:	463e      	mov	r6, r7
 800598e:	4632      	mov	r2, r6
 8005990:	6820      	ldr	r0, [r4, #0]
 8005992:	4641      	mov	r1, r8
 8005994:	f000 fab6 	bl	8005f04 <memmove>
 8005998:	68a3      	ldr	r3, [r4, #8]
 800599a:	6822      	ldr	r2, [r4, #0]
 800599c:	1b9b      	subs	r3, r3, r6
 800599e:	4432      	add	r2, r6
 80059a0:	60a3      	str	r3, [r4, #8]
 80059a2:	6022      	str	r2, [r4, #0]
 80059a4:	2000      	movs	r0, #0
 80059a6:	e7db      	b.n	8005960 <__ssputs_r+0x58>
 80059a8:	462a      	mov	r2, r5
 80059aa:	f000 fb6f 	bl	800608c <_realloc_r>
 80059ae:	4606      	mov	r6, r0
 80059b0:	2800      	cmp	r0, #0
 80059b2:	d1e1      	bne.n	8005978 <__ssputs_r+0x70>
 80059b4:	6921      	ldr	r1, [r4, #16]
 80059b6:	4650      	mov	r0, sl
 80059b8:	f000 fabe 	bl	8005f38 <_free_r>
 80059bc:	e7c7      	b.n	800594e <__ssputs_r+0x46>
	...

080059c0 <_svfiprintf_r>:
 80059c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059c4:	4698      	mov	r8, r3
 80059c6:	898b      	ldrh	r3, [r1, #12]
 80059c8:	061b      	lsls	r3, r3, #24
 80059ca:	b09d      	sub	sp, #116	; 0x74
 80059cc:	4607      	mov	r7, r0
 80059ce:	460d      	mov	r5, r1
 80059d0:	4614      	mov	r4, r2
 80059d2:	d50e      	bpl.n	80059f2 <_svfiprintf_r+0x32>
 80059d4:	690b      	ldr	r3, [r1, #16]
 80059d6:	b963      	cbnz	r3, 80059f2 <_svfiprintf_r+0x32>
 80059d8:	2140      	movs	r1, #64	; 0x40
 80059da:	f000 fafd 	bl	8005fd8 <_malloc_r>
 80059de:	6028      	str	r0, [r5, #0]
 80059e0:	6128      	str	r0, [r5, #16]
 80059e2:	b920      	cbnz	r0, 80059ee <_svfiprintf_r+0x2e>
 80059e4:	230c      	movs	r3, #12
 80059e6:	603b      	str	r3, [r7, #0]
 80059e8:	f04f 30ff 	mov.w	r0, #4294967295
 80059ec:	e0d1      	b.n	8005b92 <_svfiprintf_r+0x1d2>
 80059ee:	2340      	movs	r3, #64	; 0x40
 80059f0:	616b      	str	r3, [r5, #20]
 80059f2:	2300      	movs	r3, #0
 80059f4:	9309      	str	r3, [sp, #36]	; 0x24
 80059f6:	2320      	movs	r3, #32
 80059f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80059fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a00:	2330      	movs	r3, #48	; 0x30
 8005a02:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005bac <_svfiprintf_r+0x1ec>
 8005a06:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005a0a:	f04f 0901 	mov.w	r9, #1
 8005a0e:	4623      	mov	r3, r4
 8005a10:	469a      	mov	sl, r3
 8005a12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a16:	b10a      	cbz	r2, 8005a1c <_svfiprintf_r+0x5c>
 8005a18:	2a25      	cmp	r2, #37	; 0x25
 8005a1a:	d1f9      	bne.n	8005a10 <_svfiprintf_r+0x50>
 8005a1c:	ebba 0b04 	subs.w	fp, sl, r4
 8005a20:	d00b      	beq.n	8005a3a <_svfiprintf_r+0x7a>
 8005a22:	465b      	mov	r3, fp
 8005a24:	4622      	mov	r2, r4
 8005a26:	4629      	mov	r1, r5
 8005a28:	4638      	mov	r0, r7
 8005a2a:	f7ff ff6d 	bl	8005908 <__ssputs_r>
 8005a2e:	3001      	adds	r0, #1
 8005a30:	f000 80aa 	beq.w	8005b88 <_svfiprintf_r+0x1c8>
 8005a34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a36:	445a      	add	r2, fp
 8005a38:	9209      	str	r2, [sp, #36]	; 0x24
 8005a3a:	f89a 3000 	ldrb.w	r3, [sl]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	f000 80a2 	beq.w	8005b88 <_svfiprintf_r+0x1c8>
 8005a44:	2300      	movs	r3, #0
 8005a46:	f04f 32ff 	mov.w	r2, #4294967295
 8005a4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a4e:	f10a 0a01 	add.w	sl, sl, #1
 8005a52:	9304      	str	r3, [sp, #16]
 8005a54:	9307      	str	r3, [sp, #28]
 8005a56:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a5a:	931a      	str	r3, [sp, #104]	; 0x68
 8005a5c:	4654      	mov	r4, sl
 8005a5e:	2205      	movs	r2, #5
 8005a60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a64:	4851      	ldr	r0, [pc, #324]	; (8005bac <_svfiprintf_r+0x1ec>)
 8005a66:	f7fa fbcb 	bl	8000200 <memchr>
 8005a6a:	9a04      	ldr	r2, [sp, #16]
 8005a6c:	b9d8      	cbnz	r0, 8005aa6 <_svfiprintf_r+0xe6>
 8005a6e:	06d0      	lsls	r0, r2, #27
 8005a70:	bf44      	itt	mi
 8005a72:	2320      	movmi	r3, #32
 8005a74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a78:	0711      	lsls	r1, r2, #28
 8005a7a:	bf44      	itt	mi
 8005a7c:	232b      	movmi	r3, #43	; 0x2b
 8005a7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a82:	f89a 3000 	ldrb.w	r3, [sl]
 8005a86:	2b2a      	cmp	r3, #42	; 0x2a
 8005a88:	d015      	beq.n	8005ab6 <_svfiprintf_r+0xf6>
 8005a8a:	9a07      	ldr	r2, [sp, #28]
 8005a8c:	4654      	mov	r4, sl
 8005a8e:	2000      	movs	r0, #0
 8005a90:	f04f 0c0a 	mov.w	ip, #10
 8005a94:	4621      	mov	r1, r4
 8005a96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a9a:	3b30      	subs	r3, #48	; 0x30
 8005a9c:	2b09      	cmp	r3, #9
 8005a9e:	d94e      	bls.n	8005b3e <_svfiprintf_r+0x17e>
 8005aa0:	b1b0      	cbz	r0, 8005ad0 <_svfiprintf_r+0x110>
 8005aa2:	9207      	str	r2, [sp, #28]
 8005aa4:	e014      	b.n	8005ad0 <_svfiprintf_r+0x110>
 8005aa6:	eba0 0308 	sub.w	r3, r0, r8
 8005aaa:	fa09 f303 	lsl.w	r3, r9, r3
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	9304      	str	r3, [sp, #16]
 8005ab2:	46a2      	mov	sl, r4
 8005ab4:	e7d2      	b.n	8005a5c <_svfiprintf_r+0x9c>
 8005ab6:	9b03      	ldr	r3, [sp, #12]
 8005ab8:	1d19      	adds	r1, r3, #4
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	9103      	str	r1, [sp, #12]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	bfbb      	ittet	lt
 8005ac2:	425b      	neglt	r3, r3
 8005ac4:	f042 0202 	orrlt.w	r2, r2, #2
 8005ac8:	9307      	strge	r3, [sp, #28]
 8005aca:	9307      	strlt	r3, [sp, #28]
 8005acc:	bfb8      	it	lt
 8005ace:	9204      	strlt	r2, [sp, #16]
 8005ad0:	7823      	ldrb	r3, [r4, #0]
 8005ad2:	2b2e      	cmp	r3, #46	; 0x2e
 8005ad4:	d10c      	bne.n	8005af0 <_svfiprintf_r+0x130>
 8005ad6:	7863      	ldrb	r3, [r4, #1]
 8005ad8:	2b2a      	cmp	r3, #42	; 0x2a
 8005ada:	d135      	bne.n	8005b48 <_svfiprintf_r+0x188>
 8005adc:	9b03      	ldr	r3, [sp, #12]
 8005ade:	1d1a      	adds	r2, r3, #4
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	9203      	str	r2, [sp, #12]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	bfb8      	it	lt
 8005ae8:	f04f 33ff 	movlt.w	r3, #4294967295
 8005aec:	3402      	adds	r4, #2
 8005aee:	9305      	str	r3, [sp, #20]
 8005af0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005bbc <_svfiprintf_r+0x1fc>
 8005af4:	7821      	ldrb	r1, [r4, #0]
 8005af6:	2203      	movs	r2, #3
 8005af8:	4650      	mov	r0, sl
 8005afa:	f7fa fb81 	bl	8000200 <memchr>
 8005afe:	b140      	cbz	r0, 8005b12 <_svfiprintf_r+0x152>
 8005b00:	2340      	movs	r3, #64	; 0x40
 8005b02:	eba0 000a 	sub.w	r0, r0, sl
 8005b06:	fa03 f000 	lsl.w	r0, r3, r0
 8005b0a:	9b04      	ldr	r3, [sp, #16]
 8005b0c:	4303      	orrs	r3, r0
 8005b0e:	3401      	adds	r4, #1
 8005b10:	9304      	str	r3, [sp, #16]
 8005b12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b16:	4826      	ldr	r0, [pc, #152]	; (8005bb0 <_svfiprintf_r+0x1f0>)
 8005b18:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b1c:	2206      	movs	r2, #6
 8005b1e:	f7fa fb6f 	bl	8000200 <memchr>
 8005b22:	2800      	cmp	r0, #0
 8005b24:	d038      	beq.n	8005b98 <_svfiprintf_r+0x1d8>
 8005b26:	4b23      	ldr	r3, [pc, #140]	; (8005bb4 <_svfiprintf_r+0x1f4>)
 8005b28:	bb1b      	cbnz	r3, 8005b72 <_svfiprintf_r+0x1b2>
 8005b2a:	9b03      	ldr	r3, [sp, #12]
 8005b2c:	3307      	adds	r3, #7
 8005b2e:	f023 0307 	bic.w	r3, r3, #7
 8005b32:	3308      	adds	r3, #8
 8005b34:	9303      	str	r3, [sp, #12]
 8005b36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b38:	4433      	add	r3, r6
 8005b3a:	9309      	str	r3, [sp, #36]	; 0x24
 8005b3c:	e767      	b.n	8005a0e <_svfiprintf_r+0x4e>
 8005b3e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b42:	460c      	mov	r4, r1
 8005b44:	2001      	movs	r0, #1
 8005b46:	e7a5      	b.n	8005a94 <_svfiprintf_r+0xd4>
 8005b48:	2300      	movs	r3, #0
 8005b4a:	3401      	adds	r4, #1
 8005b4c:	9305      	str	r3, [sp, #20]
 8005b4e:	4619      	mov	r1, r3
 8005b50:	f04f 0c0a 	mov.w	ip, #10
 8005b54:	4620      	mov	r0, r4
 8005b56:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b5a:	3a30      	subs	r2, #48	; 0x30
 8005b5c:	2a09      	cmp	r2, #9
 8005b5e:	d903      	bls.n	8005b68 <_svfiprintf_r+0x1a8>
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d0c5      	beq.n	8005af0 <_svfiprintf_r+0x130>
 8005b64:	9105      	str	r1, [sp, #20]
 8005b66:	e7c3      	b.n	8005af0 <_svfiprintf_r+0x130>
 8005b68:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b6c:	4604      	mov	r4, r0
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e7f0      	b.n	8005b54 <_svfiprintf_r+0x194>
 8005b72:	ab03      	add	r3, sp, #12
 8005b74:	9300      	str	r3, [sp, #0]
 8005b76:	462a      	mov	r2, r5
 8005b78:	4b0f      	ldr	r3, [pc, #60]	; (8005bb8 <_svfiprintf_r+0x1f8>)
 8005b7a:	a904      	add	r1, sp, #16
 8005b7c:	4638      	mov	r0, r7
 8005b7e:	f3af 8000 	nop.w
 8005b82:	1c42      	adds	r2, r0, #1
 8005b84:	4606      	mov	r6, r0
 8005b86:	d1d6      	bne.n	8005b36 <_svfiprintf_r+0x176>
 8005b88:	89ab      	ldrh	r3, [r5, #12]
 8005b8a:	065b      	lsls	r3, r3, #25
 8005b8c:	f53f af2c 	bmi.w	80059e8 <_svfiprintf_r+0x28>
 8005b90:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b92:	b01d      	add	sp, #116	; 0x74
 8005b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b98:	ab03      	add	r3, sp, #12
 8005b9a:	9300      	str	r3, [sp, #0]
 8005b9c:	462a      	mov	r2, r5
 8005b9e:	4b06      	ldr	r3, [pc, #24]	; (8005bb8 <_svfiprintf_r+0x1f8>)
 8005ba0:	a904      	add	r1, sp, #16
 8005ba2:	4638      	mov	r0, r7
 8005ba4:	f000 f87a 	bl	8005c9c <_printf_i>
 8005ba8:	e7eb      	b.n	8005b82 <_svfiprintf_r+0x1c2>
 8005baa:	bf00      	nop
 8005bac:	0800637c 	.word	0x0800637c
 8005bb0:	08006386 	.word	0x08006386
 8005bb4:	00000000 	.word	0x00000000
 8005bb8:	08005909 	.word	0x08005909
 8005bbc:	08006382 	.word	0x08006382

08005bc0 <_printf_common>:
 8005bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bc4:	4616      	mov	r6, r2
 8005bc6:	4699      	mov	r9, r3
 8005bc8:	688a      	ldr	r2, [r1, #8]
 8005bca:	690b      	ldr	r3, [r1, #16]
 8005bcc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	bfb8      	it	lt
 8005bd4:	4613      	movlt	r3, r2
 8005bd6:	6033      	str	r3, [r6, #0]
 8005bd8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005bdc:	4607      	mov	r7, r0
 8005bde:	460c      	mov	r4, r1
 8005be0:	b10a      	cbz	r2, 8005be6 <_printf_common+0x26>
 8005be2:	3301      	adds	r3, #1
 8005be4:	6033      	str	r3, [r6, #0]
 8005be6:	6823      	ldr	r3, [r4, #0]
 8005be8:	0699      	lsls	r1, r3, #26
 8005bea:	bf42      	ittt	mi
 8005bec:	6833      	ldrmi	r3, [r6, #0]
 8005bee:	3302      	addmi	r3, #2
 8005bf0:	6033      	strmi	r3, [r6, #0]
 8005bf2:	6825      	ldr	r5, [r4, #0]
 8005bf4:	f015 0506 	ands.w	r5, r5, #6
 8005bf8:	d106      	bne.n	8005c08 <_printf_common+0x48>
 8005bfa:	f104 0a19 	add.w	sl, r4, #25
 8005bfe:	68e3      	ldr	r3, [r4, #12]
 8005c00:	6832      	ldr	r2, [r6, #0]
 8005c02:	1a9b      	subs	r3, r3, r2
 8005c04:	42ab      	cmp	r3, r5
 8005c06:	dc26      	bgt.n	8005c56 <_printf_common+0x96>
 8005c08:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005c0c:	1e13      	subs	r3, r2, #0
 8005c0e:	6822      	ldr	r2, [r4, #0]
 8005c10:	bf18      	it	ne
 8005c12:	2301      	movne	r3, #1
 8005c14:	0692      	lsls	r2, r2, #26
 8005c16:	d42b      	bmi.n	8005c70 <_printf_common+0xb0>
 8005c18:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c1c:	4649      	mov	r1, r9
 8005c1e:	4638      	mov	r0, r7
 8005c20:	47c0      	blx	r8
 8005c22:	3001      	adds	r0, #1
 8005c24:	d01e      	beq.n	8005c64 <_printf_common+0xa4>
 8005c26:	6823      	ldr	r3, [r4, #0]
 8005c28:	68e5      	ldr	r5, [r4, #12]
 8005c2a:	6832      	ldr	r2, [r6, #0]
 8005c2c:	f003 0306 	and.w	r3, r3, #6
 8005c30:	2b04      	cmp	r3, #4
 8005c32:	bf08      	it	eq
 8005c34:	1aad      	subeq	r5, r5, r2
 8005c36:	68a3      	ldr	r3, [r4, #8]
 8005c38:	6922      	ldr	r2, [r4, #16]
 8005c3a:	bf0c      	ite	eq
 8005c3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c40:	2500      	movne	r5, #0
 8005c42:	4293      	cmp	r3, r2
 8005c44:	bfc4      	itt	gt
 8005c46:	1a9b      	subgt	r3, r3, r2
 8005c48:	18ed      	addgt	r5, r5, r3
 8005c4a:	2600      	movs	r6, #0
 8005c4c:	341a      	adds	r4, #26
 8005c4e:	42b5      	cmp	r5, r6
 8005c50:	d11a      	bne.n	8005c88 <_printf_common+0xc8>
 8005c52:	2000      	movs	r0, #0
 8005c54:	e008      	b.n	8005c68 <_printf_common+0xa8>
 8005c56:	2301      	movs	r3, #1
 8005c58:	4652      	mov	r2, sl
 8005c5a:	4649      	mov	r1, r9
 8005c5c:	4638      	mov	r0, r7
 8005c5e:	47c0      	blx	r8
 8005c60:	3001      	adds	r0, #1
 8005c62:	d103      	bne.n	8005c6c <_printf_common+0xac>
 8005c64:	f04f 30ff 	mov.w	r0, #4294967295
 8005c68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c6c:	3501      	adds	r5, #1
 8005c6e:	e7c6      	b.n	8005bfe <_printf_common+0x3e>
 8005c70:	18e1      	adds	r1, r4, r3
 8005c72:	1c5a      	adds	r2, r3, #1
 8005c74:	2030      	movs	r0, #48	; 0x30
 8005c76:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c7a:	4422      	add	r2, r4
 8005c7c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c80:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c84:	3302      	adds	r3, #2
 8005c86:	e7c7      	b.n	8005c18 <_printf_common+0x58>
 8005c88:	2301      	movs	r3, #1
 8005c8a:	4622      	mov	r2, r4
 8005c8c:	4649      	mov	r1, r9
 8005c8e:	4638      	mov	r0, r7
 8005c90:	47c0      	blx	r8
 8005c92:	3001      	adds	r0, #1
 8005c94:	d0e6      	beq.n	8005c64 <_printf_common+0xa4>
 8005c96:	3601      	adds	r6, #1
 8005c98:	e7d9      	b.n	8005c4e <_printf_common+0x8e>
	...

08005c9c <_printf_i>:
 8005c9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ca0:	460c      	mov	r4, r1
 8005ca2:	4691      	mov	r9, r2
 8005ca4:	7e27      	ldrb	r7, [r4, #24]
 8005ca6:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005ca8:	2f78      	cmp	r7, #120	; 0x78
 8005caa:	4680      	mov	r8, r0
 8005cac:	469a      	mov	sl, r3
 8005cae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005cb2:	d807      	bhi.n	8005cc4 <_printf_i+0x28>
 8005cb4:	2f62      	cmp	r7, #98	; 0x62
 8005cb6:	d80a      	bhi.n	8005cce <_printf_i+0x32>
 8005cb8:	2f00      	cmp	r7, #0
 8005cba:	f000 80d8 	beq.w	8005e6e <_printf_i+0x1d2>
 8005cbe:	2f58      	cmp	r7, #88	; 0x58
 8005cc0:	f000 80a3 	beq.w	8005e0a <_printf_i+0x16e>
 8005cc4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005cc8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005ccc:	e03a      	b.n	8005d44 <_printf_i+0xa8>
 8005cce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005cd2:	2b15      	cmp	r3, #21
 8005cd4:	d8f6      	bhi.n	8005cc4 <_printf_i+0x28>
 8005cd6:	a001      	add	r0, pc, #4	; (adr r0, 8005cdc <_printf_i+0x40>)
 8005cd8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005cdc:	08005d35 	.word	0x08005d35
 8005ce0:	08005d49 	.word	0x08005d49
 8005ce4:	08005cc5 	.word	0x08005cc5
 8005ce8:	08005cc5 	.word	0x08005cc5
 8005cec:	08005cc5 	.word	0x08005cc5
 8005cf0:	08005cc5 	.word	0x08005cc5
 8005cf4:	08005d49 	.word	0x08005d49
 8005cf8:	08005cc5 	.word	0x08005cc5
 8005cfc:	08005cc5 	.word	0x08005cc5
 8005d00:	08005cc5 	.word	0x08005cc5
 8005d04:	08005cc5 	.word	0x08005cc5
 8005d08:	08005e55 	.word	0x08005e55
 8005d0c:	08005d79 	.word	0x08005d79
 8005d10:	08005e37 	.word	0x08005e37
 8005d14:	08005cc5 	.word	0x08005cc5
 8005d18:	08005cc5 	.word	0x08005cc5
 8005d1c:	08005e77 	.word	0x08005e77
 8005d20:	08005cc5 	.word	0x08005cc5
 8005d24:	08005d79 	.word	0x08005d79
 8005d28:	08005cc5 	.word	0x08005cc5
 8005d2c:	08005cc5 	.word	0x08005cc5
 8005d30:	08005e3f 	.word	0x08005e3f
 8005d34:	680b      	ldr	r3, [r1, #0]
 8005d36:	1d1a      	adds	r2, r3, #4
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	600a      	str	r2, [r1, #0]
 8005d3c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005d40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d44:	2301      	movs	r3, #1
 8005d46:	e0a3      	b.n	8005e90 <_printf_i+0x1f4>
 8005d48:	6825      	ldr	r5, [r4, #0]
 8005d4a:	6808      	ldr	r0, [r1, #0]
 8005d4c:	062e      	lsls	r6, r5, #24
 8005d4e:	f100 0304 	add.w	r3, r0, #4
 8005d52:	d50a      	bpl.n	8005d6a <_printf_i+0xce>
 8005d54:	6805      	ldr	r5, [r0, #0]
 8005d56:	600b      	str	r3, [r1, #0]
 8005d58:	2d00      	cmp	r5, #0
 8005d5a:	da03      	bge.n	8005d64 <_printf_i+0xc8>
 8005d5c:	232d      	movs	r3, #45	; 0x2d
 8005d5e:	426d      	negs	r5, r5
 8005d60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d64:	485e      	ldr	r0, [pc, #376]	; (8005ee0 <_printf_i+0x244>)
 8005d66:	230a      	movs	r3, #10
 8005d68:	e019      	b.n	8005d9e <_printf_i+0x102>
 8005d6a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005d6e:	6805      	ldr	r5, [r0, #0]
 8005d70:	600b      	str	r3, [r1, #0]
 8005d72:	bf18      	it	ne
 8005d74:	b22d      	sxthne	r5, r5
 8005d76:	e7ef      	b.n	8005d58 <_printf_i+0xbc>
 8005d78:	680b      	ldr	r3, [r1, #0]
 8005d7a:	6825      	ldr	r5, [r4, #0]
 8005d7c:	1d18      	adds	r0, r3, #4
 8005d7e:	6008      	str	r0, [r1, #0]
 8005d80:	0628      	lsls	r0, r5, #24
 8005d82:	d501      	bpl.n	8005d88 <_printf_i+0xec>
 8005d84:	681d      	ldr	r5, [r3, #0]
 8005d86:	e002      	b.n	8005d8e <_printf_i+0xf2>
 8005d88:	0669      	lsls	r1, r5, #25
 8005d8a:	d5fb      	bpl.n	8005d84 <_printf_i+0xe8>
 8005d8c:	881d      	ldrh	r5, [r3, #0]
 8005d8e:	4854      	ldr	r0, [pc, #336]	; (8005ee0 <_printf_i+0x244>)
 8005d90:	2f6f      	cmp	r7, #111	; 0x6f
 8005d92:	bf0c      	ite	eq
 8005d94:	2308      	moveq	r3, #8
 8005d96:	230a      	movne	r3, #10
 8005d98:	2100      	movs	r1, #0
 8005d9a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d9e:	6866      	ldr	r6, [r4, #4]
 8005da0:	60a6      	str	r6, [r4, #8]
 8005da2:	2e00      	cmp	r6, #0
 8005da4:	bfa2      	ittt	ge
 8005da6:	6821      	ldrge	r1, [r4, #0]
 8005da8:	f021 0104 	bicge.w	r1, r1, #4
 8005dac:	6021      	strge	r1, [r4, #0]
 8005dae:	b90d      	cbnz	r5, 8005db4 <_printf_i+0x118>
 8005db0:	2e00      	cmp	r6, #0
 8005db2:	d04d      	beq.n	8005e50 <_printf_i+0x1b4>
 8005db4:	4616      	mov	r6, r2
 8005db6:	fbb5 f1f3 	udiv	r1, r5, r3
 8005dba:	fb03 5711 	mls	r7, r3, r1, r5
 8005dbe:	5dc7      	ldrb	r7, [r0, r7]
 8005dc0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005dc4:	462f      	mov	r7, r5
 8005dc6:	42bb      	cmp	r3, r7
 8005dc8:	460d      	mov	r5, r1
 8005dca:	d9f4      	bls.n	8005db6 <_printf_i+0x11a>
 8005dcc:	2b08      	cmp	r3, #8
 8005dce:	d10b      	bne.n	8005de8 <_printf_i+0x14c>
 8005dd0:	6823      	ldr	r3, [r4, #0]
 8005dd2:	07df      	lsls	r7, r3, #31
 8005dd4:	d508      	bpl.n	8005de8 <_printf_i+0x14c>
 8005dd6:	6923      	ldr	r3, [r4, #16]
 8005dd8:	6861      	ldr	r1, [r4, #4]
 8005dda:	4299      	cmp	r1, r3
 8005ddc:	bfde      	ittt	le
 8005dde:	2330      	movle	r3, #48	; 0x30
 8005de0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005de4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005de8:	1b92      	subs	r2, r2, r6
 8005dea:	6122      	str	r2, [r4, #16]
 8005dec:	f8cd a000 	str.w	sl, [sp]
 8005df0:	464b      	mov	r3, r9
 8005df2:	aa03      	add	r2, sp, #12
 8005df4:	4621      	mov	r1, r4
 8005df6:	4640      	mov	r0, r8
 8005df8:	f7ff fee2 	bl	8005bc0 <_printf_common>
 8005dfc:	3001      	adds	r0, #1
 8005dfe:	d14c      	bne.n	8005e9a <_printf_i+0x1fe>
 8005e00:	f04f 30ff 	mov.w	r0, #4294967295
 8005e04:	b004      	add	sp, #16
 8005e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e0a:	4835      	ldr	r0, [pc, #212]	; (8005ee0 <_printf_i+0x244>)
 8005e0c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005e10:	6823      	ldr	r3, [r4, #0]
 8005e12:	680e      	ldr	r6, [r1, #0]
 8005e14:	061f      	lsls	r7, r3, #24
 8005e16:	f856 5b04 	ldr.w	r5, [r6], #4
 8005e1a:	600e      	str	r6, [r1, #0]
 8005e1c:	d514      	bpl.n	8005e48 <_printf_i+0x1ac>
 8005e1e:	07d9      	lsls	r1, r3, #31
 8005e20:	bf44      	itt	mi
 8005e22:	f043 0320 	orrmi.w	r3, r3, #32
 8005e26:	6023      	strmi	r3, [r4, #0]
 8005e28:	b91d      	cbnz	r5, 8005e32 <_printf_i+0x196>
 8005e2a:	6823      	ldr	r3, [r4, #0]
 8005e2c:	f023 0320 	bic.w	r3, r3, #32
 8005e30:	6023      	str	r3, [r4, #0]
 8005e32:	2310      	movs	r3, #16
 8005e34:	e7b0      	b.n	8005d98 <_printf_i+0xfc>
 8005e36:	6823      	ldr	r3, [r4, #0]
 8005e38:	f043 0320 	orr.w	r3, r3, #32
 8005e3c:	6023      	str	r3, [r4, #0]
 8005e3e:	2378      	movs	r3, #120	; 0x78
 8005e40:	4828      	ldr	r0, [pc, #160]	; (8005ee4 <_printf_i+0x248>)
 8005e42:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005e46:	e7e3      	b.n	8005e10 <_printf_i+0x174>
 8005e48:	065e      	lsls	r6, r3, #25
 8005e4a:	bf48      	it	mi
 8005e4c:	b2ad      	uxthmi	r5, r5
 8005e4e:	e7e6      	b.n	8005e1e <_printf_i+0x182>
 8005e50:	4616      	mov	r6, r2
 8005e52:	e7bb      	b.n	8005dcc <_printf_i+0x130>
 8005e54:	680b      	ldr	r3, [r1, #0]
 8005e56:	6826      	ldr	r6, [r4, #0]
 8005e58:	6960      	ldr	r0, [r4, #20]
 8005e5a:	1d1d      	adds	r5, r3, #4
 8005e5c:	600d      	str	r5, [r1, #0]
 8005e5e:	0635      	lsls	r5, r6, #24
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	d501      	bpl.n	8005e68 <_printf_i+0x1cc>
 8005e64:	6018      	str	r0, [r3, #0]
 8005e66:	e002      	b.n	8005e6e <_printf_i+0x1d2>
 8005e68:	0671      	lsls	r1, r6, #25
 8005e6a:	d5fb      	bpl.n	8005e64 <_printf_i+0x1c8>
 8005e6c:	8018      	strh	r0, [r3, #0]
 8005e6e:	2300      	movs	r3, #0
 8005e70:	6123      	str	r3, [r4, #16]
 8005e72:	4616      	mov	r6, r2
 8005e74:	e7ba      	b.n	8005dec <_printf_i+0x150>
 8005e76:	680b      	ldr	r3, [r1, #0]
 8005e78:	1d1a      	adds	r2, r3, #4
 8005e7a:	600a      	str	r2, [r1, #0]
 8005e7c:	681e      	ldr	r6, [r3, #0]
 8005e7e:	6862      	ldr	r2, [r4, #4]
 8005e80:	2100      	movs	r1, #0
 8005e82:	4630      	mov	r0, r6
 8005e84:	f7fa f9bc 	bl	8000200 <memchr>
 8005e88:	b108      	cbz	r0, 8005e8e <_printf_i+0x1f2>
 8005e8a:	1b80      	subs	r0, r0, r6
 8005e8c:	6060      	str	r0, [r4, #4]
 8005e8e:	6863      	ldr	r3, [r4, #4]
 8005e90:	6123      	str	r3, [r4, #16]
 8005e92:	2300      	movs	r3, #0
 8005e94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e98:	e7a8      	b.n	8005dec <_printf_i+0x150>
 8005e9a:	6923      	ldr	r3, [r4, #16]
 8005e9c:	4632      	mov	r2, r6
 8005e9e:	4649      	mov	r1, r9
 8005ea0:	4640      	mov	r0, r8
 8005ea2:	47d0      	blx	sl
 8005ea4:	3001      	adds	r0, #1
 8005ea6:	d0ab      	beq.n	8005e00 <_printf_i+0x164>
 8005ea8:	6823      	ldr	r3, [r4, #0]
 8005eaa:	079b      	lsls	r3, r3, #30
 8005eac:	d413      	bmi.n	8005ed6 <_printf_i+0x23a>
 8005eae:	68e0      	ldr	r0, [r4, #12]
 8005eb0:	9b03      	ldr	r3, [sp, #12]
 8005eb2:	4298      	cmp	r0, r3
 8005eb4:	bfb8      	it	lt
 8005eb6:	4618      	movlt	r0, r3
 8005eb8:	e7a4      	b.n	8005e04 <_printf_i+0x168>
 8005eba:	2301      	movs	r3, #1
 8005ebc:	4632      	mov	r2, r6
 8005ebe:	4649      	mov	r1, r9
 8005ec0:	4640      	mov	r0, r8
 8005ec2:	47d0      	blx	sl
 8005ec4:	3001      	adds	r0, #1
 8005ec6:	d09b      	beq.n	8005e00 <_printf_i+0x164>
 8005ec8:	3501      	adds	r5, #1
 8005eca:	68e3      	ldr	r3, [r4, #12]
 8005ecc:	9903      	ldr	r1, [sp, #12]
 8005ece:	1a5b      	subs	r3, r3, r1
 8005ed0:	42ab      	cmp	r3, r5
 8005ed2:	dcf2      	bgt.n	8005eba <_printf_i+0x21e>
 8005ed4:	e7eb      	b.n	8005eae <_printf_i+0x212>
 8005ed6:	2500      	movs	r5, #0
 8005ed8:	f104 0619 	add.w	r6, r4, #25
 8005edc:	e7f5      	b.n	8005eca <_printf_i+0x22e>
 8005ede:	bf00      	nop
 8005ee0:	0800638d 	.word	0x0800638d
 8005ee4:	0800639e 	.word	0x0800639e

08005ee8 <memcpy>:
 8005ee8:	440a      	add	r2, r1
 8005eea:	4291      	cmp	r1, r2
 8005eec:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ef0:	d100      	bne.n	8005ef4 <memcpy+0xc>
 8005ef2:	4770      	bx	lr
 8005ef4:	b510      	push	{r4, lr}
 8005ef6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005efa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005efe:	4291      	cmp	r1, r2
 8005f00:	d1f9      	bne.n	8005ef6 <memcpy+0xe>
 8005f02:	bd10      	pop	{r4, pc}

08005f04 <memmove>:
 8005f04:	4288      	cmp	r0, r1
 8005f06:	b510      	push	{r4, lr}
 8005f08:	eb01 0402 	add.w	r4, r1, r2
 8005f0c:	d902      	bls.n	8005f14 <memmove+0x10>
 8005f0e:	4284      	cmp	r4, r0
 8005f10:	4623      	mov	r3, r4
 8005f12:	d807      	bhi.n	8005f24 <memmove+0x20>
 8005f14:	1e43      	subs	r3, r0, #1
 8005f16:	42a1      	cmp	r1, r4
 8005f18:	d008      	beq.n	8005f2c <memmove+0x28>
 8005f1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005f22:	e7f8      	b.n	8005f16 <memmove+0x12>
 8005f24:	4402      	add	r2, r0
 8005f26:	4601      	mov	r1, r0
 8005f28:	428a      	cmp	r2, r1
 8005f2a:	d100      	bne.n	8005f2e <memmove+0x2a>
 8005f2c:	bd10      	pop	{r4, pc}
 8005f2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005f36:	e7f7      	b.n	8005f28 <memmove+0x24>

08005f38 <_free_r>:
 8005f38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005f3a:	2900      	cmp	r1, #0
 8005f3c:	d048      	beq.n	8005fd0 <_free_r+0x98>
 8005f3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f42:	9001      	str	r0, [sp, #4]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	f1a1 0404 	sub.w	r4, r1, #4
 8005f4a:	bfb8      	it	lt
 8005f4c:	18e4      	addlt	r4, r4, r3
 8005f4e:	f000 f8d3 	bl	80060f8 <__malloc_lock>
 8005f52:	4a20      	ldr	r2, [pc, #128]	; (8005fd4 <_free_r+0x9c>)
 8005f54:	9801      	ldr	r0, [sp, #4]
 8005f56:	6813      	ldr	r3, [r2, #0]
 8005f58:	4615      	mov	r5, r2
 8005f5a:	b933      	cbnz	r3, 8005f6a <_free_r+0x32>
 8005f5c:	6063      	str	r3, [r4, #4]
 8005f5e:	6014      	str	r4, [r2, #0]
 8005f60:	b003      	add	sp, #12
 8005f62:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f66:	f000 b8cd 	b.w	8006104 <__malloc_unlock>
 8005f6a:	42a3      	cmp	r3, r4
 8005f6c:	d90b      	bls.n	8005f86 <_free_r+0x4e>
 8005f6e:	6821      	ldr	r1, [r4, #0]
 8005f70:	1862      	adds	r2, r4, r1
 8005f72:	4293      	cmp	r3, r2
 8005f74:	bf04      	itt	eq
 8005f76:	681a      	ldreq	r2, [r3, #0]
 8005f78:	685b      	ldreq	r3, [r3, #4]
 8005f7a:	6063      	str	r3, [r4, #4]
 8005f7c:	bf04      	itt	eq
 8005f7e:	1852      	addeq	r2, r2, r1
 8005f80:	6022      	streq	r2, [r4, #0]
 8005f82:	602c      	str	r4, [r5, #0]
 8005f84:	e7ec      	b.n	8005f60 <_free_r+0x28>
 8005f86:	461a      	mov	r2, r3
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	b10b      	cbz	r3, 8005f90 <_free_r+0x58>
 8005f8c:	42a3      	cmp	r3, r4
 8005f8e:	d9fa      	bls.n	8005f86 <_free_r+0x4e>
 8005f90:	6811      	ldr	r1, [r2, #0]
 8005f92:	1855      	adds	r5, r2, r1
 8005f94:	42a5      	cmp	r5, r4
 8005f96:	d10b      	bne.n	8005fb0 <_free_r+0x78>
 8005f98:	6824      	ldr	r4, [r4, #0]
 8005f9a:	4421      	add	r1, r4
 8005f9c:	1854      	adds	r4, r2, r1
 8005f9e:	42a3      	cmp	r3, r4
 8005fa0:	6011      	str	r1, [r2, #0]
 8005fa2:	d1dd      	bne.n	8005f60 <_free_r+0x28>
 8005fa4:	681c      	ldr	r4, [r3, #0]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	6053      	str	r3, [r2, #4]
 8005faa:	4421      	add	r1, r4
 8005fac:	6011      	str	r1, [r2, #0]
 8005fae:	e7d7      	b.n	8005f60 <_free_r+0x28>
 8005fb0:	d902      	bls.n	8005fb8 <_free_r+0x80>
 8005fb2:	230c      	movs	r3, #12
 8005fb4:	6003      	str	r3, [r0, #0]
 8005fb6:	e7d3      	b.n	8005f60 <_free_r+0x28>
 8005fb8:	6825      	ldr	r5, [r4, #0]
 8005fba:	1961      	adds	r1, r4, r5
 8005fbc:	428b      	cmp	r3, r1
 8005fbe:	bf04      	itt	eq
 8005fc0:	6819      	ldreq	r1, [r3, #0]
 8005fc2:	685b      	ldreq	r3, [r3, #4]
 8005fc4:	6063      	str	r3, [r4, #4]
 8005fc6:	bf04      	itt	eq
 8005fc8:	1949      	addeq	r1, r1, r5
 8005fca:	6021      	streq	r1, [r4, #0]
 8005fcc:	6054      	str	r4, [r2, #4]
 8005fce:	e7c7      	b.n	8005f60 <_free_r+0x28>
 8005fd0:	b003      	add	sp, #12
 8005fd2:	bd30      	pop	{r4, r5, pc}
 8005fd4:	200000bc 	.word	0x200000bc

08005fd8 <_malloc_r>:
 8005fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fda:	1ccd      	adds	r5, r1, #3
 8005fdc:	f025 0503 	bic.w	r5, r5, #3
 8005fe0:	3508      	adds	r5, #8
 8005fe2:	2d0c      	cmp	r5, #12
 8005fe4:	bf38      	it	cc
 8005fe6:	250c      	movcc	r5, #12
 8005fe8:	2d00      	cmp	r5, #0
 8005fea:	4606      	mov	r6, r0
 8005fec:	db01      	blt.n	8005ff2 <_malloc_r+0x1a>
 8005fee:	42a9      	cmp	r1, r5
 8005ff0:	d903      	bls.n	8005ffa <_malloc_r+0x22>
 8005ff2:	230c      	movs	r3, #12
 8005ff4:	6033      	str	r3, [r6, #0]
 8005ff6:	2000      	movs	r0, #0
 8005ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ffa:	f000 f87d 	bl	80060f8 <__malloc_lock>
 8005ffe:	4921      	ldr	r1, [pc, #132]	; (8006084 <_malloc_r+0xac>)
 8006000:	680a      	ldr	r2, [r1, #0]
 8006002:	4614      	mov	r4, r2
 8006004:	b99c      	cbnz	r4, 800602e <_malloc_r+0x56>
 8006006:	4f20      	ldr	r7, [pc, #128]	; (8006088 <_malloc_r+0xb0>)
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	b923      	cbnz	r3, 8006016 <_malloc_r+0x3e>
 800600c:	4621      	mov	r1, r4
 800600e:	4630      	mov	r0, r6
 8006010:	f000 f862 	bl	80060d8 <_sbrk_r>
 8006014:	6038      	str	r0, [r7, #0]
 8006016:	4629      	mov	r1, r5
 8006018:	4630      	mov	r0, r6
 800601a:	f000 f85d 	bl	80060d8 <_sbrk_r>
 800601e:	1c43      	adds	r3, r0, #1
 8006020:	d123      	bne.n	800606a <_malloc_r+0x92>
 8006022:	230c      	movs	r3, #12
 8006024:	6033      	str	r3, [r6, #0]
 8006026:	4630      	mov	r0, r6
 8006028:	f000 f86c 	bl	8006104 <__malloc_unlock>
 800602c:	e7e3      	b.n	8005ff6 <_malloc_r+0x1e>
 800602e:	6823      	ldr	r3, [r4, #0]
 8006030:	1b5b      	subs	r3, r3, r5
 8006032:	d417      	bmi.n	8006064 <_malloc_r+0x8c>
 8006034:	2b0b      	cmp	r3, #11
 8006036:	d903      	bls.n	8006040 <_malloc_r+0x68>
 8006038:	6023      	str	r3, [r4, #0]
 800603a:	441c      	add	r4, r3
 800603c:	6025      	str	r5, [r4, #0]
 800603e:	e004      	b.n	800604a <_malloc_r+0x72>
 8006040:	6863      	ldr	r3, [r4, #4]
 8006042:	42a2      	cmp	r2, r4
 8006044:	bf0c      	ite	eq
 8006046:	600b      	streq	r3, [r1, #0]
 8006048:	6053      	strne	r3, [r2, #4]
 800604a:	4630      	mov	r0, r6
 800604c:	f000 f85a 	bl	8006104 <__malloc_unlock>
 8006050:	f104 000b 	add.w	r0, r4, #11
 8006054:	1d23      	adds	r3, r4, #4
 8006056:	f020 0007 	bic.w	r0, r0, #7
 800605a:	1ac2      	subs	r2, r0, r3
 800605c:	d0cc      	beq.n	8005ff8 <_malloc_r+0x20>
 800605e:	1a1b      	subs	r3, r3, r0
 8006060:	50a3      	str	r3, [r4, r2]
 8006062:	e7c9      	b.n	8005ff8 <_malloc_r+0x20>
 8006064:	4622      	mov	r2, r4
 8006066:	6864      	ldr	r4, [r4, #4]
 8006068:	e7cc      	b.n	8006004 <_malloc_r+0x2c>
 800606a:	1cc4      	adds	r4, r0, #3
 800606c:	f024 0403 	bic.w	r4, r4, #3
 8006070:	42a0      	cmp	r0, r4
 8006072:	d0e3      	beq.n	800603c <_malloc_r+0x64>
 8006074:	1a21      	subs	r1, r4, r0
 8006076:	4630      	mov	r0, r6
 8006078:	f000 f82e 	bl	80060d8 <_sbrk_r>
 800607c:	3001      	adds	r0, #1
 800607e:	d1dd      	bne.n	800603c <_malloc_r+0x64>
 8006080:	e7cf      	b.n	8006022 <_malloc_r+0x4a>
 8006082:	bf00      	nop
 8006084:	200000bc 	.word	0x200000bc
 8006088:	200000c0 	.word	0x200000c0

0800608c <_realloc_r>:
 800608c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800608e:	4607      	mov	r7, r0
 8006090:	4614      	mov	r4, r2
 8006092:	460e      	mov	r6, r1
 8006094:	b921      	cbnz	r1, 80060a0 <_realloc_r+0x14>
 8006096:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800609a:	4611      	mov	r1, r2
 800609c:	f7ff bf9c 	b.w	8005fd8 <_malloc_r>
 80060a0:	b922      	cbnz	r2, 80060ac <_realloc_r+0x20>
 80060a2:	f7ff ff49 	bl	8005f38 <_free_r>
 80060a6:	4625      	mov	r5, r4
 80060a8:	4628      	mov	r0, r5
 80060aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060ac:	f000 f830 	bl	8006110 <_malloc_usable_size_r>
 80060b0:	42a0      	cmp	r0, r4
 80060b2:	d20f      	bcs.n	80060d4 <_realloc_r+0x48>
 80060b4:	4621      	mov	r1, r4
 80060b6:	4638      	mov	r0, r7
 80060b8:	f7ff ff8e 	bl	8005fd8 <_malloc_r>
 80060bc:	4605      	mov	r5, r0
 80060be:	2800      	cmp	r0, #0
 80060c0:	d0f2      	beq.n	80060a8 <_realloc_r+0x1c>
 80060c2:	4631      	mov	r1, r6
 80060c4:	4622      	mov	r2, r4
 80060c6:	f7ff ff0f 	bl	8005ee8 <memcpy>
 80060ca:	4631      	mov	r1, r6
 80060cc:	4638      	mov	r0, r7
 80060ce:	f7ff ff33 	bl	8005f38 <_free_r>
 80060d2:	e7e9      	b.n	80060a8 <_realloc_r+0x1c>
 80060d4:	4635      	mov	r5, r6
 80060d6:	e7e7      	b.n	80060a8 <_realloc_r+0x1c>

080060d8 <_sbrk_r>:
 80060d8:	b538      	push	{r3, r4, r5, lr}
 80060da:	4d06      	ldr	r5, [pc, #24]	; (80060f4 <_sbrk_r+0x1c>)
 80060dc:	2300      	movs	r3, #0
 80060de:	4604      	mov	r4, r0
 80060e0:	4608      	mov	r0, r1
 80060e2:	602b      	str	r3, [r5, #0]
 80060e4:	f7fb faae 	bl	8001644 <_sbrk>
 80060e8:	1c43      	adds	r3, r0, #1
 80060ea:	d102      	bne.n	80060f2 <_sbrk_r+0x1a>
 80060ec:	682b      	ldr	r3, [r5, #0]
 80060ee:	b103      	cbz	r3, 80060f2 <_sbrk_r+0x1a>
 80060f0:	6023      	str	r3, [r4, #0]
 80060f2:	bd38      	pop	{r3, r4, r5, pc}
 80060f4:	20000704 	.word	0x20000704

080060f8 <__malloc_lock>:
 80060f8:	4801      	ldr	r0, [pc, #4]	; (8006100 <__malloc_lock+0x8>)
 80060fa:	f000 b811 	b.w	8006120 <__retarget_lock_acquire_recursive>
 80060fe:	bf00      	nop
 8006100:	2000070c 	.word	0x2000070c

08006104 <__malloc_unlock>:
 8006104:	4801      	ldr	r0, [pc, #4]	; (800610c <__malloc_unlock+0x8>)
 8006106:	f000 b80c 	b.w	8006122 <__retarget_lock_release_recursive>
 800610a:	bf00      	nop
 800610c:	2000070c 	.word	0x2000070c

08006110 <_malloc_usable_size_r>:
 8006110:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006114:	1f18      	subs	r0, r3, #4
 8006116:	2b00      	cmp	r3, #0
 8006118:	bfbc      	itt	lt
 800611a:	580b      	ldrlt	r3, [r1, r0]
 800611c:	18c0      	addlt	r0, r0, r3
 800611e:	4770      	bx	lr

08006120 <__retarget_lock_acquire_recursive>:
 8006120:	4770      	bx	lr

08006122 <__retarget_lock_release_recursive>:
 8006122:	4770      	bx	lr

08006124 <_init>:
 8006124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006126:	bf00      	nop
 8006128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800612a:	bc08      	pop	{r3}
 800612c:	469e      	mov	lr, r3
 800612e:	4770      	bx	lr

08006130 <_fini>:
 8006130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006132:	bf00      	nop
 8006134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006136:	bc08      	pop	{r3}
 8006138:	469e      	mov	lr, r3
 800613a:	4770      	bx	lr
