REM @echo off
REM Define Device Id Vayu - 55 - choosen random value will be updated
REM Device ID & CPU ID should be in sync with SBL. Refer SBL user guide for values
set Dev_ID=55
set MPU_CPU0_ID=0
set MPU_CPU1_ID=1
set IPU1_CPU0_ID=2
set IPU1_CPU1_ID=3
set IPU1_CPU_SMP_ID=4
set IPU2_CPU0_ID=5
set IPU2_CPU1_ID=6
set IPU2_CPU_SMP_ID=7
set DSP1_ID=8
set DSP2_ID=9
set EVE1_ID=10
set EVE2_ID=11
set EVE3_ID=12
set EVE4_ID=13
set MPU_SMP_ID=14

REM Define Output file path
set Out_Path=C:\ti\starterware\binary\sbl_multicore_app\

IF NOT EXIST %Out_Path%\ mkdir %Out_Path%

REM Define Input file paths; To skip the core leave it blank
set App_MPU_CPU0=C:\ti\starterware\binary\sbl_multicore_mbx\bin\tda2xx\sbl_multicore_mbx_a15host_release.xa15fg
set App_MPU_CPU1=C:\ti\starterware\binary\sbl_multicore_mbx_1\bin\tda2xx\sbl_multicore_mbx_1_a15host_release.xa15fg
REM App_MPU_SMP is to define MPU SMP application
set APP_MPU_SMP=
set App_IPU1_CPU0=C:\ti\starterware\binary\sbl_multicore_mbx\bin\tda2xx\sbl_multicore_mbx_m4_release.xem4
set App_IPU1_CPU1=C:\ti\starterware\binary\sbl_multicore_mbx_1\bin\tda2xx\sbl_multicore_mbx_1_m4_release.xem4
REM App_IPU1_CPU_SMP is to define the IPU SMP application
set App_IPU1_CPU_SMP=
set App_IPU2_CPU0=C:\ti\starterware\binary\sbl_multicore_mbx_2\bin\tda2xx\sbl_multicore_mbx_2_m4_release.xem4
set App_IPU2_CPU1=C:\ti\starterware\binary\sbl_multicore_mbx_3\bin\tda2xx\sbl_multicore_mbx_3_m4_release.xem4
REM App_IPU2_CPU_SMP is to define the IPU SMP application
set App_IPU2_CPU_SMP=
set App_DSP1=C:\ti\starterware\binary\sbl_multicore_mbx\bin\tda2xx\sbl_multicore_mbx_c66x_release.xe66
set App_DSP2=C:\ti\starterware\binary\sbl_multicore_mbx_1\bin\tda2xx\sbl_multicore_mbx_1_c66x_release.xe66
set App_EVE1=C:\ti\starterware\bootloader\prebuild_binaries\sbl_multicore_eve_1\tda2xx\sbl_multicore_eve_1.out
set App_EVE2=
set App_EVE3=
set App_EVE4=

if defined App_MPU_CPU0 (
set MPU_CPU0=%MPU_CPU0_ID%
set image_gen=1
set App_MPU_CPU0_RPRC=%App_MPU_CPU0%.rprc )
if defined App_MPU_CPU0 (
"out2rprc\out2rprc.exe" %App_MPU_CPU0% %App_MPU_CPU0_RPRC% )

if defined App_MPU_CPU1 (
set MPU_CPU1=%MPU_CPU1_ID%
set image_gen=1
set App_MPU_CPU1_RPRC=%App_MPU_CPU1%.rprc )
if defined App_MPU_CPU1 (
"out2rprc\out2rprc.exe" %App_MPU_CPU1% %App_MPU_CPU1_RPRC% )

if defined APP_MPU_SMP (
set MPU_SMP=%MPU_SMP_ID%
set image_gen=1
set App_MPU_SMP_RPRC=%APP_MPU_SMP%.rprc )
if defined APP_MPU_SMP (
"out2rprc\out2rprc.exe" %APP_MPU_SMP% %App_MPU_SMP_RPRC% )

if defined App_IPU1_CPU0 (
set IPU1_CPU0=%IPU1_CPU0_ID%
set image_gen=1
set App_IPU1_CPU0_RPRC=%App_IPU1_CPU0%.rprc )
if defined App_IPU1_CPU0 (
"out2rprc\out2rprc.exe" %App_IPU1_CPU0% %App_IPU1_CPU0_RPRC% )

if defined App_IPU1_CPU1 (
set IPU1_CPU1=%IPU1_CPU1_ID%
set image_gen=1
set App_IPU1_CPU1_RPRC=%App_IPU1_CPU1%.rprc )
if defined App_IPU1_CPU1 (
"out2rprc\out2rprc.exe" %App_IPU1_CPU1% %App_IPU1_CPU1_RPRC% )

if defined App_IPU1_CPU_SMP (
set IPU1_CPU_SMP=%IPU1_CPU_SMP_ID%
set image_gen=1
set App_IPU1_CPU_SMP_RPRC=%App_IPU1_CPU_SMP%.rprc )
if defined App_IPU1_CPU_SMP (
"out2rprc\out2rprc.exe" %App_IPU1_CPU_SMP% %App_IPU1_CPU_SMP_RPRC% )

if defined App_IPU2_CPU0 (
set IPU2_CPU0=%IPU2_CPU0_ID%
set image_gen=1
set App_IPU2_CPU0_RPRC=%App_IPU2_CPU0%.rprc )
if defined App_IPU2_CPU0 (
"out2rprc\out2rprc.exe" %App_IPU2_CPU0% %App_IPU2_CPU0_RPRC% )

if defined App_IPU2_CPU1 (
set IPU2_CPU1=%IPU2_CPU1_ID%
set image_gen=1
set App_IPU2_CPU1_RPRC=%App_IPU2_CPU1%.rprc )
if defined App_IPU2_CPU1 (
"out2rprc\out2rprc.exe" %App_IPU2_CPU1% %App_IPU2_CPU1_RPRC% )

if defined App_IPU2_CPU_SMP (
set IPU2_CPU_SMP=%IPU2_CPU_SMP_ID%
set image_gen=1
set App_IPU2_CPU_SMP_RPRC=%App_IPU2_CPU_SMP%.rprc )
if defined App_IPU2_CPU_SMP (
"out2rprc\out2rprc.exe" %App_IPU2_CPU_SMP% %App_IPU2_CPU_SMP_RPRC% )

if defined App_DSP1 (
set DSP1_CPU=%DSP1_ID%
set image_gen=1
set App_DSP1_RPRC=%App_DSP1%.rprc )
if defined App_DSP1 (
"out2rprc\out2rprc.exe" %App_DSP1% %App_DSP1_RPRC% )

if defined App_DSP2 (
set DSP2_CPU=%DSP2_ID%
set image_gen=1
set App_DSP2_RPRC=%App_DSP2%.rprc )
if defined App_DSP2 (
"out2rprc\out2rprc.exe" %App_DSP2% %App_DSP2_RPRC% )

if defined App_EVE1 (
set EVE1_CPU=%EVE1_ID%
set image_gen=1
set App_EVE1_RPRC=%App_EVE1%.rprc )
if defined App_EVE1 (
"out2rprc\out2rprc.exe" %App_EVE1% %App_EVE1_RPRC% )

if defined App_EVE2 (
set EVE2_CPU=%EVE2_ID%
set image_gen=1
set App_EVE2_RPRC=%App_EVE2%.rprc )
if defined App_EVE2 (
"out2rprc\out2rprc.exe" %App_EVE2% %App_EVE2_RPRC% )

if defined App_EVE3 (
set EVE3_CPU=%EVE3_ID%
set image_gen=1
set App_EVE3_RPRC=%App_EVE3%.rprc )
if defined App_EVE3 (
"out2rprc\out2rprc.exe" %App_EVE3% %App_EVE3_RPRC% )

if defined App_EVE4 (
set EVE4_CPU=%EVE4_ID%
set image_gen=1
set App_EVE4_RPRC=%App_EVE4%.rprc )
if defined App_EVE4 (
"out2rprc\out2rprc.exe" %App_EVE4% %App_EVE4_RPRC% )

REM ImageGen 
if defined image_gen (

REM Gerating MulticoreImage Gen
"multicore_image_generator\MulticoreImageGen.exe" LE %Dev_ID% %Out_Path%\AppImage_LE %MPU_CPU0% %App_MPU_CPU0_RPRC%  %MPU_CPU1% %App_MPU_CPU1_RPRC% %MPU_SMP% %App_MPU_SMP_RPRC% %IPU1_CPU0% %App_IPU1_CPU0_RPRC% %IPU1_CPU1% %App_IPU1_CPU1_RPRC% %IPU1_CPU_SMP% %IPU1_CPU_SMP_RPRC% %IPU2_CPU0% %App_IPU2_CPU0_RPRC% %IPU2_CPU1% %App_IPU2_CPU1_RPRC% %IPU2_CPU_SMP% %IPU2_CPU_SMP_RPRC% %DSP1_CPU% %App_DSP1_RPRC% %DSP2_CPU% %App_DSP2_RPRC% %EVE1_CPU% %App_EVE1_RPRC% %EVE2_CPU% %App_EVE2_RPRC% %EVE3_CPU% %App_EVE3_RPRC% %EVE4_CPU% %App_EVE4_RPRC%

"multicore_image_generator\MulticoreImageGen.exe" BE %Dev_ID% %Out_Path%\AppImage_BE %MPU_CPU0% %App_MPU_CPU0_RPRC%  %MPU_CPU1% %App_MPU_CPU1_RPRC% %MPU_SMP% %App_MPU_SMP_RPRC% %IPU1_CPU0% %App_IPU1_CPU0_RPRC% %IPU1_CPU1% %App_IPU1_CPU1_RPRC% %IPU1_CPU_SMP% %IPU1_CPU_SMP_RPRC% %IPU2_CPU0% %App_IPU2_CPU0_RPRC% %IPU2_CPU1% %App_IPU2_CPU1_RPRC% %IPU2_CPU_SMP% %IPU2_CPU_SMP_RPRC% %DSP1_CPU% %App_DSP1_RPRC% %DSP2_CPU% %App_DSP2_RPRC% %EVE1_CPU% %App_EVE1_RPRC% %EVE2_CPU% %App_EVE2_RPRC% %EVE3_CPU% %App_EVE3_RPRC% %EVE4_CPU% %App_EVE4_RPRC%
)
pause