<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;16.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">AMDGPUInstructionSelector.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This file implements the targeting of the InstructionSelector class for <a class="el" href="namespaceAMDGPU.html">AMDGPU</a>.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPUInstructionSelector_8h_source.html">AMDGPUInstructionSelector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUGlobalISelUtils_8h_source.html">AMDGPUGlobalISelUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUTargetMachine_8h_source.html">AMDGPUTargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIMachineFunctionInfo_8h_source.html">SIMachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUBaseInfo_8h_source.html">Utils/AMDGPUBaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GISelKnownBits_8h_source.html">llvm/CodeGen/GlobalISel/GISelKnownBits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InstructionSelectorImpl_8h_source.html">llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MIPatternMatch_8h_source.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineIRBuilder_8h_source.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DiagnosticInfo_8h_source.html">llvm/IR/DiagnosticInfo.h</a>&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</code><br />
<code>#include &lt;optional&gt;</code><br />
<code>#include &quot;AMDGPUGenGlobalISel.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPUInstructionSelector.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUInstructionSelector_8cpp__incl.png" border="0" usemap="#alib_2Target_2AMDGPU_2AMDGPUInstructionSelector_8cpp" alt=""/></div>
<map name="alib_2Target_2AMDGPU_2AMDGPUInstructionSelector_8cpp" id="alib_2Target_2AMDGPU_2AMDGPUInstructionSelector_8cpp">
<area shape="rect" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="1677,5,1939,46"/>
<area shape="rect" href="AMDGPUInstructionSelector_8h.html" title="This file declares the targeting of the InstructionSelector class for AMDGPU." alt="" coords="1846,279,2045,305"/>
<area shape="poly" title=" " alt="" coords="1851,44,1881,65,1906,92,1928,136,1940,184,1947,228,1948,264,1943,265,1941,229,1935,185,1923,138,1902,96,1877,69,1848,49"/>
<area shape="rect" title=" " alt="" coords="2132,685,2199,710"/>
<area shape="poly" title=" " alt="" coords="1677,29,1241,32,966,39,686,53,425,74,310,89,209,106,125,125,61,148,38,161,21,174,11,187,8,202,8,551,12,560,27,569,84,586,173,602,291,617,590,641,942,660,1309,674,1653,684,2117,693,2117,698,1653,689,1309,680,942,666,590,647,290,622,173,608,82,592,24,574,9,563,3,552,3,201,7,185,18,170,35,156,59,143,123,120,208,100,309,84,425,69,685,48,966,34,1241,26,1677,23"/>
<area shape="rect" title=" " alt="" coords="1910,368,2095,393"/>
<area shape="poly" title=" " alt="" coords="1858,44,1897,65,1935,92,1981,134,2014,171,2038,213,2060,271,2064,292,2060,313,2047,338,2030,358,2025,355,2042,335,2055,311,2059,292,2055,272,2033,215,2009,174,1977,138,1932,96,1894,69,1855,49"/>
<area shape="rect" href="AMDGPU_8h.html" title=" " alt="" coords="2482,279,2574,305"/>
<area shape="poly" title=" " alt="" coords="1939,30,2092,39,2254,52,2391,70,2438,80,2465,92,2484,110,2498,131,2517,178,2527,225,2531,264,2525,264,2522,225,2512,179,2493,133,2480,113,2463,96,2437,85,2390,75,2254,57,2091,44,1939,35"/>
<area shape="rect" href="AMDGPUGlobalISelUtils_8h.html" title=" " alt="" coords="94,368,272,393"/>
<area shape="poly" title=" " alt="" coords="1677,32,1392,40,1048,53,740,72,631,84,566,97,507,122,450,154,396,190,346,228,261,302,205,359,201,355,257,298,342,224,393,186,447,149,505,117,565,91,630,78,740,67,1048,48,1392,35,1677,27"/>
<area shape="rect" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs." alt="" coords="2194,190,2334,216"/>
<area shape="poly" title=" " alt="" coords="1940,44,2021,63,2102,92,2142,111,2180,134,2240,178,2237,183,2177,139,2139,116,2100,96,2020,69,1939,49"/>
<area shape="rect" href="AMDGPUBaseInfo_8h.html" title=" " alt="" coords="2453,456,2627,482"/>
<area shape="poly" title=" " alt="" coords="1940,35,2036,51,2142,79,2197,98,2250,121,2300,148,2347,181,2396,223,2430,261,2493,359,2516,402,2533,441,2528,443,2511,404,2488,361,2426,264,2393,226,2344,185,2297,153,2247,126,2195,103,2141,84,2035,57,1939,40"/>
<area shape="rect" href="AMDGPURegisterBankInfo_8h.html" title="This file declares the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="383,279,575,305"/>
<area shape="poly" title=" " alt="" coords="1677,31,1403,36,1075,46,919,55,784,66,681,80,646,88,623,96,598,113,576,132,538,179,510,226,491,266,486,264,505,224,534,176,572,129,595,108,620,92,644,83,680,74,784,61,919,50,1075,41,1403,30,1677,25"/>
<area shape="rect" href="AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codegen targets." alt="" coords="2621,190,2798,216"/>
<area shape="poly" title=" " alt="" coords="1939,29,2092,38,2262,50,2419,68,2483,79,2532,91,2576,110,2618,133,2685,179,2682,183,2615,137,2574,115,2530,97,2481,84,2418,73,2261,56,2091,43,1939,35"/>
<area shape="rect" href="SIMachineFunctionInfo_8h.html" title=" " alt="" coords="3148,102,3314,127"/>
<area shape="poly" title=" " alt="" coords="1939,32,3133,104,3132,110,1939,38"/>
<area shape="rect" href="GISelKnownBits_8h.html" title="Provides analysis for querying information about KnownBits during GISel passes." alt="" coords="1381,271,1550,312"/>
<area shape="poly" title=" " alt="" coords="1758,49,1714,70,1670,96,1617,137,1568,182,1493,262,1489,258,1564,178,1614,133,1666,92,1711,65,1756,44"/>
<area shape="rect" href="InstructionSelectorImpl_8h.html" title=" " alt="" coords="798,271,968,312"/>
<area shape="poly" title=" " alt="" coords="1714,49,1514,97,1201,189,955,269,953,264,1200,184,1513,91,1713,44"/>
<area shape="rect" href="MIPatternMatch_8h.html" title="Contains matchers for matching SSA Machine Instructions." alt="" coords="1724,94,1892,135"/>
<area shape="poly" title=" " alt="" coords="1811,47,1811,79,1805,79,1805,47"/>
<area shape="rect" href="MachineIRBuilder_8h.html" title="This file declares the MachineIRBuilder class." alt="" coords="1104,271,1272,312"/>
<area shape="poly" title=" " alt="" coords="1746,49,1612,96,1404,187,1240,267,1238,262,1402,182,1610,92,1744,44"/>
<area shape="rect" href="MachineFrameInfo_8h.html" title=" " alt="" coords="1590,360,1784,401"/>
<area shape="poly" title=" " alt="" coords="1766,49,1737,69,1714,95,1700,126,1689,160,1679,229,1679,293,1684,345,1678,345,1673,293,1674,228,1684,159,1695,125,1710,93,1734,65,1763,44"/>
<area shape="rect" href="DiagnosticInfo_8h.html" title=" " alt="" coords="699,456,861,482"/>
<area shape="poly" title=" " alt="" coords="1677,36,1386,54,1215,69,1044,87,888,109,760,136,710,151,673,168,650,184,643,202,643,293,644,350,651,373,667,399,697,427,732,447,730,452,694,432,663,402,647,375,639,351,637,293,637,201,646,181,671,163,709,146,758,131,887,104,1044,82,1214,63,1386,49,1677,30"/>
<area shape="rect" title=" " alt="" coords="3338,102,3529,127"/>
<area shape="poly" title=" " alt="" coords="1939,24,2195,28,2539,37,2930,57,3130,72,3326,91,3359,96,3358,101,3325,97,3130,78,2930,63,2539,43,2195,33,1939,30"/>
<area shape="rect" href="InstructionSelector_8h.html" title=" " alt="" coords="1347,360,1515,401"/>
<area shape="poly" title=" " alt="" coords="1873,308,1530,365,1529,360,1872,303"/>
<area shape="rect" href="InstrTypes_8h.html" title=" " alt="" coords="1752,456,1891,482"/>
<area shape="poly" title=" " alt="" coords="1939,306,1900,362,1840,446,1836,443,1895,358,1935,303"/>
<area shape="poly" title=" " alt="" coords="1956,303,1989,354,1985,357,1951,306"/>
<area shape="rect" href="DenseMap_8h.html" title="This file defines the DenseMap class." alt="" coords="1522,456,1676,482"/>
<area shape="poly" title=" " alt="" coords="1470,399,1563,447,1561,451,1468,404"/>
<area shape="rect" title=" " alt="" coords="1179,537,1256,563"/>
<area shape="poly" title=" " alt="" coords="1434,401,1429,446,1421,470,1407,491,1377,515,1342,532,1305,543,1271,549,1270,543,1304,537,1340,527,1374,511,1403,488,1416,468,1424,444,1429,401"/>
<area shape="poly" title=" " alt="" coords="1444,400,1471,443,1511,487,1578,542,1636,578,1698,605,1781,634,1872,659,1965,676,2050,686,2118,691,2118,697,2050,691,1965,681,1871,664,1779,639,1696,610,1633,583,1575,546,1507,491,1467,446,1439,403"/>
<area shape="rect" title=" " alt="" coords="1885,537,1937,563"/>
<area shape="poly" title=" " alt="" coords="1653,480,1871,534,1870,539,1652,485"/>
<area shape="poly" title=" " alt="" coords="1784,485,1750,499,1720,517,1709,528,1703,538,1702,550,1707,561,1735,585,1777,606,1830,626,1891,643,2015,670,2118,687,2117,692,2014,675,1889,648,1829,631,1775,611,1732,589,1703,565,1697,551,1698,537,1705,524,1716,513,1748,494,1782,480"/>
<area shape="rect" href="ArrayRef_8h.html" title=" " alt="" coords="1718,537,1861,563"/>
<area shape="poly" title=" " alt="" coords="1819,483,1802,524,1797,522,1814,481"/>
<area shape="rect" href="CallingConv_8h.html" title=" " alt="" coords="2202,537,2350,563"/>
<area shape="poly" title=" " alt="" coords="1892,480,2192,532,2191,537,1891,485"/>
<area shape="rect" title=" " alt="" coords="2078,611,2128,637"/>
<area shape="poly" title=" " alt="" coords="1843,561,2064,611,2062,616,1842,566"/>
<area shape="rect" href="PassManager_8h.html" title="This header defines various interfaces for pass management in LLVM." alt="" coords="2171,368,2328,393"/>
<area shape="poly" title=" " alt="" coords="2489,308,2303,365,2302,360,2488,303"/>
<area shape="rect" href="Pass_8h.html" title=" " alt="" coords="2744,368,2835,393"/>
<area shape="poly" title=" " alt="" coords="2565,303,2586,309,2733,357,2740,360,2738,365,2731,363,2585,315,2564,308"/>
<area shape="rect" href="CodeGen_8h.html" title=" " alt="" coords="2555,368,2720,393"/>
<area shape="poly" title=" " alt="" coords="2545,303,2612,356,2609,360,2542,307"/>
<area shape="poly" title=" " alt="" coords="2170,395,2108,403,1740,451,1691,458,1690,453,1740,446,2108,398,2170,390"/>
<area shape="poly" title=" " alt="" coords="2244,395,2209,442,2184,469,2153,492,2102,515,2057,524,2010,529,1951,540,1950,534,2009,524,2056,519,2100,510,2151,487,2180,465,2205,439,2240,392"/>
<area shape="poly" title=" " alt="" coords="2682,391,2784,423,2901,467,2952,491,2990,516,3011,540,3012,553,3006,565,2970,579,2894,595,2664,633,2214,693,2213,688,2664,627,2893,590,2969,574,3002,561,3007,552,3006,542,2987,520,2949,496,2899,472,2782,428,2680,396"/>
<area shape="poly" title=" " alt="" coords="263,391,320,398,402,403,505,404,744,404,866,407,981,414,1082,426,1161,446,1178,456,1189,467,1199,478,1214,487,1308,516,1390,530,1464,533,1535,530,1683,520,1770,522,1870,535,1869,540,1769,527,1683,525,1535,535,1464,539,1389,536,1307,521,1212,492,1196,482,1185,471,1175,460,1159,451,1081,431,981,419,866,412,744,410,505,409,402,408,320,403,262,396"/>
<area shape="poly" title=" " alt="" coords="263,391,320,398,398,403,494,405,719,407,835,410,943,416,1038,428,1113,446,1131,456,1143,467,1154,478,1170,487,1214,499,1273,510,1417,526,1571,537,1703,543,1703,549,1571,542,1417,532,1272,515,1213,504,1168,492,1151,482,1139,471,1128,460,1111,451,1037,433,943,422,834,415,719,412,494,410,397,408,320,403,262,396"/>
<area shape="rect" href="Register_8h.html" title=" " alt="" coords="1226,456,1393,482"/>
<area shape="poly" title=" " alt="" coords="245,391,291,398,430,411,548,418,749,421,950,425,1068,432,1207,446,1238,450,1237,456,1206,451,1067,437,950,430,749,427,548,424,430,417,290,403,244,396"/>
<area shape="poly" title=" " alt="" coords="2288,214,2328,238,2371,269,2418,314,2461,362,2525,442,2521,446,2457,365,2414,318,2368,273,2325,242,2286,219"/>
<area shape="poly" title=" " alt="" coords="2453,484,2384,492,2264,503,2168,510,2073,519,1952,540,1951,534,2072,514,2168,504,2263,498,2384,487,2452,479"/>
<area shape="poly" title=" " alt="" coords="2452,478,1271,548,1271,543,2452,473"/>
<area shape="poly" title=" " alt="" coords="2563,480,2588,496,2611,517,2624,541,2623,553,2617,565,2591,578,2544,589,2410,606,2261,617,2143,624,2143,618,2260,612,2410,601,2543,584,2589,573,2613,561,2618,552,2619,542,2607,521,2585,501,2560,485"/>
<area shape="poly" title=" " alt="" coords="2500,485,2331,535,2329,530,2499,480"/>
<area shape="rect" href="SIDefines_8h.html" title=" " alt="" coords="2678,537,2768,563"/>
<area shape="poly" title=" " alt="" coords="2569,480,2682,529,2680,534,2567,485"/>
<area shape="rect" href="FloatingPointMode_8h.html" title="Utilities for dealing with flags related to floating point properties and mode controls." alt="" coords="2792,537,2992,563"/>
<area shape="poly" title=" " alt="" coords="2595,480,2824,531,2823,536,2594,485"/>
<area shape="rect" href="Alignment_8h.html" title=" " alt="" coords="1960,537,2128,563"/>
<area shape="poly" title=" " alt="" coords="2464,485,2135,537,2134,532,2463,480"/>
<area shape="rect" title=" " alt="" coords="2374,537,2602,563"/>
<area shape="poly" title=" " alt="" coords="2534,484,2506,526,2502,524,2530,481"/>
<area shape="rect" href="raw__ostream_8h.html" title=" " alt="" coords="2859,611,3043,637"/>
<area shape="poly" title=" " alt="" coords="2904,562,2934,598,2930,601,2900,565"/>
<area shape="poly" title=" " alt="" coords="2859,638,2840,639,2214,695,2213,690,2840,634,2858,632"/>
<area shape="poly" title=" " alt="" coords="2047,563,2051,598,2058,617,2067,635,2092,658,2120,676,2118,680,2088,663,2063,638,2053,619,2046,599,2042,564"/>
<area shape="poly" title=" " alt="" coords="439,308,394,324,353,347,338,359,329,372,328,385,337,399,355,410,388,420,486,434,615,441,760,444,1039,444,1207,446,1237,450,1236,456,1206,451,1039,449,760,449,614,446,485,439,387,425,353,415,333,403,323,386,324,370,334,355,350,342,392,319,437,303"/>
<area shape="rect" href="SmallSet_8h.html" title="This file defines the SmallSet class." alt="" coords="956,456,1100,482"/>
<area shape="poly" title=" " alt="" coords="382,298,296,304,207,315,130,334,102,347,83,362,75,381,77,390,83,399,100,409,130,418,219,431,335,439,467,443,721,444,873,446,941,453,941,459,873,451,721,449,467,448,335,445,218,437,129,423,98,414,79,403,72,392,70,380,79,358,99,342,129,329,206,310,296,299,382,293"/>
<area shape="rect" href="MachineBasicBlock_8h.html" title=" " alt="" coords="889,360,1079,401"/>
<area shape="poly" title=" " alt="" coords="552,303,875,357,874,362,551,308"/>
<area shape="rect" href="RegisterBankInfo_8h.html" title=" " alt="" coords="677,360,864,401"/>
<area shape="poly" title=" " alt="" coords="521,303,691,353,690,358,519,308"/>
<area shape="rect" title=" " alt="" coords="347,368,552,393"/>
<area shape="poly" title=" " alt="" coords="477,306,461,354,456,352,472,304"/>
<area shape="poly" title=" " alt="" coords="1101,478,1170,487,1275,495,1365,499,1520,501,1674,508,1764,518,1870,535,1869,540,1764,523,1674,513,1519,507,1365,505,1275,501,1169,492,1100,484"/>
<area shape="poly" title=" " alt="" coords="1058,480,1176,529,1174,534,1056,485"/>
<area shape="poly" title=" " alt="" coords="865,396,878,398,1026,416,1141,425,1406,446,1507,456,1506,461,1405,451,1141,431,1025,421,877,403,864,402"/>
<area shape="poly" title=" " alt="" coords="865,396,878,398,1042,422,1207,446,1232,450,1231,456,1206,451,1042,427,877,403,864,401"/>
<area shape="poly" title=" " alt="" coords="2621,213,2349,237,2227,254,2185,264,2161,274,2147,287,2139,302,2132,332,2128,366,2121,384,2110,402,2072,444,2028,480,1948,532,1945,528,2025,476,2068,440,2106,399,2117,381,2123,364,2127,331,2134,300,2143,284,2159,269,2183,259,2226,249,2349,232,2620,208"/>
<area shape="poly" title=" " alt="" coords="2798,209,2951,231,3020,248,3047,258,3067,269,3088,289,3100,308,3113,360,3116,380,3113,401,3092,523,3074,597,3065,624,3057,639,3038,649,3008,657,2921,672,2807,682,2676,689,2410,697,2213,699,2213,694,2409,692,2675,684,2806,677,2920,666,3007,652,3036,644,3053,635,3060,622,3069,595,3087,522,3108,400,3110,380,3108,360,3095,311,3084,292,3064,273,3045,263,3018,253,2950,236,2797,215"/>
<area shape="rect" href="GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="3229,279,3347,305"/>
<area shape="poly" title=" " alt="" coords="2791,214,3215,277,3214,282,2791,219"/>
<area shape="rect" href="TargetPassConfig_8h.html" title="Target&#45;Independent Code Generator Pass Configuration Options pass." alt="" coords="2598,279,2821,305"/>
<area shape="poly" title=" " alt="" coords="2712,216,2712,264,2707,264,2707,216"/>
<area shape="rect" href="llvm_2Target_2TargetMachine_8h.html" title=" " alt="" coords="2171,279,2357,305"/>
<area shape="poly" title=" " alt="" coords="2647,219,2341,278,2340,273,2646,214"/>
<area shape="rect" href="SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo." alt="" coords="3241,368,3335,393"/>
<area shape="poly" title=" " alt="" coords="3291,305,3291,353,3285,353,3285,305"/>
<area shape="poly" title=" " alt="" coords="3242,390,2643,459,2642,453,3241,384"/>
<area shape="rect" href="AMDGPUMCTargetDesc_8h.html" title="Provides AMDGPU specific target descriptions." alt="" coords="3291,449,3520,489"/>
<area shape="poly" title=" " alt="" coords="3306,391,3369,438,3366,442,3303,396"/>
<area shape="rect" href="SetVector_8h.html" title="This file implements a set that has insertion order iteration characteristics." alt="" coords="3118,456,3266,482"/>
<area shape="poly" title=" " alt="" coords="3276,396,3218,448,3214,444,3273,392"/>
<area shape="poly" title=" " alt="" coords="3117,476,2508,502,2150,521,1876,540,1876,534,2149,516,2508,497,3117,471"/>
<area shape="poly" title=" " alt="" coords="2722,303,2771,355,2767,359,2719,307"/>
<area shape="poly" title=" " alt="" coords="2701,307,2658,358,2654,355,2697,303"/>
<area shape="poly" title=" " alt="" coords="2288,303,2318,326,2332,341,2342,359,2349,381,2342,402,2307,452,2269,485,2227,504,2181,515,2076,523,2017,528,1952,540,1951,534,2016,523,2076,518,2180,510,2225,499,2266,480,2303,448,2338,399,2343,381,2338,361,2327,344,2314,330,2284,307"/>
<area shape="poly" title=" " alt="" coords="2297,303,2333,324,2350,340,2364,359,2369,380,2364,401,2353,431,2341,452,2324,471,2300,492,2270,508,2242,513,2216,519,2205,527,2193,539,2176,570,2167,606,2164,640,2165,670,2160,670,2159,640,2162,605,2171,569,2189,536,2201,523,2214,514,2241,508,2268,503,2297,487,2320,467,2336,449,2348,428,2359,400,2364,380,2359,361,2346,344,2330,329,2294,307"/>
<area shape="poly" title=" " alt="" coords="2265,305,2256,353,2251,352,2259,305"/>
<area shape="poly" title=" " alt="" coords="2317,303,2572,361,2570,366,2316,308"/>
<area shape="poly" title=" " alt="" coords="3291,125,3327,132,3395,141,3462,145,3526,148,3584,154,3635,167,3656,178,3674,192,3689,210,3700,232,3707,258,3709,290,3709,552,3705,560,3694,568,3654,582,3592,595,3510,607,3303,630,3058,650,2557,681,2213,697,2213,692,2556,676,3058,645,3303,625,3510,602,3591,590,3652,577,3692,563,3701,557,3704,551,3704,290,3702,259,3695,234,3685,212,3671,196,3653,182,3633,172,3583,159,3526,153,3462,150,3394,146,3326,137,3290,130"/>
<area shape="poly" title=" " alt="" coords="3285,125,3384,151,3429,166,3461,180,3500,203,3531,223,3543,235,3552,250,3558,268,3560,290,3560,382,3560,441,3553,466,3534,491,3508,506,3462,521,3329,554,3038,611,3037,605,3328,549,3461,516,3506,501,3530,487,3548,464,3555,441,3555,382,3555,290,3553,269,3547,252,3539,239,3527,227,3497,207,3459,185,3427,171,3382,156,3284,130"/>
<area shape="poly" title=" " alt="" coords="3158,130,2798,190,2797,185,3157,125"/>
<area shape="poly" title=" " alt="" coords="3281,125,3357,149,3390,164,3410,181,3421,206,3421,232,3413,257,3399,282,3359,326,3319,361,3315,356,3356,323,3394,279,3408,255,3416,231,3416,207,3406,184,3387,169,3355,154,3280,130"/>
<area shape="poly" title=" " alt="" coords="3292,125,3376,148,3412,164,3434,181,3451,212,3460,246,3462,281,3459,316,3444,383,3424,436,3419,434,3439,381,3454,316,3457,281,3454,247,3446,214,3430,184,3409,168,3375,154,3291,130"/>
<area shape="poly" title=" " alt="" coords="3223,129,3207,153,3193,183,3181,255,3179,328,3183,393,3190,442,3185,442,3178,393,3174,328,3176,255,3188,182,3202,151,3219,126"/>
<area shape="rect" href="AMDGPUArgumentUsageInfo_8h.html" title=" " alt="" coords="2846,279,3053,305"/>
<area shape="poly" title=" " alt="" coords="3194,130,3136,153,3073,185,3017,228,2972,270,2969,266,3014,224,3071,180,3134,148,3192,125"/>
<area shape="rect" href="AMDGPUMachineFunction_8h.html" title=" " alt="" coords="2909,368,3099,393"/>
<area shape="poly" title=" " alt="" coords="3213,130,3181,153,3147,184,3122,218,3106,247,3091,277,3067,314,3028,359,3024,355,3063,310,3086,275,3101,245,3117,215,3143,181,3177,149,3210,125"/>
<area shape="rect" href="MIRYamlMapping_8h.html" title=" " alt="" coords="3448,537,3670,563"/>
<area shape="poly" title=" " alt="" coords="3292,125,3327,132,3366,137,3401,138,3462,136,3490,137,3518,144,3547,157,3578,181,3599,205,3608,230,3611,257,3611,290,3611,382,3607,422,3598,461,3573,525,3568,523,3592,460,3602,421,3605,382,3605,290,3606,257,3603,231,3594,208,3574,185,3544,162,3516,149,3489,143,3461,141,3401,143,3366,142,3326,137,3291,130"/>
<area shape="rect" href="PseudoSourceValue_8h.html" title=" " alt="" coords="3202,183,3395,223"/>
<area shape="poly" title=" " alt="" coords="3242,126,3277,169,3272,173,3238,129"/>
<area shape="poly" title=" " alt="" coords="2928,307,2826,362,2823,358,2925,303"/>
<area shape="poly" title=" " alt="" coords="2942,307,2896,360,2870,387,2848,403,2812,414,2757,422,2602,435,2403,443,2183,447,1762,448,1509,451,1408,460,1408,454,1509,446,1762,443,2183,441,2403,437,2601,430,2756,417,2810,409,2845,398,2866,383,2892,357,2938,303"/>
<area shape="poly" title=" " alt="" coords="2940,396,2891,403,2716,419,2568,427,2316,430,2063,432,1915,439,1740,451,1691,457,1690,451,1740,446,1915,433,2063,427,2316,425,2568,422,2716,413,2890,398,2940,391"/>
<area shape="poly" title=" " alt="" coords="2939,396,2620,456,2619,450,2938,391"/>
<area shape="poly" title=" " alt="" coords="3505,566,3326,603,3213,623,3099,639,2838,666,2581,683,2213,698,2213,692,2581,678,2837,660,3098,634,3212,618,3325,598,3504,561"/>
<area shape="poly" title=" " alt="" coords="3455,566,3058,613,3058,607,3454,561"/>
<area shape="poly" title=" " alt="" coords="1486,310,1529,358,1586,442,1582,445,1525,362,1482,314"/>
<area shape="poly" title=" " alt="" coords="1403,315,1367,334,1337,362,1326,380,1318,401,1312,442,1307,441,1313,400,1321,378,1333,358,1364,330,1401,310"/>
<area shape="rect" href="GISelChangeObserver_8h.html" title="This contains common code to allow clients to notify changes to machine instr." alt="" coords="1104,360,1272,401"/>
<area shape="poly" title=" " alt="" coords="1403,315,1265,358,1264,353,1401,310"/>
<area shape="poly" title=" " alt="" coords="969,304,1332,361,1331,366,968,309"/>
<area shape="poly" title=" " alt="" coords="798,299,762,306,726,318,694,336,668,362,662,374,660,390,665,430,677,467,689,488,745,531,799,557,852,569,906,571,1023,561,1091,557,1167,560,1319,571,1520,581,2003,598,2844,618,2844,623,2003,604,1520,587,1319,577,1167,566,1091,563,1024,566,906,576,851,574,798,562,743,536,685,491,672,469,660,431,655,390,657,372,663,358,690,332,724,313,760,300,797,293"/>
<area shape="poly" title=" " alt="" coords="859,315,809,353,806,349,856,310"/>
<area shape="poly" title=" " alt="" coords="1811,135,1823,441,1818,441,1806,135"/>
<area shape="poly" title=" " alt="" coords="1143,315,1045,356,1043,351,1141,310"/>
<area shape="poly" title=" " alt="" coords="1191,313,1191,345,1185,345,1185,313"/>
<area shape="poly" title=" " alt="" coords="1601,404,1377,455,1376,450,1600,399"/>
<area shape="poly" title=" " alt="" coords="1693,400,1709,445,1723,468,1741,487,1769,497,1820,509,1949,532,1948,537,1819,514,1767,502,1739,492,1719,471,1704,447,1688,402"/>
<area shape="poly" title=" " alt="" coords="848,480,1165,537,1164,542,847,485"/>
<area shape="poly" title=" " alt="" coords="821,480,1089,553,1274,597,1464,634,1653,659,1839,676,2117,692,2117,697,1839,682,1652,665,1464,639,1273,603,1088,559,820,485"/>
<area shape="poly" title=" " alt="" coords="862,478,944,487,1370,520,1703,541,1703,547,1370,526,944,492,861,483"/>
</map>
</div>
</div>
<p><a href="AMDGPUInstructionSelector_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d" id="r_ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;amdgpu-<a class="el" href="classllvm_1_1ilist__node__impl.html">isel&quot;</a></td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae706a3af700f8ed432e93918d7601d5a" id="r_ae706a3af700f8ed432e93918d7601d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae706a3af700f8ed432e93918d7601d5a">GET_GLOBALISEL_IMPL</a></td></tr>
<tr class="separator:ae706a3af700f8ed432e93918d7601d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12978c1b87569c406b81c0ff721d418a" id="r_a12978c1b87569c406b81c0ff721d418a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12978c1b87569c406b81c0ff721d418a">AMDGPUSubtarget</a>&#160;&#160;&#160;<a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a></td></tr>
<tr class="separator:a12978c1b87569c406b81c0ff721d418a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab538c256c3204b950075744d5b2b16" id="r_a1ab538c256c3204b950075744d5b2b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></td></tr>
<tr class="separator:a1ab538c256c3204b950075744d5b2b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd36a579f079f7f4506d9d097b2f0a8" id="r_a1cd36a579f079f7f4506d9d097b2f0a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></td></tr>
<tr class="separator:a1cd36a579f079f7f4506d9d097b2f0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aaab739d5e76cedd61b85b54d0bdc63c1" id="r_aaab739d5e76cedd61b85b54d0bdc63c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaab739d5e76cedd61b85b54d0bdc63c1">getLogicalBitOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classbool.html">bool</a> Is64)</td></tr>
<tr class="separator:aaab739d5e76cedd61b85b54d0bdc63c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada83bd45831da890fc8e5adaf0aa3d2c" id="r_ada83bd45831da890fc8e5adaf0aa3d2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada83bd45831da890fc8e5adaf0aa3d2c">getV_CMPOpcode</a> (<a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)</td></tr>
<tr class="separator:ada83bd45831da890fc8e5adaf0aa3d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4ecac5b11f0caf472f0f4845f8f910" id="r_a6a4ecac5b11f0caf472f0f4845f8f910"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a4ecac5b11f0caf472f0f4845f8f910">gwsIntrinToOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> IntrID)</td></tr>
<tr class="separator:a6a4ecac5b11f0caf472f0f4845f8f910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b39d405001650be13c2a2415d3d42f9" id="r_a5b39d405001650be13c2a2415d3d42f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b39d405001650be13c2a2415d3d42f9">parseTexFail</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">TexFailCtrl</a>, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">TFE</a>, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">LWE</a>, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">IsTexFail</a>)</td></tr>
<tr class="separator:a5b39d405001650be13c2a2415d3d42f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765767c2535b2960404e43ac06025b75" id="r_a765767c2535b2960404e43ac06025b75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a765767c2535b2960404e43ac06025b75">sizeToSubRegIndex</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)</td></tr>
<tr class="separator:a765767c2535b2960404e43ac06025b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45196db8d0526bb15f9684498739ce42" id="r_a45196db8d0526bb15f9684498739ce42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45196db8d0526bb15f9684498739ce42">shouldUseAndMask</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Mask)</td></tr>
<tr class="separator:a45196db8d0526bb15f9684498739ce42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dee2d9e1e2a288de903228075ac71de" id="r_a6dee2d9e1e2a288de903228075ac71de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6dee2d9e1e2a288de903228075ac71de">isConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a6dee2d9e1e2a288de903228075ac71de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af036c502ce8cd3a539589497206c53e2" id="r_af036c502ce8cd3a539589497206c53e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af036c502ce8cd3a539589497206c53e2">isVCmpResult</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:af036c502ce8cd3a539589497206c53e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e95e012bf0ddb58e7aa1025f7d093c8" id="r_a5e95e012bf0ddb58e7aa1025f7d093c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e95e012bf0ddb58e7aa1025f7d093c8">computeIndirectRegIndex</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuperRC</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>, <a class="el" href="classunsigned.html">unsigned</a> EltSize, <a class="el" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> &amp;<a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a>)</td></tr>
<tr class="memdesc:a5e95e012bf0ddb58e7aa1025f7d093c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register to use for the index value, and the subregister to use for the indirectly accessed register.  <br /></td></tr>
<tr class="separator:a5e95e012bf0ddb58e7aa1025f7d093c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92451ecb6973ca4c1190514f75618d40" id="r_a92451ecb6973ca4c1190514f75618d40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a92451ecb6973ca4c1190514f75618d40">matchZeroExtendFromS32</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a92451ecb6973ca4c1190514f75618d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Match a zero extend from a 32-bit value to 64-bits.  <br /></td></tr>
<tr class="separator:a92451ecb6973ca4c1190514f75618d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bea0d2df6224f7191466538e5ef0c9f" id="r_a3bea0d2df6224f7191466538e5ef0c9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3bea0d2df6224f7191466538e5ef0c9f">getWaveAddress</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Def)</td></tr>
<tr class="separator:a3bea0d2df6224f7191466538e5ef0c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f49b91bc14b1efa661b26e7f2bb8d4" id="r_a66f49b91bc14b1efa661b26e7f2bb8d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a66f49b91bc14b1efa661b26e7f2bb8d4">addZeroImm</a> (<a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB)</td></tr>
<tr class="separator:a66f49b91bc14b1efa661b26e7f2bb8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c50f7491840d8eeaaaa91ae82110ef3" id="r_a8c50f7491840d8eeaaaa91ae82110ef3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c50f7491840d8eeaaaa91ae82110ef3">buildRSRC</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classuint32__t.html">uint32_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FormatLo</a>, <a class="el" href="classuint32__t.html">uint32_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FormatHi</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> BasePtr)</td></tr>
<tr class="memdesc:a8c50f7491840d8eeaaaa91ae82110ef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a resource descriptor for use with an arbitrary 64-bit pointer.  <br /></td></tr>
<tr class="separator:a8c50f7491840d8eeaaaa91ae82110ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af879b7c612ce1a9da26b2466a814fa47" id="r_af879b7c612ce1a9da26b2466a814fa47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af879b7c612ce1a9da26b2466a814fa47">buildAddr64RSrc</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> BasePtr)</td></tr>
<tr class="separator:af879b7c612ce1a9da26b2466a814fa47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1107813cf704eae4068d8544e2723207" id="r_a1107813cf704eae4068d8544e2723207"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1107813cf704eae4068d8544e2723207">buildOffsetSrc</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> BasePtr)</td></tr>
<tr class="separator:a1107813cf704eae4068d8544e2723207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad096b6ca7076d1827209c213b7daef2d" id="r_ad096b6ca7076d1827209c213b7daef2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::optional&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad096b6ca7076d1827209c213b7daef2d">getConstantZext32Val</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:ad096b6ca7076d1827209c213b7daef2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get an immediate that must be 32-bits, and treated as zero extended.  <br /></td></tr>
<tr class="separator:ad096b6ca7076d1827209c213b7daef2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4883ac1cd145ce9c958d93f3a440b16" id="r_ad4883ac1cd145ce9c958d93f3a440b16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4883ac1cd145ce9c958d93f3a440b16">stripBitCast</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:ad4883ac1cd145ce9c958d93f3a440b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2c973c7db9dbff3592833b76be00610" id="r_ae2c973c7db9dbff3592833b76be00610"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2c973c7db9dbff3592833b76be00610">isExtractHiElt</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:ae2c973c7db9dbff3592833b76be00610"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a896ec2e1b35a5cb6cf2cbb02c7f992b4" id="r_a896ec2e1b35a5cb6cf2cbb02c7f992b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a896ec2e1b35a5cb6cf2cbb02c7f992b4">AllowRiskySelect</a> (&quot;amdgpu-<a class="el" href="classllvm_1_1ilist__node__impl.html">global</a>-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">risky</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">select&quot;</a>, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow GlobalISel to select cases <a class="el" href="classllvm_1_1ilist__node__impl.html">that</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">are</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">likely</a> to <a class="el" href="classllvm_1_1ilist__node__impl.html">not</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">work</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">yet&quot;</a>), cl::init(false), cl::ReallyHidden)</td></tr>
<tr class="separator:a896ec2e1b35a5cb6cf2cbb02c7f992b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file implements the targeting of the InstructionSelector class for <a class="el" href="namespaceAMDGPU.html">AMDGPU</a>. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000010">Todo</a></b></dt><dd>This should be generated by TableGen. </dd></dl>

<p class="definition">Definition in file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a12978c1b87569c406b81c0ff721d418a" name="a12978c1b87569c406b81c0ff721d418a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12978c1b87569c406b81c0ff721d418a">&#9670;&#160;</a></span>AMDGPUSubtarget</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>&#160;&#160;&#160;<a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00043">43</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;amdgpu-<a class="el" href="classllvm_1_1ilist__node__impl.html">isel&quot;</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00031">31</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="ae706a3af700f8ed432e93918d7601d5a" name="ae706a3af700f8ed432e93918d7601d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae706a3af700f8ed432e93918d7601d5a">&#9670;&#160;</a></span>GET_GLOBALISEL_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00042">42</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a1ab538c256c3204b950075744d5b2b16" name="a1ab538c256c3204b950075744d5b2b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab538c256c3204b950075744d5b2b16">&#9670;&#160;</a></span>GET_GLOBALISEL_PREDICATES_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_PREDICATES_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cd36a579f079f7f4506d9d097b2f0a8" name="a1cd36a579f079f7f4506d9d097b2f0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cd36a579f079f7f4506d9d097b2f0a8">&#9670;&#160;</a></span>GET_GLOBALISEL_TEMPORARIES_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_TEMPORARIES_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a66f49b91bc14b1efa661b26e7f2bb8d4" name="a66f49b91bc14b1efa661b26e7f2bb8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f49b91bc14b1efa661b26e7f2bb8d4">&#9670;&#160;</a></span>addZeroImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> addZeroImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIB</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04488">4488</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>.</p>

</div>
</div>
<a id="af879b7c612ce1a9da26b2466a814fa47" name="af879b7c612ce1a9da26b2466a814fa47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af879b7c612ce1a9da26b2466a814fa47">&#9670;&#160;</a></span>buildAddr64RSrc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a> buildAddr64RSrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>BasePtr</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04537">4537</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04494">buildRSRC()</a>, <a class="el" href="MathExtras_8h_source.html#l00196">llvm::Hi_32()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a1107813cf704eae4068d8544e2723207" name="a1107813cf704eae4068d8544e2723207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1107813cf704eae4068d8544e2723207">&#9670;&#160;</a></span>buildOffsetSrc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a> buildOffsetSrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>BasePtr</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04546">4546</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04494">buildRSRC()</a>, <a class="el" href="MathExtras_8h_source.html#l00196">llvm::Hi_32()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a8c50f7491840d8eeaaaa91ae82110ef3" name="a8c50f7491840d8eeaaaa91ae82110ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c50f7491840d8eeaaaa91ae82110ef3">&#9670;&#160;</a></span>buildRSRC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a> buildRSRC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a></td>          <td class="paramname"><span class="paramname"><em>FormatLo</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a></td>          <td class="paramname"><span class="paramname"><em>FormatHi</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>BasePtr</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a resource descriptor for use with an arbitrary 64-bit pointer. </p>
<p>If <code>BasePtr</code> is not valid, a null base pointer will be used. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04494">4494</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04537">buildAddr64RSrc()</a>, and <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04546">buildOffsetSrc()</a>.</p>

</div>
</div>
<a id="a5e95e012bf0ddb58e7aa1025f7d093c8" name="a5e95e012bf0ddb58e7aa1025f7d093c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e95e012bf0ddb58e7aa1025f7d093c8">&#9670;&#160;</a></span>computeIndirectRegIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; computeIndirectRegIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>SuperRC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>IdxReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>EltSize</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>KnownBits</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register to use for the index value, and the subregister to use for the indirectly accessed register. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02897">2897</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00020">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="ad096b6ca7076d1827209c213b7daef2d" name="ad096b6ca7076d1827209c213b7daef2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad096b6ca7076d1827209c213b7daef2d">&#9670;&#160;</a></span>getConstantZext32Val()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::optional&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt; getConstantZext32Val </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get an immediate that must be 32-bits, and treated as zero extended. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04809">4809</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00300">llvm::getIConstantVRegSExtVal()</a>, <a class="el" href="MathExtras_8h_source.html#l00201">llvm::Lo_32()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="aaab739d5e76cedd61b85b54d0bdc63c1" name="aaab739d5e76cedd61b85b54d0bdc63c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab739d5e76cedd61b85b54d0bdc63c1">&#9670;&#160;</a></span>getLogicalBitOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getLogicalBitOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>Is64</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00271">271</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="ada83bd45831da890fc8e5adaf0aa3d2c" name="ada83bd45831da890fc8e5adaf0aa3d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada83bd45831da890fc8e5adaf0aa3d2c">&#9670;&#160;</a></span>getV_CMPOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int getV_CMPOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a></td>          <td class="paramname"><span class="paramname"><em>P</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ST</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01129">1129</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrTypes_8h_source.html#l00720">llvm::CmpInst::FCMP_FALSE</a>, <a class="el" href="InstrTypes_8h_source.html#l00721">llvm::CmpInst::FCMP_OEQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00723">llvm::CmpInst::FCMP_OGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00722">llvm::CmpInst::FCMP_OGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00725">llvm::CmpInst::FCMP_OLE</a>, <a class="el" href="InstrTypes_8h_source.html#l00724">llvm::CmpInst::FCMP_OLT</a>, <a class="el" href="InstrTypes_8h_source.html#l00726">llvm::CmpInst::FCMP_ONE</a>, <a class="el" href="InstrTypes_8h_source.html#l00727">llvm::CmpInst::FCMP_ORD</a>, <a class="el" href="InstrTypes_8h_source.html#l00735">llvm::CmpInst::FCMP_TRUE</a>, <a class="el" href="InstrTypes_8h_source.html#l00729">llvm::CmpInst::FCMP_UEQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00731">llvm::CmpInst::FCMP_UGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00730">llvm::CmpInst::FCMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00733">llvm::CmpInst::FCMP_ULE</a>, <a class="el" href="InstrTypes_8h_source.html#l00732">llvm::CmpInst::FCMP_ULT</a>, <a class="el" href="InstrTypes_8h_source.html#l00734">llvm::CmpInst::FCMP_UNE</a>, <a class="el" href="InstrTypes_8h_source.html#l00728">llvm::CmpInst::FCMP_UNO</a>, <a class="el" href="InstrTypes_8h_source.html#l00739">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00740">llvm::CmpInst::ICMP_NE</a>, <a class="el" href="InstrTypes_8h_source.html#l00746">llvm::CmpInst::ICMP_SGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00745">llvm::CmpInst::ICMP_SGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00748">llvm::CmpInst::ICMP_SLE</a>, <a class="el" href="InstrTypes_8h_source.html#l00747">llvm::CmpInst::ICMP_SLT</a>, <a class="el" href="InstrTypes_8h_source.html#l00742">llvm::CmpInst::ICMP_UGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00741">llvm::CmpInst::ICMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00744">llvm::CmpInst::ICMP_ULE</a>, <a class="el" href="InstrTypes_8h_source.html#l00743">llvm::CmpInst::ICMP_ULT</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

</div>
</div>
<a id="a3bea0d2df6224f7191466538e5ef0c9f" name="a3bea0d2df6224f7191466538e5ef0c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bea0d2df6224f7191466538e5ef0c9f">&#9670;&#160;</a></span>getWaveAddress()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a> getWaveAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>Def</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04310">4310</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="Mem2Reg_8cpp_source.html#l00110">Register</a>.</p>

</div>
</div>
<a id="a6a4ecac5b11f0caf472f0f4845f8f910" name="a6a4ecac5b11f0caf472f0f4845f8f910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a4ecac5b11f0caf472f0f4845f8f910">&#9670;&#160;</a></span>gwsIntrinToOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> gwsIntrinToOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IntrID</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01576">1576</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a6dee2d9e1e2a288de903228075ac71de" name="a6dee2d9e1e2a288de903228075ac71de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dee2d9e1e2a288de903228075ac71de">&#9670;&#160;</a></span>isConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02605">2605</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SLPVectorizer_8cpp_source.html#l03682">arePointersCompatible()</a>, <a class="el" href="ModuleSummaryAnalysis_8cpp_source.html#l00737">llvm::buildModuleSummaryIndex()</a>, <a class="el" href="MDBuilder_8cpp_source.html#l00206">llvm::MDBuilder::createTBAANode()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01050">llvm::HexagonInstrInfo::expandPostRAPseudo()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l06975">getMemcpyLoadsAndStores()</a>.</p>

</div>
</div>
<a id="ae2c973c7db9dbff3592833b76be00610" name="ae2c973c7db9dbff3592833b76be00610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2c973c7db9dbff3592833b76be00610">&#9670;&#160;</a></span>isExtractHiElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * isExtractHiElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>Inst</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04878">4878</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00076">llvm::LLT::fixed_vector()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00461">llvm::getDefIgnoringCopies()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00409">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00366">llvm::MachineOperand::getReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04870">stripBitCast()</a>.</p>

</div>
</div>
<a id="af036c502ce8cd3a539589497206c53e2" name="af036c502ce8cd3a539589497206c53e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af036c502ce8cd3a539589497206c53e2">&#9670;&#160;</a></span>isVCmpResult()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isVCmpResult </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02696">2696</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02696">isVCmpResult()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02696">isVCmpResult()</a>.</p>

</div>
</div>
<a id="a92451ecb6973ca4c1190514f75618d40" name="a92451ecb6973ca4c1190514f75618d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92451ecb6973ca4c1190514f75618d40">&#9670;&#160;</a></span>matchZeroExtendFromS32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a> matchZeroExtendFromS32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Match a zero extend from a 32-bit value to 64-bits. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03164">3164</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00461">llvm::getDefIgnoringCopies()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00581">llvm::MIPatternMatch::m_GZExt()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00270">llvm::MIPatternMatch::m_Reg()</a>, <a class="el" href="PatternMatch_8h_source.html#l00524">llvm::PatternMatch::m_ZeroInt()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Mem2Reg_8cpp_source.html#l00110">Register</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<a id="a5b39d405001650be13c2a2415d3d42f9" name="a5b39d405001650be13c2a2415d3d42f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b39d405001650be13c2a2415d3d42f9">&#9670;&#160;</a></span>parseTexFail()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> parseTexFail </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a></td>          <td class="paramname"><span class="paramname"><em>TexFailCtrl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TFE</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>LWE</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>IsTexFail</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01731">1731</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a45196db8d0526bb15f9684498739ce42" name="a45196db8d0526bb15f9684498739ce42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45196db8d0526bb15f9684498739ce42">&#9670;&#160;</a></span>shouldUseAndMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> shouldUseAndMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a bitmask for <code>Size</code> bits will be an inline immediate. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02265">2265</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

</div>
</div>
<a id="a765767c2535b2960404e43ac06025b75" name="a765767c2535b2960404e43ac06025b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a765767c2535b2960404e43ac06025b75">&#9670;&#160;</a></span>sizeToSubRegIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int sizeToSubRegIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02123">2123</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00491">llvm::PowerOf2Ceil()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02123">sizeToSubRegIndex()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02123">sizeToSubRegIndex()</a>.</p>

</div>
</div>
<a id="ad4883ac1cd145ce9c958d93f3a440b16" name="ad4883ac1cd145ce9c958d93f3a440b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4883ac1cd145ce9c958d93f3a440b16">&#9670;&#160;</a></span>stripBitCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * stripBitCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04870">4870</a> of file <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html">AMDGPUInstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00461">llvm::getDefIgnoringCopies()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04878">isExtractHiElt()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a896ec2e1b35a5cb6cf2cbb02c7f992b4" name="a896ec2e1b35a5cb6cf2cbb02c7f992b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a896ec2e1b35a5cb6cf2cbb02c7f992b4">&#9670;&#160;</a></span>AllowRiskySelect</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; AllowRiskySelect(&quot;amdgpu-<a class="el" href="classllvm_1_1ilist__node__impl.html">global</a>-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">risky</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">select&quot;</a>, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow GlobalISel to select cases <a class="el" href="classllvm_1_1ilist__node__impl.html">that</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">are</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">likely</a> to <a class="el" href="classllvm_1_1ilist__node__impl.html">not</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">work</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">yet&quot;</a>), cl::init(false), cl::ReallyHidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;amdgpu-<a class="el" href="classllvm_1_1ilist__node__impl.html">global</a>-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">risky</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">select&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow GlobalISel to select cases <a class="el" href="classllvm_1_1ilist__node__impl.html">that</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">are</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">likely</a> to <a class="el" href="classllvm_1_1ilist__node__impl.html">not</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">work</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">yet&quot;</a>)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::ReallyHidden</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:51:50 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
