I 000044 55 1480          1739472792933 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739472792934 2025.02.13 11:53:12)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 1f4d4b194a481f0a40185b454f191c1a491c1b1919)
	(_ent
		(_time 1739472792926)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(10)(3)(4)(5)(6)(7)(8))(_sens(9)(2)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000046 55 811           1739472792956 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739472792957 2025.02.13 11:53:12)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 3e6c3f3a6e686e286c3f2b656b386d393b393a386d)
	(_ent
		(_time 1739472792954)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 10075         1739472792966 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739472792967 2025.02.13 11:53:12)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 3e6c383b6a69692b3b3a2a643b383f383d3b683d3a)
	(_ent
		(_time 1739472792964)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(Sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_implicit)
			(_gen
				((n)((i 12)))
			)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_implicit)
			(_gen
				((n)((i 18)))
			)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp Sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_implicit)
			(_gen
				((n)((i 38)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_implicit)
			(_gen
				((n)((i 12)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_implicit)
			(_gen
				((n)((i 12)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_implicit)
			(_gen
				((n)((i 12)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_implicit)
			(_gen
				((n)((i 12)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_implicit)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_implicit)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000051 55 1253          1739472792973 aritmetica
(_unit VHDL(multiplicador_n 0 6(aritmetica 0 20))
	(_version vf5)
	(_time 1739472792974 2025.02.13 11:53:12)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code 4d1f4b4e1c1a4a5a481854161c4b1e4b444b4e4b4c)
	(_ent
		(_time 1739472792971)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int M 2 0 14(_ent(_out))))
		(_type(_int ~SIGNED{2*n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000054 55 1524          1739472792979 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739472792980 2025.02.13 11:53:12)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 4d1f4b4e1c1b11581a1c58171d4e4c481b4b184b19)
	(_ent
		(_time 1739472792977)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000047 55 1487          1739472792985 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472792986 2025.02.13 11:53:12)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code 4d1e1d4f1c1a1e5b471c5e16184a4f4b1b481b4a4d)
	(_ent
		(_time 1739472792983)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000047 55 1487          1739472792991 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472792992 2025.02.13 11:53:12)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 4d1e1d4f1c1a1e5b471c5e16184a4f4b1b481b4a4d)
	(_ent
		(_time 1739472792989)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000047 55 1485          1739472792997 simple
(_unit VHDL(registro_paralelo_rr 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472792998 2025.02.13 11:53:12)
	(_source(\../src/registro_paralelo_rr.vhd\))
	(_parameters tan)
	(_code 5d0e0d5e0c0a0e4b570c4e06085a5f5b0b580b5a5d)
	(_ent
		(_time 1739472792995)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000051 55 1239          1739472793003 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 18))
	(_version vf5)
	(_time 1739472793004 2025.02.13 11:53:12)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 5d0e0c5f0c0a5d4b5d0849075a5a5f580b5b085a5e)
	(_ent
		(_time 1739472793001)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 22(_prcs 0)))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000044 55 9970          1739472793009 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739472793010 2025.02.13 11:53:12)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 5d0f5b5e080a0a4858594907585b5c5b5e580b5e59)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(Sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp Sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . Sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000051 55 1253          1739472950638 aritmetica
(_unit VHDL(multiplicador_n 0 6(aritmetica 0 20))
	(_version vf5)
	(_time 1739472950639 2025.02.13 11:55:50)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code 262471232571213123733f7d772075202f20252027)
	(_ent
		(_time 1739472792970)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int M 2 0 14(_ent(_out))))
		(_type(_int ~SIGNED{2*n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739472950644 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472950645 2025.02.13 11:55:50)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code 35363430356266233f64266e603237336330633235)
	(_ent
		(_time 1739472792982)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000047 55 1485          1739472950650 simple
(_unit VHDL(registro_paralelo_rr 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472950651 2025.02.13 11:55:50)
	(_source(\../src/registro_paralelo_rr.vhd\))
	(_parameters tan)
	(_code 35363430356266233f64266e603237336330633235)
	(_ent
		(_time 1739472792994)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000051 55 1239          1739472950656 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 18))
	(_version vf5)
	(_time 1739472950657 2025.02.13 11:55:50)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 35363531356235233560216f323237306333603236)
	(_ent
		(_time 1739472793000)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 22(_prcs 0)))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739472950662 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472950663 2025.02.13 11:55:50)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 35363430356266233f64266e603237336330633235)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739472950668 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739472950669 2025.02.13 11:55:50)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 45471246451319501214501f154644401343104311)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739472950674 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739472950675 2025.02.13 11:55:50)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 45471546451315531744501e104316424042414316)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739472950680 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739472950681 2025.02.13 11:55:50)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 45474046431245501a42011f154346401346414343)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 9970          1739472950686 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739472950687 2025.02.13 11:55:50)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 45471247411212504041511f404344434640134641)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(Sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp Sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . Sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000051 55 1253          1739472951389 aritmetica
(_unit VHDL(multiplicador_n 0 6(aritmetica 0 20))
	(_version vf5)
	(_time 1739472951390 2025.02.13 11:55:51)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code 141646121543130311410d4f451247121d12171215)
	(_ent
		(_time 1739472792970)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int M 2 0 14(_ent(_out))))
		(_type(_int ~SIGNED{2*n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739472951395 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472951396 2025.02.13 11:55:51)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code 232027272574703529723078762421257526752423)
	(_ent
		(_time 1739472792982)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000047 55 1485          1739472951401 simple
(_unit VHDL(registro_paralelo_rr 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472951402 2025.02.13 11:55:51)
	(_source(\../src/registro_paralelo_rr.vhd\))
	(_parameters tan)
	(_code 232027272574703529723078762421257526752423)
	(_ent
		(_time 1739472792994)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000051 55 1239          1739472951407 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 18))
	(_version vf5)
	(_time 1739472951408 2025.02.13 11:55:51)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 232026262574233523763779242421267525762420)
	(_ent
		(_time 1739472793000)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 22(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 22(_prcs 0)))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1487          1739472951413 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739472951414 2025.02.13 11:55:51)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 232027272574703529723078762421257526752423)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
I 000054 55 1524          1739472951419 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739472951420 2025.02.13 11:55:51)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 3331613735656f2664622669633032366535663567)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
I 000046 55 811           1739472951425 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739472951426 2025.02.13 11:55:51)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 333166373565632561322668663560343634373560)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
I 000044 55 1480          1739472951431 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739472951432 2025.02.13 11:55:51)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 33313337336433266c347769633530366530373535)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
I 000044 55 9970          1739472951437 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739472951438 2025.02.13 11:55:51)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 333161363164642636372769363532353036653037)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(Sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp Sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . Sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000051 55 1239          1739483443618 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 16))
	(_version vf5)
	(_time 1739483443619 2025.02.13 14:50:43)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 5e5c0b5c0e095e485e0a4a0459595c5b08580b595d)
	(_ent
		(_time 1739472793000)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1239          1739483444575 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 16))
	(_version vf5)
	(_time 1739483444576 2025.02.13 14:50:44)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 17161711154017011743034d101015124111421014)
	(_ent
		(_time 1739472793000)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000051 55 1253          1739483447156 aritmetica
(_unit VHDL(multiplicador_n 0 6(aritmetica 0 20))
	(_version vf5)
	(_time 1739483447157 2025.02.13 14:50:47)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code 2929292c257e2e3e2c7c3072782f7a2f202f2a2f28)
	(_ent
		(_time 1739472792970)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int M 2 0 14(_ent(_out))))
		(_type(_int ~SIGNED{2*n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
I 000047 55 1377          1739483783863 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 16))
	(_version vf5)
	(_time 1739483783864 2025.02.13 14:56:23)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code 78777b79262f796f7e7969222d7e2e7f7a7d2e7e79)
	(_ent
		(_time 1739483783861)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 3)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 17(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 2 0 17(_arch(_uni))))
		(_sig(_int qn 2 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 20(_prcs(_simple)(_trgt(5))(_sens(4)(2)))))
			(secuencial(_arch 1 0 30(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__38(_arch 2 0 38(_assignment(_trgt(3))(_sens(4(_range 5)))(_read(4(_range 6))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 7 -1)
)
I 000047 55 1377          1739483784497 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 16))
	(_version vf5)
	(_time 1739483784498 2025.02.13 14:56:24)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code e9e6e8bab6bee8feefe8f8b3bcefbfeeebecbfefe8)
	(_ent
		(_time 1739483783860)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 3)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 17(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 2 0 17(_arch(_uni))))
		(_sig(_int qn 2 0 17(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 20(_prcs(_simple)(_trgt(5))(_sens(4)(2)))))
			(secuencial(_arch 1 0 30(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__38(_arch 2 0 38(_assignment(_trgt(3))(_sens(4(_range 5)))(_read(4(_range 6))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 7 -1)
)
I 000047 55 1419          1739483990919 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 17))
	(_version vf5)
	(_time 1739483990920 2025.02.13 14:59:50)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code 3f6b353a3f683e28396c2e656a3969383d3a69393e)
	(_ent
		(_time 1739483990917)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 3)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_port(_int Z -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 2 0 18(_arch(_uni))))
		(_sig(_int qn 2 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)))))
			(secuencial(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 2 0 45(_assignment(_trgt(3))(_sens(5(_range 5)))(_read(5(_range 6))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 7 -1)
)
I 000047 55 1419          1739483991859 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 17))
	(_version vf5)
	(_time 1739483991860 2025.02.13 14:59:51)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code e8bcb8bbb6bfe9ffeebbf9b2bdeebeefeaedbeeee9)
	(_ent
		(_time 1739483990916)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 3)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_port(_int Z -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 2 0 18(_arch(_uni))))
		(_sig(_int qn 2 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)))))
			(secuencial(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 2 0 45(_assignment(_trgt(3))(_sens(5(_range 5)))(_read(5(_range 6))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 7 -1)
)
I 000047 55 1419          1739483992835 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 17))
	(_version vf5)
	(_time 1739483992836 2025.02.13 14:59:52)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code c194c2949696c0d6c792d09b94c797c6c3c497c7c0)
	(_ent
		(_time 1739483990916)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 3)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_port(_int Z -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 2 0 18(_arch(_uni))))
		(_sig(_int qn 2 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)))))
			(secuencial(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 2 0 45(_assignment(_trgt(3))(_sens(5(_range 5)))(_read(5(_range 6))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 7 -1)
)
V 000047 55 1330          1739484085809 simple
(_unit VHDL(contador_adhb_n 0 5(simple 0 17))
	(_version vf5)
	(_time 1739484085810 2025.02.13 15:01:25)
	(_source(\../src/contador_adhb_n.vhd\))
	(_parameters tan)
	(_code eaeebbb9edbdebfdecbafbb0bfecbcede8efbceceb)
	(_ent
		(_time 1739483990916)
	)
	(_object
		(_gen(_int n -1 0 7 \28\ (_ent gms((i 28)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~n-4}~12 0 12(_array -2((_range 2)))))
		(_port(_int Q 1 0 12(_ent(_out))))
		(_port(_int Z -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int qp 2 0 18(_arch(_uni))))
		(_sig(_int qn 2 0 18(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 21(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(secuencial(_arch 1 0 38(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . simple 4 -1)
)
V 000051 55 1253          1739484991870 aritmetica
(_unit VHDL(multiplicador_n 0 6(aritmetica 0 20))
	(_version vf5)
	(_time 1739484991871 2025.02.13 15:16:31)
	(_source(\../src/multiplicador_n.vhd\))
	(_parameters tan)
	(_code 38683a3c356f3f2f3d6d2163693e6b3e313e3b3e39)
	(_ent
		(_time 1739472792970)
	)
	(_object
		(_gen(_int n -1 0 9 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int M 2 0 14(_ent(_out))))
		(_type(_int ~SIGNED{2*n-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_var(_int P 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
V 000047 55 1487          1739484991876 simple
(_unit VHDL(registro_paralelo_rac 0 6(simple 0 29))
	(_version vf5)
	(_time 1739484991877 2025.02.13 15:16:31)
	(_source(\../src/registro_paralelo_rac.vhd\))
	(_parameters tan)
	(_code 38696c3d356f6b2e32692b636d3f3a3e6e3d6e3f38)
	(_ent
		(_time 1739472792982)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
V 000047 55 1485          1739484991882 simple
(_unit VHDL(registro_paralelo_rr 0 6(simple 0 29))
	(_version vf5)
	(_time 1739484991883 2025.02.13 15:16:31)
	(_source(\../src/registro_paralelo_rr.vhd\))
	(_parameters tan)
	(_code 48191c4a451f1b5e42195b131d4f4a4e1e4d1e4f48)
	(_ent
		(_time 1739472792994)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 18(_ent(_in))))
		(_port(_int RST -2 0 20(_ent(_in)(_event))))
		(_port(_int CLK -2 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(0)(1)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(2)(3)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
V 000051 55 1239          1739484991888 aritmetica
(_unit VHDL(sumador_n 0 6(aritmetica 0 16))
	(_version vf5)
	(_time 1739484991889 2025.02.13 15:16:31)
	(_source(\../src/Sumador_n.vhd\))
	(_parameters tan)
	(_code 48191d4b451f485e481c5c124f4f4a4d1e4e1d4f4b)
	(_ent
		(_time 1739472793000)
	)
	(_object
		(_gen(_int n -1 0 8 \38\ (_ent gms((i 38)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 13(_ent(_out))))
		(_type(_int ~SIGNED{n~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_var(_int suma 3 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . aritmetica 5 -1)
)
V 000047 55 1487          1739484991894 simple
(_unit VHDL(registro_paralelo_reg 0 6(simple 0 29))
	(_version vf5)
	(_time 1739484991895 2025.02.13 15:16:31)
	(_source(\../src/registro_paralelo_reg.vhd\))
	(_parameters tan)
	(_code 48191c4a451f1b5e42195b131d4f4a4e1e4d1e4f48)
	(_ent
		(_time 1739472792988)
	)
	(_object
		(_gen(_int n -1 0 10 \12\ (_ent gms((i 12)))))
		(_port(_int RST -2 0 16(_ent(_in)(_event))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int Din 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2((_dto i 1 i 0)))))
		(_port(_int OPR 1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 4 i 0)))))
		(_port(_int Qout 2 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31(_array -2((_dto c 5 i 0)))))
		(_sig(_int qn 3 0 31(_arch(_uni))))
		(_sig(_int qp 3 0 31(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 35(_prcs(_simple)(_trgt(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__63(_arch 2 0 63(_assignment(_trgt(4))(_sens(6(_range 6)))(_read(6(_range 7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(514)
	)
	(_model . simple 8 -1)
)
V 000054 55 1524          1739484991900 combinacional
(_unit VHDL(mux_5a1_n 0 5(combinacional 0 17))
	(_version vf5)
	(_time 1739484991901 2025.02.13 15:16:31)
	(_source(\../src/mux_5a1_n.vhd\))
	(_parameters tan)
	(_code 5707555555010b420006420d075456520151025103)
	(_ent
		(_time 1739472792976)
	)
	(_object
		(_gen(_int n -1 0 7 \12\ (_ent gms((i 12)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2((_dto c 1 i 0)))))
		(_port(_int x0 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int x1 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 10(_array -2((_dto c 3 i 0)))))
		(_port(_int x2 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~126 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int x3 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~128 0 10(_array -2((_dto c 5 i 0)))))
		(_port(_int x4 4 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -2((_dto i 2 i 0)))))
		(_port(_int s 5 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1210 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int y 6 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . combinacional 7 -1)
)
V 000046 55 811           1739484991906 tabla
(_unit VHDL(lut 0 5(tabla 0 12))
	(_version vf5)
	(_time 1739484991907 2025.02.13 15:16:31)
	(_source(\../src/LUT.vhd\))
	(_parameters tan)
	(_code 57075255550107410556420c025104505250535104)
	(_ent
		(_time 1739472792953)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int s 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686274 50529026 50528771)
		(50529026 33686018 33751555)
	)
	(_model . tabla 1 -1)
)
V 000044 55 1480          1739484991912 fsm
(_unit VHDL(fsm_mac_4 0 4(fsm 0 16))
	(_version vf5)
	(_time 1739484991913 2025.02.13 15:16:31)
	(_source(\../src/fsm_MAC_4.vhd\))
	(_parameters tan)
	(_code 57070755530057420850130d075154520154535151)
	(_ent
		(_time 1739472792925)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int fs -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int REG 0 0 9(_ent(_out))))
		(_port(_int RAC 0 0 9(_ent(_out))))
		(_port(_int RR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int MUX 1 0 10(_ent(_out))))
		(_port(_int LUT 1 0 10(_ent(_out))))
		(_port(_int EOP -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int qp 2 0 19(_arch(_uni))))
		(_sig(_int qn 2 0 19(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(10))(_sens(2)(9)))))
			(secuencial(_arch 1 0 137(_prcs(_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(771)
		(131586)
		(50463234)
		(514)
		(33751554)
		(197122)
		(50528770)
		(131842)
		(33686274)
		(197378)
		(50463490)
		(131587)
		(33751810)
		(33686018)
		(33686018)
	)
	(_model . fsm 2 -1)
)
V 000044 55 9970          1739484991918 fsm
(_unit VHDL(mac_4 0 5(fsm 0 23))
	(_version vf5)
	(_time 1739484991919 2025.02.13 15:16:31)
	(_source(\../src/MAC_4.vhd\))
	(_parameters tan)
	(_code 57075554510000425253430d525156515452015453)
	(_ent
		(_time 1739472792963)
	)
	(_comp
		(mux_5a1_n
			(_object
				(_gen(_int n -2 0 29(_ent((i 12)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int x0 16 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 32(_array -1((_dto c 4 i 0)))))
				(_port(_int x1 17 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int x2 18 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int x3 19 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 32(_array -1((_dto c 7 i 0)))))
				(_port(_int x4 20 0 32(_ent (_in))))
				(_port(_int s 2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 34(_array -1((_dto c 8 i 0)))))
				(_port(_int y 21 0 34(_ent (_out))))
			)
		)
		(LUT
			(_object
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int s 4 0 59(_ent (_out))))
			)
		)
		(multiplicador_n
			(_object
				(_gen(_int n -2 0 44(_ent((i 18)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int A 16 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int B 17 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{2*n-1~downto~0}~13 0 49(_array -1((_dto c 11 i 0)))))
				(_port(_int M 18 0 49(_ent (_out))))
			)
		)
		(Sumador_n
			(_object
				(_gen(_int n -2 0 68(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 71(_array -1((_dto c 12 i 0)))))
				(_port(_int A 16 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 71(_array -1((_dto c 13 i 0)))))
				(_port(_int B 17 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1322 0 73(_array -1((_dto c 14 i 0)))))
				(_port(_int S 18 0 73(_ent (_out))))
			)
		)
		(registro_paralelo_reg
			(_object
				(_gen(_int n -2 0 85(_ent((i 12)))))
				(_port(_int RST -1 0 91(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 93(_array -1((_dto c 15 i 0)))))
				(_port(_int Din 16 0 93(_ent (_in))))
				(_port(_int OPR 5 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1326 0 97(_array -1((_dto c 16 i 0)))))
				(_port(_int Qout 17 0 97(_ent (_out))))
			)
		)
		(registro_paralelo_rac
			(_object
				(_gen(_int n -2 0 111(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 117(_array -1((_dto c 17 i 0)))))
				(_port(_int Din 16 0 117(_ent (_in))))
				(_port(_int OPR 6 0 119(_ent (_in))))
				(_port(_int RST -1 0 121(_ent (_in))))
				(_port(_int CLK -1 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1332 0 123(_array -1((_dto c 18 i 0)))))
				(_port(_int Qout 17 0 123(_ent (_out))))
			)
		)
		(registro_paralelo_rr
			(_object
				(_gen(_int n -2 0 135(_ent((i 38)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1334 0 141(_array -1((_dto c 19 i 0)))))
				(_port(_int Din 16 0 141(_ent (_in))))
				(_port(_int OPR 7 0 143(_ent (_in))))
				(_port(_int RST -1 0 145(_ent (_in))))
				(_port(_int CLK -1 0 145(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1338 0 147(_array -1((_dto c 20 i 0)))))
				(_port(_int Qout 17 0 147(_ent (_out))))
			)
		)
		(fsm_MAC_4
			(_object
				(_port(_int RST -1 0 158(_ent (_in))))
				(_port(_int CLK -1 0 158(_ent (_in))))
				(_port(_int fs -1 0 159(_ent (_in))))
				(_port(_int REG 8 0 160(_ent (_out))))
				(_port(_int RAC 8 0 160(_ent (_out))))
				(_port(_int RR 8 0 160(_ent (_out))))
				(_port(_int MUX 9 0 161(_ent (_out))))
				(_port(_int LUT 9 0 161(_ent (_out))))
				(_port(_int EOP -1 0 162(_ent (_out))))
			)
		)
	)
	(_inst sc0 0 185(_comp mux_5a1_n)
		(_port
			((x0)(Xn))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((s)(smux))
			((y)(A))
		)
		(_use(_ent . mux_5a1_n)
			(_port
				((x0)(x0))
				((x1)(x1))
				((x2)(x2))
				((x3)(x3))
				((x4)(x4))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst sc1 0 186(_comp LUT)
		(_port
			((F)(slut))
			((s)(B))
		)
		(_use(_ent . LUT)
		)
	)
	(_inst sc2 0 187(_comp multiplicador_n)
		(_port
			((A)(A1))
			((B)(B1))
			((M)(M))
		)
		(_use(_ent . multiplicador_n)
			(_port
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_inst sc3 0 188(_comp Sumador_n)
		(_port
			((A)(M1))
			((B)(Q1))
			((S)(D1))
		)
		(_use(_ent . Sumador_n)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst sc4 0 189(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(Xn))
			((OPR)(sreg))
			((Qout)(x1))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc5 0 190(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x1))
			((OPR)(sreg))
			((Qout)(x2))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc6 0 191(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x2))
			((OPR)(sreg))
			((Qout)(x3))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc7 0 192(_comp registro_paralelo_reg)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((Din)(x3))
			((OPR)(sreg))
			((Qout)(x4))
		)
		(_use(_ent . registro_paralelo_reg)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((Din)(Din))
				((OPR)(OPR))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc8 0 193(_comp registro_paralelo_rac)
		(_port
			((Din)(D1))
			((OPR)(srac))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Q1))
		)
		(_use(_ent . registro_paralelo_rac)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc9 0 194(_comp registro_paralelo_rr)
		(_port
			((Din)(Q1))
			((OPR)(srr))
			((RST)(RST))
			((CLK)(CLK))
			((Qout)(Yn))
		)
		(_use(_ent . registro_paralelo_rr)
			(_gen
				((n)((i 38)))
			)
			(_port
				((Din)(Din))
				((OPR)(OPR))
				((RST)(RST))
				((CLK)(CLK))
				((Qout)(Qout))
			)
		)
	)
	(_inst sc10 0 195(_comp fsm_MAC_4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((fs)(fs))
			((REG)(sreg))
			((RAC)(srac))
			((RR)(srr))
			((MUX)(smux))
			((LUT)(slut))
			((EOP)(EOP))
		)
		(_use(_ent . fsm_MAC_4)
		)
	)
	(_object
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int fs -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13(_array -1((_dto i 11 i 0)))))
		(_port(_int Xn 0 0 13(_ent(_in))))
		(_port(_int EOP -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~12 0 17(_array -1((_dto i 37 i 0)))))
		(_port(_int Yn 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 160(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 161(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 171(_array -1((_dto i 11 i 0)))))
		(_sig(_int x1 10 0 171(_arch(_uni))))
		(_sig(_int x2 10 0 171(_arch(_uni))))
		(_sig(_int x3 10 0 171(_arch(_uni))))
		(_sig(_int x4 10 0 171(_arch(_uni))))
		(_sig(_int A 10 0 171(_arch(_uni))))
		(_sig(_int B 10 0 171(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172(_array -1((_dto i 17 i 0)))))
		(_sig(_int A1 11 0 172(_arch(_uni))))
		(_sig(_int B1 11 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{35~downto~0}~13 0 173(_array -1((_dto i 35 i 0)))))
		(_sig(_int M 12 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{37~downto~0}~13 0 174(_array -1((_dto i 37 i 0)))))
		(_sig(_int M1 13 0 174(_arch(_uni))))
		(_sig(_int Q1 13 0 174(_arch(_uni))))
		(_sig(_int D1 13 0 174(_arch(_uni))))
		(_sig(_int S 13 0 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 175(_array -1((_dto i 2 i 0)))))
		(_sig(_int smux 14 0 175(_arch(_uni))))
		(_sig(_int slut 14 0 175(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 176(_array -1((_dto i 1 i 0)))))
		(_sig(_int sreg 15 0 176(_arch(_uni))))
		(_sig(_int srac 15 0 176(_arch(_uni))))
		(_sig(_int srr 15 0 176(_arch(_uni))))
		(_prcs
			(line__180(_arch 0 0 180(_assignment(_alias((A1)(A(11))(A(11))(A(11))(A(11))(A(11))(A(11))(A)))(_trgt(12))(_sens(10)))))
			(line__181(_arch 1 0 181(_assignment(_alias((B1)(B(11))(B(11))(B(11))(B(11))(B(11))(B(11))(B)))(_trgt(13))(_sens(11)))))
			(line__182(_arch 2 0 182(_assignment(_alias((M1)(M(35))(M(35))(M)))(_trgt(15))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . fsm 21 -1)
)
I 000047 55 1430          1739485553000 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485553001 2025.02.13 15:25:52)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 1d13481a1f4a1c0a1a190c47481b4b1a1f184b1b1e)
	(_ent
		(_time 1739485458519)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Qs 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1430          1739485553986 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485553987 2025.02.13 15:25:53)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 050a0503565204120201145f500353020700530306)
	(_ent
		(_time 1739485458519)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Qs 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485562108 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485562109 2025.02.13 15:26:02)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code b2e6b3e6e6e5b3a5b5b6a3e8e7b4e4b5b0b7e4b4b1)
	(_ent
		(_time 1739485562106)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485562630 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485562631 2025.02.13 15:26:02)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code c692c1939691c7d1c1c2d79c93c090c1c4c390c0c5)
	(_ent
		(_time 1739485562105)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485563401 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485563402 2025.02.13 15:26:03)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code c397c7969694c2d4c4c7d29996c595c4c1c695c5c0)
	(_ent
		(_time 1739485562105)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485570422 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485570423 2025.02.13 15:26:10)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 2b792b2f2f7c2a3c2c2f3a717e2d7d2c292e7d2d28)
	(_ent
		(_time 1739485562105)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485570838 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485570839 2025.02.13 15:26:10)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code d183d6838686d0c6d6d5c08b84d787d6d3d487d7d2)
	(_ent
		(_time 1739485562105)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485571155 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485571156 2025.02.13 15:26:11)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code 095b0c0f565e081e0e0d18535c0f5f0e0b0c5f0f0a)
	(_ent
		(_time 1739485562105)
	)
	(_object
		(_gen(_int n -1 0 8 \3\ (_ent gms((i 3)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485579036 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485579037 2025.02.13 15:26:19)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code dc8cdb8ed98bddcbdbd8cd8689da8adbded98adadf)
	(_ent
		(_time 1739485579034)
	)
	(_object
		(_gen(_int n -1 0 8 \2\ (_ent gms((i 2)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
I 000047 55 1429          1739485579527 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485579528 2025.02.13 15:26:19)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code c090c5959697c1d7c7c4d19a95c696c7c2c596c6c3)
	(_ent
		(_time 1739485579033)
	)
	(_object
		(_gen(_int n -1 0 8 \2\ (_ent gms((i 2)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
V 000047 55 1429          1739485580044 simple
(_unit VHDL(contador_cdhb_n 0 6(simple 0 19))
	(_version vf5)
	(_time 1739485580045 2025.02.13 15:26:20)
	(_source(\../src/contador_cdhb_n.vhd\))
	(_parameters tan)
	(_code c494cf919693c5d3c3c0d59e91c292c3c6c192c2c7)
	(_ent
		(_time 1739485579033)
	)
	(_object
		(_gen(_int n -1 0 8 \2\ (_ent gms((i 2)))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2((_dto i 1 i 0)))))
		(_port(_int opc 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int I 2 0 14(_ent(_out))))
		(_port(_int Z -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20(_array -2((_dto c 4 i 0)))))
		(_sig(_int qp 3 0 20(_arch(_uni))))
		(_sig(_int qn 3 0 20(_arch(_uni))))
		(_prcs
			(c1(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5))(_sens(6)(2)(3)))))
			(secuencial(_arch 1 0 42(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(770)
		(515)
		(771)
	)
	(_model . simple 5 -1)
)
