Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Thu Apr 07 04:54:13 2016
| Host             : Emre-Bilgisayar running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : system_wrapper
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Advance
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.272 |
| Dynamic (W)              | 1.208 |
| Device Static (W)        | 0.065 |
| Total Off-Chip Power (W) | 0.506 |
| Effective TJA (C/W)      | 4.8   |
| Max Ambient (C)          | 96.3  |
| Junction Temperature (C) | 28.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.044 |       26 |       --- |             --- |
| Slice Logic              |     0.018 |    28959 |       --- |             --- |
|   LUT as Logic           |     0.015 |    10772 |     20800 |           51.79 |
|   Register               |     0.001 |    12216 |     41600 |           29.37 |
|   LUT as Distributed RAM |     0.001 |      692 |      9600 |            7.21 |
|   CARRY4                 |    <0.001 |      234 |      8150 |            2.87 |
|   F7/F8 Muxes            |    <0.001 |      199 |     32600 |            0.61 |
|   LUT as Shift Register  |    <0.001 |      398 |      9600 |            4.15 |
|   Others                 |    <0.001 |     1358 |       --- |             --- |
| Signals                  |     0.024 |    21334 |       --- |             --- |
| Block RAM                |     0.027 |       26 |        50 |           52.00 |
| MMCM                     |     0.194 |        2 |         5 |           40.00 |
| PLL                      |     0.000 |        1 |         5 |           20.00 |
| I/O                      |     0.281 |      157 |       210 |           74.76 |
| PHASER                   |     0.111 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.065 |          |           |                 |
| Total                    |     0.767 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.147 |       0.140 |      0.007 |
| Vccaux    |       1.800 |     0.223 |       0.212 |      0.011 |
| Vcco33    |       3.300 |     0.008 |       0.007 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.493 |       0.492 |      0.001 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.003 |       0.002 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.002 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                           | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_system_clk_wiz_0_0                                                                                                                               | system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0                                                                                                                                                                                              |             6.0 |
| clk_out2_system_clk_wiz_0_0                                                                                                                               | system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0                                                                                                                                                                                              |             5.0 |
| clk_pll_i                                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |            12.0 |
| clkfbout_system_clk_wiz_0_0                                                                                                                               | system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0                                                                                                                                                                                              |            10.0 |
| freq_refclk                                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.5 |
| iserdes_clkdiv                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.0 |
| iserdes_clkdiv_1                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            12.0 |
| mem_refclk                                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             3.0 |
| oserdes_clk                                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.0 |
| oserdes_clk_1                                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.0 |
| oserdes_clk_2                                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.0 |
| oserdes_clk_3                                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.0 |
| oserdes_clkdiv                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |            12.0 |
| oserdes_clkdiv_1                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            12.0 |
| oserdes_clkdiv_2                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.0 |
| oserdes_clkdiv_3                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             6.0 |
| pll_clk3_out                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |            12.0 |
| pll_clkfbout                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             6.0 |
| sync_pulse                                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            48.0 |
| sys_clock                                                                                                                                                 | sys_clock                                                                                                                                                                                                                                        |            10.0 |
| system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK                                                                                                                   | system_i/mdm_1/U0/I                                                                                                                                                                                                                              |            33.3 |
| system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE                                                                                                                 | system_i/mdm_1/U0/Ext_JTAG_UPDATE__0                                                                                                                                                                                                             |            33.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                          | Power (W) |
+-----------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                                |     0.702 |
|   i2c_scl_iobuf                                                                               |     0.000 |
|   i2c_sda_iobuf                                                                               |     0.000 |
|   ja_pin10_iobuf                                                                              |    <0.001 |
|   ja_pin1_iobuf                                                                               |    <0.001 |
|   ja_pin2_iobuf                                                                               |    <0.001 |
|   ja_pin3_iobuf                                                                               |     0.000 |
|   ja_pin4_iobuf                                                                               |    <0.001 |
|   ja_pin7_iobuf                                                                               |    <0.001 |
|   ja_pin8_iobuf                                                                               |    <0.001 |
|   ja_pin9_iobuf                                                                               |    <0.001 |
|   jb_pin10_iobuf                                                                              |     0.000 |
|   jb_pin1_iobuf                                                                               |     0.000 |
|   jb_pin2_iobuf                                                                               |    <0.001 |
|   jb_pin3_iobuf                                                                               |     0.000 |
|   jb_pin4_iobuf                                                                               |     0.000 |
|   jb_pin7_iobuf                                                                               |     0.000 |
|   jb_pin8_iobuf                                                                               |     0.000 |
|   jb_pin9_iobuf                                                                               |     0.000 |
|   jc_pin10_iobuf                                                                              |    <0.001 |
|   jc_pin1_iobuf                                                                               |    <0.001 |
|   jc_pin2_iobuf                                                                               |    <0.001 |
|   jc_pin3_iobuf                                                                               |     0.000 |
|   jc_pin4_iobuf                                                                               |    <0.001 |
|   jc_pin7_iobuf                                                                               |    <0.001 |
|   jc_pin8_iobuf                                                                               |    <0.001 |
|   jc_pin9_iobuf                                                                               |    <0.001 |
|   jd_pin10_iobuf                                                                              |    <0.001 |
|   jd_pin1_iobuf                                                                               |    <0.001 |
|   jd_pin2_iobuf                                                                               |    <0.001 |
|   jd_pin3_iobuf                                                                               |     0.000 |
|   jd_pin4_iobuf                                                                               |    <0.001 |
|   jd_pin7_iobuf                                                                               |    <0.001 |
|   jd_pin8_iobuf                                                                               |    <0.001 |
|   jd_pin9_iobuf                                                                               |    <0.001 |
|   qspi_flash_io0_iobuf                                                                        |    <0.001 |
|   qspi_flash_io1_iobuf                                                                        |    <0.001 |
|   qspi_flash_io2_iobuf                                                                        |    <0.001 |
|   qspi_flash_io3_iobuf                                                                        |    <0.001 |
|   qspi_flash_ss_iobuf                                                                         |     0.000 |
|   shield_dp0_dp19_tri_iobuf_0                                                                 |     0.000 |
|   shield_dp0_dp19_tri_iobuf_1                                                                 |     0.000 |
|   shield_dp0_dp19_tri_iobuf_10                                                                |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_11                                                                |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_12                                                                |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_13                                                                |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_14                                                                |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_15                                                                |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_16                                                                |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_17                                                                |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_18                                                                |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_19                                                                |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_2                                                                 |     0.000 |
|   shield_dp0_dp19_tri_iobuf_3                                                                 |     0.000 |
|   shield_dp0_dp19_tri_iobuf_4                                                                 |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_5                                                                 |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_6                                                                 |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_7                                                                 |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_8                                                                 |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_9                                                                 |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_0                                                                |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_1                                                                |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_10                                                               |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_11                                                               |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_12                                                               |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_13                                                               |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_14                                                               |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_15                                                               |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_2                                                                |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_3                                                                |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_4                                                                |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_5                                                                |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_6                                                                |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_7                                                                |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_8                                                                |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_9                                                                |    <0.001 |
|   spi_io0_iobuf                                                                               |    <0.001 |
|   spi_io1_iobuf                                                                               |     0.000 |
|   spi_sck_iobuf                                                                               |    <0.001 |
|   spi_ss_iobuf                                                                                |    <0.001 |
|   system_i                                                                                    |     0.675 |
|     PmodACL_0                                                                                 |     0.003 |
|       inst                                                                                    |     0.003 |
|         axi_gpio_0                                                                            |    <0.001 |
|           U0                                                                                  |    <0.001 |
|             AXI_LITE_IPIF_I                                                                   |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|                 I_DECODER                                                                     |    <0.001 |
|             gpio_core_1                                                                       |    <0.001 |
|               Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|         axi_quad_spi_0                                                                        |     0.003 |
|           U0                                                                                  |     0.003 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|                 I_DECODER                                                                     |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                          |     0.003 |
|               CONTROL_REG_I                                                                   |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                         |    <0.001 |
|                 LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                       |    <0.001 |
|                 LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                                       |    <0.001 |
|                 LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                       |    <0.001 |
|                 LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1                                     |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1                                      |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                       |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                 |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                      |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                      |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1                                        |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1                                       |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                     |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                 |    <0.001 |
|                 LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                                         |    <0.001 |
|                 LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                 |    <0.001 |
|                 LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                   |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                    |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                    |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                 |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                   |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                          |    <0.001 |
|                 USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                |    <0.001 |
|                   inst_fifo_gen                                                               |    <0.001 |
|                     gconvfifo.rf                                                              |    <0.001 |
|                       grf.rf                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                            |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                           gr1.rfwft                                                           |    <0.001 |
|                           gras.rsts                                                           |    <0.001 |
|                           rpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                           gwas.wsts                                                           |    <0.001 |
|                           wpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                           gdm.dm                                                              |    <0.001 |
|                             RAM_reg_0_15_0_5                                                  |    <0.001 |
|                             RAM_reg_0_15_6_7                                                  |    <0.001 |
|                         rstblk                                                                |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                          |    <0.001 |
|                 USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                |    <0.001 |
|                   inst_fifo_gen                                                               |    <0.001 |
|                     gconvfifo.rf                                                              |    <0.001 |
|                       grf.rf                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                            |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                           gr1.rfwft                                                           |    <0.001 |
|                           gras.rsts                                                           |    <0.001 |
|                           rpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                           gwas.wsts                                                           |    <0.001 |
|                           wpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                           gdm.dm                                                              |    <0.001 |
|                             RAM_reg_0_15_0_5                                                  |    <0.001 |
|                             RAM_reg_0_15_6_7                                                  |    <0.001 |
|                         rstblk                                                                |    <0.001 |
|               INTERRUPT_CONTROL_I                                                             |    <0.001 |
|               LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                 |    <0.001 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                                     |    <0.001 |
|               SOFT_RESET_I                                                                    |    <0.001 |
|               STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                    |    <0.001 |
|         pmod_bridge_0                                                                         |     0.000 |
|           inst                                                                                |     0.000 |
|     PmodACL_1                                                                                 |     0.003 |
|       inst                                                                                    |     0.003 |
|         axi_gpio_0                                                                            |    <0.001 |
|           U0                                                                                  |    <0.001 |
|             AXI_LITE_IPIF_I                                                                   |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|                 I_DECODER                                                                     |    <0.001 |
|             gpio_core_1                                                                       |    <0.001 |
|               Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|         axi_quad_spi_0                                                                        |     0.003 |
|           U0                                                                                  |     0.003 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|                 I_DECODER                                                                     |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                          |     0.002 |
|               CONTROL_REG_I                                                                   |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                         |    <0.001 |
|                 LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                       |    <0.001 |
|                 LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                                       |    <0.001 |
|                 LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                       |    <0.001 |
|                 LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1                                     |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1                                      |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                       |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                 |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                      |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                      |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1                                        |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1                                       |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                     |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                 |    <0.001 |
|                 LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                                         |    <0.001 |
|                 LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                 |    <0.001 |
|                 LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                   |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                    |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                    |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                 |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                   |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                          |    <0.001 |
|                 USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                |    <0.001 |
|                   inst_fifo_gen                                                               |    <0.001 |
|                     gconvfifo.rf                                                              |    <0.001 |
|                       grf.rf                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                            |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                           gr1.rfwft                                                           |    <0.001 |
|                           gras.rsts                                                           |    <0.001 |
|                           rpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                           gwas.wsts                                                           |    <0.001 |
|                           wpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                           gdm.dm                                                              |    <0.001 |
|                             RAM_reg_0_15_0_5                                                  |    <0.001 |
|                             RAM_reg_0_15_6_7                                                  |    <0.001 |
|                         rstblk                                                                |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                          |    <0.001 |
|                 USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                |    <0.001 |
|                   inst_fifo_gen                                                               |    <0.001 |
|                     gconvfifo.rf                                                              |    <0.001 |
|                       grf.rf                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                            |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                           gr1.rfwft                                                           |    <0.001 |
|                           gras.rsts                                                           |    <0.001 |
|                           rpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                           gwas.wsts                                                           |    <0.001 |
|                           wpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                           gdm.dm                                                              |    <0.001 |
|                             RAM_reg_0_15_0_5                                                  |    <0.001 |
|                             RAM_reg_0_15_6_7                                                  |    <0.001 |
|                         rstblk                                                                |    <0.001 |
|               INTERRUPT_CONTROL_I                                                             |    <0.001 |
|               LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                 |    <0.001 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                                     |    <0.001 |
|               SOFT_RESET_I                                                                    |    <0.001 |
|               STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                    |    <0.001 |
|         pmod_bridge_0                                                                         |     0.000 |
|           inst                                                                                |     0.000 |
|     PmodGPS_0                                                                                 |    <0.001 |
|       inst                                                                                    |    <0.001 |
|         axi_gpio_0                                                                            |    <0.001 |
|           U0                                                                                  |    <0.001 |
|             AXI_LITE_IPIF_I                                                                   |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|                 I_DECODER                                                                     |    <0.001 |
|             gpio_core_1                                                                       |    <0.001 |
|               Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|         axi_uartlite_0                                                                        |    <0.001 |
|           U0                                                                                  |    <0.001 |
|             AXI_LITE_IPIF_I                                                                   |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|                 I_DECODER                                                                     |    <0.001 |
|             UARTLITE_CORE_I                                                                   |    <0.001 |
|               BAUD_RATE_I                                                                     |    <0.001 |
|               UARTLITE_RX_I                                                                   |    <0.001 |
|                 DELAY_16_I                                                                    |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                            |    <0.001 |
|                 SRL_FIFO_I                                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                              |    <0.001 |
|               UARTLITE_TX_I                                                                   |    <0.001 |
|                 MID_START_BIT_SRL16_I                                                         |    <0.001 |
|                 SRL_FIFO_I                                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                              |    <0.001 |
|         pmod_bridge_0                                                                         |     0.000 |
|           inst                                                                                |     0.000 |
|     PmodOLEDrgb_0                                                                             |     0.003 |
|       inst                                                                                    |     0.003 |
|         axi_gpio_0                                                                            |    <0.001 |
|           U0                                                                                  |    <0.001 |
|             AXI_LITE_IPIF_I                                                                   |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|                 I_DECODER                                                                     |    <0.001 |
|             gpio_core_1                                                                       |    <0.001 |
|               Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|         axi_quad_spi_0                                                                        |     0.003 |
|           U0                                                                                  |     0.003 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|                 I_DECODER                                                                     |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                          |     0.003 |
|               CONTROL_REG_I                                                                   |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                         |    <0.001 |
|                 LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                       |    <0.001 |
|                 LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                                       |    <0.001 |
|                 LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                       |    <0.001 |
|                 LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1                                     |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1                                      |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                       |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                 |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                      |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                      |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1                                        |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1                                       |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                     |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                 |    <0.001 |
|                 LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                                         |    <0.001 |
|                 LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                 |    <0.001 |
|                 LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                   |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                    |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                    |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                 |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                   |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                          |    <0.001 |
|                 USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                |    <0.001 |
|                   inst_fifo_gen                                                               |    <0.001 |
|                     gconvfifo.rf                                                              |    <0.001 |
|                       grf.rf                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                            |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                           gr1.rfwft                                                           |    <0.001 |
|                           gras.rsts                                                           |    <0.001 |
|                           rpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                           gwas.wsts                                                           |    <0.001 |
|                           wpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                           gdm.dm                                                              |    <0.001 |
|                             RAM_reg_0_15_0_5                                                  |    <0.001 |
|                             RAM_reg_0_15_6_7                                                  |    <0.001 |
|                         rstblk                                                                |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                          |    <0.001 |
|                 USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                |    <0.001 |
|                   inst_fifo_gen                                                               |    <0.001 |
|                     gconvfifo.rf                                                              |    <0.001 |
|                       grf.rf                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                            |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                           gr1.rfwft                                                           |    <0.001 |
|                           gras.rsts                                                           |    <0.001 |
|                           rpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                           gwas.wsts                                                           |    <0.001 |
|                           wpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                           gdm.dm                                                              |    <0.001 |
|                             RAM_reg_0_15_0_5                                                  |    <0.001 |
|                             RAM_reg_0_15_6_7                                                  |    <0.001 |
|                         rstblk                                                                |    <0.001 |
|               INTERRUPT_CONTROL_I                                                             |    <0.001 |
|               LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                 |    <0.001 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                                     |    <0.001 |
|               SOFT_RESET_I                                                                    |    <0.001 |
|               STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                    |    <0.001 |
|         pmod_bridge_0                                                                         |     0.000 |
|           inst                                                                                |     0.000 |
|     axi_gpio_0                                                                                |    <0.001 |
|       U0                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                  |    <0.001 |
|             I_DECODER                                                                         |    <0.001 |
|         gpio_core_1                                                                           |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                             |    <0.001 |
|     axi_gpio_1                                                                                |    <0.001 |
|       U0                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                  |    <0.001 |
|             I_DECODER                                                                         |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                    |    <0.001 |
|         gpio_core_1                                                                           |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                             |    <0.001 |
|     axi_gpio_2                                                                                |     0.002 |
|       U0                                                                                      |     0.002 |
|         AXI_LITE_IPIF_I                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                  |    <0.001 |
|             I_DECODER                                                                         |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                    |    <0.001 |
|         gpio_core_1                                                                           |     0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                             |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                             |    <0.001 |
|     axi_gpio_3                                                                                |    <0.001 |
|       U0                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                  |    <0.001 |
|             I_DECODER                                                                         |    <0.001 |
|         gpio_core_1                                                                           |    <0.001 |
|     axi_iic_0                                                                                 |     0.002 |
|       U0                                                                                      |     0.002 |
|         X_IIC                                                                                 |     0.002 |
|           DYN_MASTER_I                                                                        |    <0.001 |
|           FILTER_I                                                                            |    <0.001 |
|             SCL_DEBOUNCE                                                                      |    <0.001 |
|               INPUT_DOUBLE_REGS                                                               |    <0.001 |
|             SDA_DEBOUNCE                                                                      |    <0.001 |
|               INPUT_DOUBLE_REGS                                                               |    <0.001 |
|           IIC_CONTROL_I                                                                       |    <0.001 |
|             BITCNT                                                                            |    <0.001 |
|             CLKCNT                                                                            |    <0.001 |
|             I2CDATA_REG                                                                       |    <0.001 |
|             I2CHEADER_REG                                                                     |    <0.001 |
|             SETUP_CNT                                                                         |    <0.001 |
|           READ_FIFO_I                                                                         |    <0.001 |
|           REG_INTERFACE_I                                                                     |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                                   |    <0.001 |
|           WRITE_FIFO_I                                                                        |    <0.001 |
|           X_AXI_IPIF_SSP1                                                                     |    <0.001 |
|             AXI_LITE_IPIF_I                                                                   |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|                 I_DECODER                                                                     |    <0.001 |
|             X_INTERRUPT_CONTROL                                                               |    <0.001 |
|             X_SOFT_RESET                                                                      |    <0.001 |
|     axi_intc_0                                                                                |    <0.001 |
|       U0                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                  |    <0.001 |
|             I_DECODER                                                                         |    <0.001 |
|         INTC_CORE_I                                                                           |    <0.001 |
|     axi_mem_intercon                                                                          |     0.008 |
|       s00_couplers                                                                            |     0.003 |
|         auto_us                                                                               |     0.003 |
|           inst                                                                                |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                     |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                          |    <0.001 |
|                 r_pipe                                                                        |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                  |    <0.001 |
|               USE_READ.read_addr_inst                                                         |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                       |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                |    <0.001 |
|               USE_WRITE.write_addr_inst                                                       |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                       |    <0.001 |
|               si_register_slice_inst                                                          |    <0.001 |
|                 ar_pipe                                                                       |    <0.001 |
|                 aw_pipe                                                                       |    <0.001 |
|       s01_couplers                                                                            |     0.002 |
|         auto_us                                                                               |     0.002 |
|           inst                                                                                |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                     |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                          |     0.001 |
|                 r_pipe                                                                        |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                  |    <0.001 |
|               USE_READ.read_addr_inst                                                         |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                       |    <0.001 |
|               si_register_slice_inst                                                          |    <0.001 |
|                 ar_pipe                                                                       |    <0.001 |
|       xbar                                                                                    |     0.002 |
|         inst                                                                                  |     0.002 |
|           gen_samd.crossbar_samd                                                              |     0.002 |
|             addr_arbiter_ar                                                                   |    <0.001 |
|             addr_arbiter_aw                                                                   |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                      |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                  |     0.001 |
|               b_pipe                                                                          |    <0.001 |
|               r_pipe                                                                          |     0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                      |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                  |    <0.001 |
|               b_pipe                                                                          |    <0.001 |
|               r_pipe                                                                          |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                    |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                    |    <0.001 |
|               wrouter_aw_fifo                                                                 |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                                   |    <0.001 |
|             splitter_aw_mi                                                                    |    <0.001 |
|     axi_quad_spi_0                                                                            |     0.003 |
|       U0                                                                                      |     0.003 |
|         QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                    |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                  |    <0.001 |
|             I_DECODER                                                                         |    <0.001 |
|         QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                              |     0.002 |
|           CONTROL_REG_I                                                                       |    <0.001 |
|           FIFO_EXISTS.CLK_CROSS_I                                                             |    <0.001 |
|           FIFO_EXISTS.FIFO_IF_MODULE_I                                                        |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                        |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                     |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                       |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_II                                                              |    <0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                    |    <0.001 |
|               inst_fifo_gen                                                                   |    <0.001 |
|                 gconvfifo.rf                                                                  |    <0.001 |
|                   grf.rf                                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                              |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                              |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                              |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                       gr1.rfwft                                                               |    <0.001 |
|                       gras.rsts                                                               |    <0.001 |
|                       rpntr                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                       gwas.wsts                                                               |    <0.001 |
|                       wpntr                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                       gdm.dm                                                                  |    <0.001 |
|                         RAM_reg_0_15_0_5                                                      |    <0.001 |
|                         RAM_reg_0_15_6_7                                                      |    <0.001 |
|                     rstblk                                                                    |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                    |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_II                                                              |    <0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                    |    <0.001 |
|               inst_fifo_gen                                                                   |    <0.001 |
|                 gconvfifo.rf                                                                  |    <0.001 |
|                   grf.rf                                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                              |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                              |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                              |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                       gr1.rfwft                                                               |    <0.001 |
|                       gras.rsts                                                               |    <0.001 |
|                       rpntr                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                       gwas.wsts                                                               |    <0.001 |
|                       wpntr                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                       gdm.dm                                                                  |    <0.001 |
|                         RAM_reg_0_15_0_5                                                      |    <0.001 |
|                         RAM_reg_0_15_6_7                                                      |    <0.001 |
|                     rstblk                                                                    |    <0.001 |
|           INTERRUPT_CONTROL_I                                                                 |    <0.001 |
|           LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                     |    <0.001 |
|           RESET_SYNC_AXI_SPI_CLK_INST                                                         |    <0.001 |
|           SOFT_RESET_I                                                                        |    <0.001 |
|           STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                        |    <0.001 |
|     axi_quad_spi_1                                                                            |     0.002 |
|       U0                                                                                      |     0.002 |
|         QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                    |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                  |    <0.001 |
|             I_DECODER                                                                         |    <0.001 |
|         QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                              |     0.002 |
|           CONTROL_REG_I                                                                       |    <0.001 |
|           FIFO_EXISTS.CLK_CROSS_I                                                             |    <0.001 |
|           FIFO_EXISTS.FIFO_IF_MODULE_I                                                        |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                        |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                     |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                       |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_II                                                              |    <0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                    |    <0.001 |
|               inst_fifo_gen                                                                   |    <0.001 |
|                 gconvfifo.rf                                                                  |    <0.001 |
|                   grf.rf                                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                              |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                              |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                              |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                       gr1.rfwft                                                               |    <0.001 |
|                       gras.rsts                                                               |    <0.001 |
|                       rpntr                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                       gwas.wsts                                                               |    <0.001 |
|                       wpntr                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                       gdm.dm                                                                  |    <0.001 |
|                         RAM_reg_0_15_0_5                                                      |    <0.001 |
|                         RAM_reg_0_15_6_7                                                      |    <0.001 |
|                     rstblk                                                                    |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                    |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_II                                                              |    <0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                    |    <0.001 |
|               inst_fifo_gen                                                                   |    <0.001 |
|                 gconvfifo.rf                                                                  |    <0.001 |
|                   grf.rf                                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                              |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                              |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                              |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                       gr1.rfwft                                                               |    <0.001 |
|                       gras.rsts                                                               |    <0.001 |
|                       rpntr                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                       gwas.wsts                                                               |    <0.001 |
|                       wpntr                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                       gdm.dm                                                                  |    <0.001 |
|                         RAM_reg_0_15_0_5                                                      |    <0.001 |
|                         RAM_reg_0_15_6_7                                                      |    <0.001 |
|                     rstblk                                                                    |    <0.001 |
|           INTERRUPT_CONTROL_I                                                                 |    <0.001 |
|           LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I                                          |    <0.001 |
|             QSPI_LOOK_UP_MODE_2_MEMORY_2.C_SPI_MODE_1_MIXED_ROM_I                             |    <0.001 |
|               synth_options.dist_mem_inst                                                     |    <0.001 |
|                 gen_rom.rom_inst                                                              |    <0.001 |
|           LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I                                        |    <0.001 |
|           RESET_SYNC_AXI_SPI_CLK_INST                                                         |    <0.001 |
|           SOFT_RESET_I                                                                        |    <0.001 |
|           STATUS_REG_MODE_12_GEN.STATUS_SLAVE_SEL_REG_I                                       |    <0.001 |
|     axi_timer_0                                                                               |     0.002 |
|       U0                                                                                      |     0.002 |
|         AXI4_LITE_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                  |    <0.001 |
|             I_DECODER                                                                         |    <0.001 |
|         TC_CORE_I                                                                             |     0.002 |
|           COUNTER_0_I                                                                         |    <0.001 |
|             COUNTER_I                                                                         |    <0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                                        |    <0.001 |
|             COUNTER_I                                                                         |    <0.001 |
|           READ_MUX_I                                                                          |    <0.001 |
|           TIMER_CONTROL_I                                                                     |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                |    <0.001 |
|     axi_uartlite_0                                                                            |    <0.001 |
|       U0                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                  |    <0.001 |
|             I_DECODER                                                                         |    <0.001 |
|         UARTLITE_CORE_I                                                                       |    <0.001 |
|           BAUD_RATE_I                                                                         |    <0.001 |
|           UARTLITE_RX_I                                                                       |    <0.001 |
|             DELAY_16_I                                                                        |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                |    <0.001 |
|             SRL_FIFO_I                                                                        |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                 DYNSHREG_F_I                                                                  |    <0.001 |
|           UARTLITE_TX_I                                                                       |    <0.001 |
|             MID_START_BIT_SRL16_I                                                             |    <0.001 |
|             SRL_FIFO_I                                                                        |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                 DYNSHREG_F_I                                                                  |    <0.001 |
|     clk_wiz_0                                                                                 |     0.107 |
|       inst                                                                                    |     0.107 |
|     mdm_1                                                                                     |    <0.001 |
|       U0                                                                                      |    <0.001 |
|         MDM_Core_I1                                                                           |    <0.001 |
|           JTAG_CONTROL_I                                                                      |    <0.001 |
|     microblaze_0                                                                              |     0.037 |
|       U0                                                                                      |     0.037 |
|         MicroBlaze_Core_I                                                                     |     0.037 |
|           Performance.Core                                                                    |     0.037 |
|             Data_Flow_I                                                                       |     0.005 |
|               ALU_I                                                                           |     0.001 |
|                 ALL_Bits[0].ALU_Bit_I1                                                        |     0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                        |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                         |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                        |     0.001 |
|                 ALL_Bits[10].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[11].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[12].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[13].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[14].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[15].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[16].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[17].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |    <0.001 |
|                 ALL_Bits[18].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[19].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[1].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |    <0.001 |
|                 ALL_Bits[20].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |    <0.001 |
|                 ALL_Bits[21].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[22].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |    <0.001 |
|                 ALL_Bits[23].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[24].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |    <0.001 |
|                 ALL_Bits[25].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |    <0.001 |
|                 ALL_Bits[26].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[27].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[28].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[29].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[2].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[30].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |    <0.001 |
|                 ALL_Bits[31].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[3].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[4].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[5].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[6].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[7].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[8].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|                 ALL_Bits[9].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                   |    <0.001 |
|                     Using_FPGA.Native                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                    |     0.000 |
|               Byte_Doublet_Handle_gti_I                                                       |    <0.001 |
|               Data_Flow_Logic_I                                                               |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                                |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                                |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                                |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                               |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                                |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                                |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                                |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                                |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                                |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                                |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                                |    <0.001 |
|               Operand_Select_I                                                                |    <0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                           |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                           |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                           |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                          |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                           |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                           |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                           |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                           |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                           |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                           |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                           |    <0.001 |
|               Register_File_I                                                                 |     0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                             |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                            |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                            |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                            |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                            |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                            |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                            |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                             |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                             |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                             |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                             |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                             |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                             |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                             |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                             |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                             |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Shift_Logic_Module_I                                                            |     0.000 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                               |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                            |     0.000 |
|               Zero_Detect_I                                                                   |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                      |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                       |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                       |    <0.001 |
|               exception_registers_I1                                                          |    <0.001 |
|                 CarryIn_MUXCY                                                                 |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                 |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                 |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                 |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                   |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                 |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                   |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                 |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                   |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                 |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                   |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                 |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                   |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                 |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                   |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                 |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                   |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                 |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                   |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                     |    <0.001 |
|               msr_reg_i                                                                       |    <0.001 |
|                 MEM_MSR_Bits[24].Using_FDR.MSR_I                                              |    <0.001 |
|                 MEM_MSR_Bits[26].Using_FDR.MSR_I                                              |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                              |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                              |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                              |    <0.001 |
|                 OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                         |    <0.001 |
|                 OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                         |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                         |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                         |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                         |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                         |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                         |    <0.001 |
|             Decode_I                                                                          |     0.004 |
|               PC_Module_I                                                                     |    <0.001 |
|                 Incr_PC[0].MUXCY_XOR_I                                                        |    <0.001 |
|                 Incr_PC[10].MUXCY_XOR_I                                                       |    <0.001 |
|                 Incr_PC[11].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[12].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[13].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[14].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[15].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[16].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[17].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[18].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[19].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[1].MUXCY_XOR_I                                                        |    <0.001 |
|                 Incr_PC[20].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[21].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[22].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[23].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[24].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[25].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[26].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[27].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[28].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[29].MUXCY_XOR_I                                                       |     0.000 |
|                 Incr_PC[2].MUXCY_XOR_I                                                        |     0.000 |
|                 Incr_PC[3].MUXCY_XOR_I                                                        |     0.000 |
|                 Incr_PC[4].MUXCY_XOR_I                                                        |     0.000 |
|                 Incr_PC[5].MUXCY_XOR_I                                                        |     0.000 |
|                 Incr_PC[6].MUXCY_XOR_I                                                        |     0.000 |
|                 Incr_PC[7].MUXCY_XOR_I                                                        |     0.000 |
|                 Incr_PC[8].MUXCY_XOR_I                                                        |     0.000 |
|                 Incr_PC[9].MUXCY_XOR_I                                                        |     0.000 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                      |    <0.001 |
|               PreFetch_Buffer_I1                                                              |     0.001 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                        |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                        |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                        |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                        |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6               |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                   |    <0.001 |
|                 Last_Sel_DFF                                                                  |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                         |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                                      |    <0.001 |
|                 OF_Valid_DFF                                                                  |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                  |    <0.001 |
|                 MUXCY_I                                                                       |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                   |    <0.001 |
|                 MUXCY_I                                                                       |    <0.001 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                   |    <0.001 |
|                 MUXCY_I                                                                       |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                   |    <0.001 |
|                 MUXCY_I                                                                       |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                   |    <0.001 |
|                 MUXCY_I                                                                       |    <0.001 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                   |     0.000 |
|                 MUXCY_I                                                                       |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                   |     0.000 |
|                 MUXCY_I                                                                       |     0.000 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                   |     0.000 |
|                 MUXCY_I                                                                       |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                   |    <0.001 |
|                 MUXCY_I                                                                       |    <0.001 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                   |     0.000 |
|                 MUXCY_I                                                                       |     0.000 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                      |    <0.001 |
|               Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                      |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                      |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                              |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                           |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                              |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                               |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                               |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                           |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                         |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                        |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                         |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                               |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                               |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                               |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                               |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                               |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                               |    <0.001 |
|               Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                        |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                             |    <0.001 |
|                 MUXCY_I                                                                       |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                              |     0.000 |
|                 MUXCY_I                                                                       |     0.000 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                            |     0.000 |
|                 MUXCY_I                                                                       |     0.000 |
|               Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                  |    <0.001 |
|                 MUXCY_I                                                                       |    <0.001 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                |     0.000 |
|                 MUXCY_I                                                                       |     0.000 |
|               if_pc_incr_carry_and_0                                                          |     0.000 |
|                 MUXCY_I                                                                       |     0.000 |
|               if_pc_incr_carry_and_3                                                          |     0.000 |
|                 MUXCY_I                                                                       |     0.000 |
|               jump_logic_I1                                                                   |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                              |    <0.001 |
|                 MUXCY_JUMP_CARRY2                                                             |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                             |    <0.001 |
|                 MUXCY_JUMP_CARRY4                                                             |     0.000 |
|                 MUXCY_JUMP_CARRY5                                                             |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                             |    <0.001 |
|               mem_PipeRun_carry_and                                                           |    <0.001 |
|                 MUXCY_I                                                                       |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                                    |    <0.001 |
|                 MUXCY_I                                                                       |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                                        |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                          |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                            |    <0.001 |
|               SRL16E_1                                                                        |    <0.001 |
|               SRL16E_2                                                                        |    <0.001 |
|               SRL16E_3                                                                        |    <0.001 |
|               SRL16E_4                                                                        |    <0.001 |
|               SRL16E_7                                                                        |    <0.001 |
|               SRL16E_8                                                                        |    <0.001 |
|               The_Cache_Addresses[1].SRL16E_Cache_I                                           |    <0.001 |
|               The_Cache_Addresses[2].SRL16E_Cache_I                                           |    <0.001 |
|               The_Cache_Addresses[3].SRL16E_Cache_I                                           |    <0.001 |
|               The_Cache_Addresses[4].SRL16E_Cache_I                                           |    <0.001 |
|               The_Cache_Addresses[5].SRL16E_Cache_I                                           |    <0.001 |
|               The_Cache_Addresses[6].SRL16E_Cache_I                                           |    <0.001 |
|               The_Cache_Addresses[7].SRL16E_Cache_I                                           |    <0.001 |
|               The_Cache_Addresses[8].SRL16E_Cache_I                                           |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                               |    <0.001 |
|                 Compare[0].MUXCY_I                                                            |    <0.001 |
|                 Compare[0].SRLC16E_I                                                          |    <0.001 |
|                 Compare[1].MUXCY_I                                                            |     0.000 |
|                 Compare[1].SRLC16E_I                                                          |    <0.001 |
|                 Compare[2].MUXCY_I                                                            |     0.000 |
|                 Compare[2].SRLC16E_I                                                          |    <0.001 |
|                 Compare[3].MUXCY_I                                                            |     0.000 |
|                 Compare[3].SRLC16E_I                                                          |    <0.001 |
|                 Compare[4].MUXCY_I                                                            |    <0.001 |
|                 Compare[4].SRLC16E_I                                                          |    <0.001 |
|                 Compare[5].MUXCY_I                                                            |     0.000 |
|                 Compare[5].SRLC16E_I                                                          |    <0.001 |
|                 Compare[6].MUXCY_I                                                            |     0.000 |
|                 Compare[6].SRLC16E_I                                                          |    <0.001 |
|                 Compare[7].MUXCY_I                                                            |     0.000 |
|                 Compare[7].SRLC16E_I                                                          |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                              |    <0.001 |
|               sync_dbg_brk_hit                                                                |    <0.001 |
|               sync_dbg_hit                                                                    |    <0.001 |
|                 sync_bits[0].sync_bit                                                         |    <0.001 |
|                 sync_bits[15].sync_bit                                                        |     0.000 |
|               sync_running_clock                                                              |    <0.001 |
|               sync_sample                                                                     |    <0.001 |
|                 sync_bits[0].sync_bit                                                         |    <0.001 |
|                 sync_bits[1].sync_bit                                                         |    <0.001 |
|                 sync_bits[2].sync_bit                                                         |    <0.001 |
|                 sync_bits[3].sync_bit                                                         |    <0.001 |
|                 sync_bits[4].sync_bit                                                         |    <0.001 |
|                 sync_bits[5].sync_bit                                                         |    <0.001 |
|                 sync_bits[6].sync_bit                                                         |    <0.001 |
|               sync_sleep                                                                      |    <0.001 |
|               sync_stop_CPU                                                                   |    <0.001 |
|               sync_trig_out_0                                                                 |    <0.001 |
|             Using_DCache.Using_WriteThrough.DCache_I1                                         |     0.011 |
|               DATA_RAM_Module                                                                 |     0.007 |
|                 Using_B36_S9.The_BRAMs[0].RAMB36_I1                                           |     0.002 |
|                 Using_B36_S9.The_BRAMs[1].RAMB36_I1                                           |     0.002 |
|                 Using_B36_S9.The_BRAMs[2].RAMB36_I1                                           |     0.002 |
|                 Using_B36_S9.The_BRAMs[3].RAMB36_I1                                           |     0.002 |
|               Gen_WE[0].SUM_I                                                                 |    <0.001 |
|               Gen_WE[1].SUM_I                                                                 |    <0.001 |
|               Gen_WE[2].SUM_I                                                                 |    <0.001 |
|               Gen_WE[3].SUM_I                                                                 |    <0.001 |
|               TAG_RAM_Module                                                                  |     0.002 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                          |     0.002 |
|               Use_XX_Accesses3.xx_access_read_miss                                            |    <0.001 |
|                 MUXCY_I                                                                       |    <0.001 |
|               Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or                            |    <0.001 |
|                 MUXCY_I                                                                       |    <0.001 |
|               Using_Latch_AS_Logic_1.AND2B1L_I1                                               |    <0.001 |
|               Using_Latch_AS_Logic_3.AND2B1L_I1                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Cache_Interface_I1                             |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                             |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                              |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                             |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                              |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                             |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                              |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                             |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                              |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_FDRE                                        |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_LUT                                         |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem                       |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem                       |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem                       |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem                      |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem                       |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem                       |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem                       |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem                       |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem                       |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem                       |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem                       |    <0.001 |
|                 Retarget                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                                |    <0.001 |
|               cache_valid_bit_detect_I1                                                       |     0.000 |
|                 Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                   |     0.000 |
|                   MUXCY_I                                                                     |     0.000 |
|               dcache_data_strobe_sel_carry_or_0                                               |     0.000 |
|                 MUXCY_I                                                                       |     0.000 |
|               dcache_data_strobe_sel_carry_or_1                                               |     0.000 |
|                 MUXCY_I                                                                       |     0.000 |
|               dcache_data_strobe_sel_carry_or_2                                               |    <0.001 |
|                 MUXCY_I                                                                       |    <0.001 |
|               mem_read_cache_hit_carry_or                                                     |    <0.001 |
|                 MUXCY_I                                                                       |    <0.001 |
|               mem_read_cache_hit_direct_carry_and                                             |     0.000 |
|                 MUXCY_I                                                                       |     0.000 |
|               mem_read_cache_miss_sel_carry_and                                               |    <0.001 |
|                 MUXCY_I                                                                       |    <0.001 |
|               mem_tag_hit_comparator                                                          |     0.000 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                   |     0.000 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                   |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                   |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                   |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                   |     0.000 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                   |     0.000 |
|               mem_tag_miss_comparator                                                         |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                   |     0.000 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                   |    <0.001 |
|             Using_Debug.Using_ICache.combined_carry_and_I2                                    |     0.000 |
|               MUXCY_I                                                                         |     0.000 |
|             Using_Debug.Using_ICache.combined_carry_or_I                                      |     0.000 |
|               MUXCY_I                                                                         |     0.000 |
|             Using_Debug.Using_ICache.debug_combinded_carry_or_I                               |     0.000 |
|               MUXCY_I                                                                         |     0.000 |
|             Using_ICache.ICache_I1                                                            |     0.015 |
|               Cache_Interface_I1                                                              |    <0.001 |
|               Data_RAM_Module                                                                 |     0.011 |
|                 Using_B36_S9.The_BRAMs[0].RAMB36_I1                                           |     0.003 |
|                 Using_B36_S9.The_BRAMs[1].RAMB36_I1                                           |     0.003 |
|                 Using_B36_S9.The_BRAMs[2].RAMB36_I1                                           |     0.003 |
|                 Using_B36_S9.The_BRAMs[3].RAMB36_I1                                           |     0.003 |
|               Tag_RAM_Module                                                                  |     0.003 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                          |     0.003 |
|               Using_FPGA_FSL_1.tag_hit_comparator                                             |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                   |     0.000 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                   |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                   |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                   |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                   |    <0.001 |
|                 Using_Extra_Carry.MUXCY_EXTRA_I                                               |     0.000 |
|               Using_XX_Access_Part2.carry_or_I1                                               |    <0.001 |
|                 MUXCY_I                                                                       |    <0.001 |
|               cache_valid_bit_detect_I1                                                       |     0.000 |
|                 Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                   |     0.000 |
|                   MUXCY_I                                                                     |     0.000 |
|             instr_mux_I                                                                       |    <0.001 |
|             mem_databus_ready_sel_carry_or                                                    |     0.000 |
|               MUXCY_I                                                                         |     0.000 |
|             read_data_mux_I                                                                   |    <0.001 |
|           Reset_DFF                                                                           |    <0.001 |
|           Using_Async_Interrupt.Interrupt_DFF                                                 |    <0.001 |
|     microblaze_0_axi_periph                                                                   |     0.003 |
|       tier2_xbar_0                                                                            |    <0.001 |
|         inst                                                                                  |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                            |    <0.001 |
|             addr_arbiter_inst                                                                 |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                      |    <0.001 |
|             reg_slice_r                                                                       |    <0.001 |
|             splitter_ar                                                                       |    <0.001 |
|             splitter_aw                                                                       |    <0.001 |
|       tier2_xbar_1                                                                            |    <0.001 |
|         inst                                                                                  |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                            |    <0.001 |
|             addr_arbiter_inst                                                                 |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                      |    <0.001 |
|             reg_slice_r                                                                       |    <0.001 |
|             splitter_ar                                                                       |    <0.001 |
|             splitter_aw                                                                       |    <0.001 |
|       tier2_xbar_2                                                                            |    <0.001 |
|         inst                                                                                  |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                            |    <0.001 |
|             addr_arbiter_inst                                                                 |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                      |    <0.001 |
|             reg_slice_r                                                                       |    <0.001 |
|             splitter_ar                                                                       |    <0.001 |
|             splitter_aw                                                                       |    <0.001 |
|       xbar                                                                                    |    <0.001 |
|         inst                                                                                  |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                            |    <0.001 |
|             addr_arbiter_inst                                                                 |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                      |    <0.001 |
|             reg_slice_r                                                                       |    <0.001 |
|             splitter_ar                                                                       |    <0.001 |
|             splitter_aw                                                                       |    <0.001 |
|     microblaze_0_local_memory                                                                 |     0.004 |
|       dlmb_bram_if_cntlr                                                                      |    <0.001 |
|         U0                                                                                    |    <0.001 |
|       dlmb_v10                                                                                |     0.000 |
|         U0                                                                                    |     0.000 |
|       ilmb_bram_if_cntlr                                                                      |    <0.001 |
|         U0                                                                                    |    <0.001 |
|       ilmb_v10                                                                                |     0.000 |
|         U0                                                                                    |     0.000 |
|       lmb_bram                                                                                |     0.004 |
|         U0                                                                                    |     0.004 |
|           inst_blk_mem_gen                                                                    |     0.004 |
|             gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                    |     0.004 |
|               valid.cstr                                                                      |     0.004 |
|                 ramloop[0].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                             |    <0.001 |
|                 ramloop[10].ram.r                                                             |    <0.001 |
|                   prim_noinit.ram                                                             |    <0.001 |
|                 ramloop[11].ram.r                                                             |    <0.001 |
|                   prim_noinit.ram                                                             |    <0.001 |
|                 ramloop[12].ram.r                                                             |    <0.001 |
|                   prim_noinit.ram                                                             |    <0.001 |
|                 ramloop[13].ram.r                                                             |    <0.001 |
|                   prim_noinit.ram                                                             |    <0.001 |
|                 ramloop[14].ram.r                                                             |    <0.001 |
|                   prim_noinit.ram                                                             |    <0.001 |
|                 ramloop[15].ram.r                                                             |    <0.001 |
|                   prim_noinit.ram                                                             |    <0.001 |
|                 ramloop[1].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                             |    <0.001 |
|                 ramloop[2].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                             |    <0.001 |
|                 ramloop[3].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                             |    <0.001 |
|                 ramloop[4].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                             |    <0.001 |
|                 ramloop[5].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                             |    <0.001 |
|                 ramloop[6].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                             |    <0.001 |
|                 ramloop[7].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                             |    <0.001 |
|                 ramloop[8].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                             |    <0.001 |
|                 ramloop[9].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                             |    <0.001 |
|     mig_7series_0                                                                             |     0.493 |
|       u_system_mig_7series_0_0_mig                                                            |     0.493 |
|         temp_mon_enabled.u_tempmon                                                            |     0.006 |
|         u_ddr3_clk_ibuf                                                                       |     0.000 |
|         u_ddr3_infrastructure                                                                 |     0.088 |
|         u_iodelay_ctrl                                                                        |    <0.001 |
|         u_memc_ui_top_axi                                                                     |     0.398 |
|           mem_intfc0                                                                          |     0.392 |
|             ddr_phy_top0                                                                      |     0.387 |
|               u_ddr_calib_top                                                                 |     0.016 |
|                 ddr_phy_tempmon_0                                                             |     0.003 |
|                 dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                 |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                     |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                                 |     0.002 |
|                 u_ddr_phy_init                                                                |     0.004 |
|                 u_ddr_phy_rdlvl                                                               |     0.004 |
|                 u_ddr_phy_wrcal                                                               |     0.002 |
|               u_ddr_mc_phy_wrapper                                                            |     0.372 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                    |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                   |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                   |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                   |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                   |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                   |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                   |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                    |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                    |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                    |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                    |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                    |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                    |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                    |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                    |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                    |     0.006 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs        |     0.015 |
|                   IBUFDS                                                                      |     0.010 |
|                   OBUFTDS                                                                     |     0.004 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs        |     0.015 |
|                   IBUFDS                                                                      |     0.010 |
|                   OBUFTDS                                                                     |     0.004 |
|                 u_ddr_mc_phy                                                                  |     0.195 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                           |     0.195 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                           |     0.033 |
|                       ddr_byte_group_io                                                       |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                               |     0.016 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                       |    <0.001 |
|                         mem_reg_0_15_0_5                                                      |    <0.001 |
|                         mem_reg_0_15_12_17                                                    |    <0.001 |
|                         mem_reg_0_15_18_23                                                    |    <0.001 |
|                         mem_reg_0_15_24_29                                                    |    <0.001 |
|                         mem_reg_0_15_30_35                                                    |    <0.001 |
|                         mem_reg_0_15_36_41                                                    |    <0.001 |
|                         mem_reg_0_15_42_47                                                    |    <0.001 |
|                         mem_reg_0_15_48_53                                                    |    <0.001 |
|                         mem_reg_0_15_54_59                                                    |    <0.001 |
|                         mem_reg_0_15_60_65                                                    |    <0.001 |
|                         mem_reg_0_15_66_71                                                    |    <0.001 |
|                         mem_reg_0_15_6_11                                                     |    <0.001 |
|                         mem_reg_0_15_72_77                                                    |    <0.001 |
|                         mem_reg_0_15_78_79                                                    |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                           |     0.017 |
|                       ddr_byte_group_io                                                       |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                       |    <0.001 |
|                         mem_reg_0_15_0_5                                                      |    <0.001 |
|                         mem_reg_0_15_12_17                                                    |    <0.001 |
|                         mem_reg_0_15_18_23                                                    |    <0.001 |
|                         mem_reg_0_15_24_29                                                    |    <0.001 |
|                         mem_reg_0_15_30_35                                                    |    <0.001 |
|                         mem_reg_0_15_36_41                                                    |    <0.001 |
|                         mem_reg_0_15_42_47                                                    |    <0.001 |
|                         mem_reg_0_15_48_53                                                    |    <0.001 |
|                         mem_reg_0_15_54_59                                                    |    <0.001 |
|                         mem_reg_0_15_60_65                                                    |    <0.001 |
|                         mem_reg_0_15_66_71                                                    |    <0.001 |
|                         mem_reg_0_15_6_11                                                     |    <0.001 |
|                         mem_reg_0_15_72_77                                                    |    <0.001 |
|                         mem_reg_0_15_78_79                                                    |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                           |     0.051 |
|                       ddr_byte_group_io                                                       |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                           |    <0.001 |
|                         mem_reg_0_3_12_17                                                     |    <0.001 |
|                         mem_reg_0_3_18_23                                                     |    <0.001 |
|                         mem_reg_0_3_24_29                                                     |    <0.001 |
|                         mem_reg_0_3_30_35                                                     |    <0.001 |
|                         mem_reg_0_3_36_41                                                     |    <0.001 |
|                         mem_reg_0_3_42_47                                                     |    <0.001 |
|                         mem_reg_0_3_48_53                                                     |    <0.001 |
|                         mem_reg_0_3_54_59                                                     |    <0.001 |
|                         mem_reg_0_3_60_65                                                     |    <0.001 |
|                         mem_reg_0_3_66_71                                                     |    <0.001 |
|                         mem_reg_0_3_6_11                                                      |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                       |    <0.001 |
|                         mem_reg_0_15_0_5                                                      |    <0.001 |
|                         mem_reg_0_15_12_17                                                    |    <0.001 |
|                         mem_reg_0_15_18_23                                                    |    <0.001 |
|                         mem_reg_0_15_24_29                                                    |    <0.001 |
|                         mem_reg_0_15_30_35                                                    |    <0.001 |
|                         mem_reg_0_15_36_41                                                    |    <0.001 |
|                         mem_reg_0_15_42_47                                                    |    <0.001 |
|                         mem_reg_0_15_48_53                                                    |    <0.001 |
|                         mem_reg_0_15_54_59                                                    |    <0.001 |
|                         mem_reg_0_15_60_65                                                    |    <0.001 |
|                         mem_reg_0_15_66_71                                                    |    <0.001 |
|                         mem_reg_0_15_6_11                                                     |    <0.001 |
|                         mem_reg_0_15_72_77                                                    |    <0.001 |
|                         mem_reg_0_15_78_79                                                    |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                           |     0.051 |
|                       ddr_byte_group_io                                                       |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                           |    <0.001 |
|                         mem_reg_0_3_12_17                                                     |    <0.001 |
|                         mem_reg_0_3_18_23                                                     |    <0.001 |
|                         mem_reg_0_3_24_29                                                     |    <0.001 |
|                         mem_reg_0_3_30_35                                                     |    <0.001 |
|                         mem_reg_0_3_36_41                                                     |    <0.001 |
|                         mem_reg_0_3_42_47                                                     |    <0.001 |
|                         mem_reg_0_3_48_53                                                     |    <0.001 |
|                         mem_reg_0_3_54_59                                                     |    <0.001 |
|                         mem_reg_0_3_60_65                                                     |    <0.001 |
|                         mem_reg_0_3_66_71                                                     |    <0.001 |
|                         mem_reg_0_3_6_11                                                      |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                       |    <0.001 |
|                         mem_reg_0_15_0_5                                                      |    <0.001 |
|                         mem_reg_0_15_12_17                                                    |    <0.001 |
|                         mem_reg_0_15_18_23                                                    |    <0.001 |
|                         mem_reg_0_15_24_29                                                    |    <0.001 |
|                         mem_reg_0_15_30_35                                                    |    <0.001 |
|                         mem_reg_0_15_36_41                                                    |    <0.001 |
|                         mem_reg_0_15_42_47                                                    |    <0.001 |
|                         mem_reg_0_15_48_53                                                    |    <0.001 |
|                         mem_reg_0_15_54_59                                                    |    <0.001 |
|                         mem_reg_0_15_60_65                                                    |    <0.001 |
|                         mem_reg_0_15_66_71                                                    |    <0.001 |
|                         mem_reg_0_15_6_11                                                     |    <0.001 |
|                         mem_reg_0_15_72_77                                                    |    <0.001 |
|                         mem_reg_0_15_78_79                                                    |    <0.001 |
|             mc0                                                                               |     0.004 |
|               bank_mach0                                                                      |     0.003 |
|                 arb_mux0                                                                      |    <0.001 |
|                   arb_row_col0                                                                |    <0.001 |
|                     col_arb0                                                                  |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                   |    <0.001 |
|                     row_arb0                                                                  |    <0.001 |
|                   arb_select0                                                                 |    <0.001 |
|                 bank_cntrl[0].bank0                                                           |    <0.001 |
|                   bank_compare0                                                               |    <0.001 |
|                   bank_queue0                                                                 |    <0.001 |
|                   bank_state0                                                                 |    <0.001 |
|                 bank_cntrl[1].bank0                                                           |    <0.001 |
|                   bank_compare0                                                               |    <0.001 |
|                   bank_queue0                                                                 |    <0.001 |
|                   bank_state0                                                                 |    <0.001 |
|                 bank_cntrl[2].bank0                                                           |    <0.001 |
|                   bank_compare0                                                               |    <0.001 |
|                   bank_queue0                                                                 |    <0.001 |
|                   bank_state0                                                                 |    <0.001 |
|                 bank_cntrl[3].bank0                                                           |    <0.001 |
|                   bank_compare0                                                               |    <0.001 |
|                   bank_queue0                                                                 |    <0.001 |
|                   bank_state0                                                                 |    <0.001 |
|                 bank_common0                                                                  |    <0.001 |
|               col_mach0                                                                       |    <0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                 |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                 |    <0.001 |
|               rank_mach0                                                                      |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                     |    <0.001 |
|                 rank_common0                                                                  |    <0.001 |
|                   maintenance_request.maint_arb0                                              |    <0.001 |
|           u_axi_mc                                                                            |     0.002 |
|             axi_mc_ar_channel_0                                                               |    <0.001 |
|               ar_cmd_fsm_0                                                                    |    <0.001 |
|               axi_mc_cmd_translator_0                                                         |    <0.001 |
|                 axi_mc_incr_cmd_0                                                             |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                             |    <0.001 |
|             axi_mc_aw_channel_0                                                               |    <0.001 |
|               aw_cmd_fsm_0                                                                    |    <0.001 |
|               axi_mc_cmd_translator_0                                                         |    <0.001 |
|                 axi_mc_incr_cmd_0                                                             |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                             |    <0.001 |
|             axi_mc_b_channel_0                                                                |    <0.001 |
|               bid_fifo_0                                                                      |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                              |    <0.001 |
|             axi_mc_r_channel_0                                                                |    <0.001 |
|               rd_data_fifo_0                                                                  |    <0.001 |
|               transaction_fifo_0                                                              |    <0.001 |
|             axi_mc_w_channel_0                                                                |    <0.001 |
|           u_ui_top                                                                            |     0.004 |
|             ui_cmd0                                                                           |    <0.001 |
|             ui_rd_data0                                                                       |     0.002 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                 |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                              |    <0.001 |
|             ui_wr_data0                                                                       |     0.002 |
|               pointer_ram.rams[0].RAM32M0                                                     |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                           |    <0.001 |
|     rst_mig_7series_0_83M                                                                     |    <0.001 |
|       U0                                                                                      |    <0.001 |
|         EXT_LPF                                                                               |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                          |    <0.001 |
|         SEQ                                                                                   |    <0.001 |
|           SEQ_COUNTER                                                                         |    <0.001 |
|     xlconcat_0                                                                                |     0.000 |
+-----------------------------------------------------------------------------------------------+-----------+


