{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 14 17:24:00 2021 " "Info: Processing started: Mon Jun 14 17:24:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mgs -c mgs " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mgs -c mgs" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 mgs.v(31) " "Warning (10229): Verilog HDL Expression warning at mgs.v(31): truncated literal to match 8 bits" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 mgs.v(32) " "Warning (10229): Verilog HDL Expression warning at mgs.v(32): truncated literal to match 8 bits" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mgs.v(23) " "Warning (10268): Verilog HDL information at mgs.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mgs.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mgs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mgs " "Info: Found entity 1: mgs" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rps.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file rps.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mgs " "Info: Elaborating entity \"mgs\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "init mgs.v(56) " "Warning (10235): Verilog HDL Always Construct warning at mgs.v(56): variable \"init\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop2 mgs.v(68) " "Warning (10235): Verilog HDL Always Construct warning at mgs.v(68): variable \"stop2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "locate mgs.v(71) " "Warning (10235): Verilog HDL Always Construct warning at mgs.v(71): variable \"locate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mgs.v(71) " "Warning (10230): Verilog HDL assignment warning at mgs.v(71): truncated value with size 32 to match size of target (4)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "locate mgs.v(72) " "Warning (10235): Verilog HDL Always Construct warning at mgs.v(72): variable \"locate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mgs.v(72) " "Warning (10230): Verilog HDL assignment warning at mgs.v(72): truncated value with size 32 to match size of target (4)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "locate mgs.v(73) " "Warning (10235): Verilog HDL Always Construct warning at mgs.v(73): variable \"locate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mgs.v(73) " "Warning (10230): Verilog HDL assignment warning at mgs.v(73): truncated value with size 32 to match size of target (4)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop1 mgs.v(77) " "Warning (10235): Verilog HDL Always Construct warning at mgs.v(77): variable \"stop1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "locate mgs.v(80) " "Warning (10235): Verilog HDL Always Construct warning at mgs.v(80): variable \"locate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mgs.v(80) " "Warning (10230): Verilog HDL assignment warning at mgs.v(80): truncated value with size 32 to match size of target (2)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop0 mgs.v(84) " "Warning (10235): Verilog HDL Always Construct warning at mgs.v(84): variable \"stop0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "answer100 mgs.v(87) " "Warning (10235): Verilog HDL Always Construct warning at mgs.v(87): variable \"answer100\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "answer100 mgs.v(88) " "Warning (10235): Verilog HDL Always Construct warning at mgs.v(88): variable \"answer100\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "answer10 mgs.v(89) " "Warning (10235): Verilog HDL Always Construct warning at mgs.v(89): variable \"answer10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "answer10 mgs.v(90) " "Warning (10235): Verilog HDL Always Construct warning at mgs.v(90): variable \"answer10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "answer1 mgs.v(91) " "Warning (10235): Verilog HDL Always Construct warning at mgs.v(91): variable \"answer1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "answer1 mgs.v(92) " "Warning (10235): Verilog HDL Always Construct warning at mgs.v(92): variable \"answer1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mgs.v(25) " "Info (10264): Verilog HDL Case Statement information at mgs.v(25): all case item expressions in this case statement are onehot" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "banana mgs.v(23) " "Warning (10240): Verilog HDL Always Construct warning at mgs.v(23): inferring latch(es) for variable \"banana\", which holds its previous value in one or more paths through the always construct" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "init mgs.v(23) " "Warning (10240): Verilog HDL Always Construct warning at mgs.v(23): inferring latch(es) for variable \"init\", which holds its previous value in one or more paths through the always construct" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seven1 mgs.v(23) " "Warning (10240): Verilog HDL Always Construct warning at mgs.v(23): inferring latch(es) for variable \"seven1\", which holds its previous value in one or more paths through the always construct" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seven10 mgs.v(23) " "Warning (10240): Verilog HDL Always Construct warning at mgs.v(23): inferring latch(es) for variable \"seven10\", which holds its previous value in one or more paths through the always construct" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seven100 mgs.v(23) " "Warning (10240): Verilog HDL Always Construct warning at mgs.v(23): inferring latch(es) for variable \"seven100\", which holds its previous value in one or more paths through the always construct" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "locate mgs.v(23) " "Warning (10240): Verilog HDL Always Construct warning at mgs.v(23): inferring latch(es) for variable \"locate\", which holds its previous value in one or more paths through the always construct" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stop1 mgs.v(23) " "Warning (10240): Verilog HDL Always Construct warning at mgs.v(23): inferring latch(es) for variable \"stop1\", which holds its previous value in one or more paths through the always construct" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stop2 mgs.v(23) " "Warning (10240): Verilog HDL Always Construct warning at mgs.v(23): inferring latch(es) for variable \"stop2\", which holds its previous value in one or more paths through the always construct" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stop0 mgs.v(23) " "Warning (10240): Verilog HDL Always Construct warning at mgs.v(23): inferring latch(es) for variable \"stop0\", which holds its previous value in one or more paths through the always construct" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "answer1 mgs.v(23) " "Warning (10240): Verilog HDL Always Construct warning at mgs.v(23): inferring latch(es) for variable \"answer1\", which holds its previous value in one or more paths through the always construct" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "answer10 mgs.v(23) " "Warning (10240): Verilog HDL Always Construct warning at mgs.v(23): inferring latch(es) for variable \"answer10\", which holds its previous value in one or more paths through the always construct" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "answer100 mgs.v(23) " "Warning (10240): Verilog HDL Always Construct warning at mgs.v(23): inferring latch(es) for variable \"answer100\", which holds its previous value in one or more paths through the always construct" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number1 mgs.v(23) " "Warning (10240): Verilog HDL Always Construct warning at mgs.v(23): inferring latch(es) for variable \"number1\", which holds its previous value in one or more paths through the always construct" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number10 mgs.v(23) " "Warning (10240): Verilog HDL Always Construct warning at mgs.v(23): inferring latch(es) for variable \"number10\", which holds its previous value in one or more paths through the always construct" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number100 mgs.v(23) " "Warning (10240): Verilog HDL Always Construct warning at mgs.v(23): inferring latch(es) for variable \"number100\", which holds its previous value in one or more paths through the always construct" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number100\[0\] mgs.v(23) " "Info (10041): Inferred latch for \"number100\[0\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number100\[1\] mgs.v(23) " "Info (10041): Inferred latch for \"number100\[1\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number100\[2\] mgs.v(23) " "Info (10041): Inferred latch for \"number100\[2\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number100\[3\] mgs.v(23) " "Info (10041): Inferred latch for \"number100\[3\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number10\[0\] mgs.v(23) " "Info (10041): Inferred latch for \"number10\[0\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number10\[1\] mgs.v(23) " "Info (10041): Inferred latch for \"number10\[1\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number10\[2\] mgs.v(23) " "Info (10041): Inferred latch for \"number10\[2\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number10\[3\] mgs.v(23) " "Info (10041): Inferred latch for \"number10\[3\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number1\[0\] mgs.v(23) " "Info (10041): Inferred latch for \"number1\[0\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number1\[1\] mgs.v(23) " "Info (10041): Inferred latch for \"number1\[1\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number1\[2\] mgs.v(23) " "Info (10041): Inferred latch for \"number1\[2\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number1\[3\] mgs.v(23) " "Info (10041): Inferred latch for \"number1\[3\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer100\[0\] mgs.v(23) " "Info (10041): Inferred latch for \"answer100\[0\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer100\[1\] mgs.v(23) " "Info (10041): Inferred latch for \"answer100\[1\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer100\[2\] mgs.v(23) " "Info (10041): Inferred latch for \"answer100\[2\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer100\[3\] mgs.v(23) " "Info (10041): Inferred latch for \"answer100\[3\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer10\[0\] mgs.v(23) " "Info (10041): Inferred latch for \"answer10\[0\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer10\[1\] mgs.v(23) " "Info (10041): Inferred latch for \"answer10\[1\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer10\[2\] mgs.v(23) " "Info (10041): Inferred latch for \"answer10\[2\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer10\[3\] mgs.v(23) " "Info (10041): Inferred latch for \"answer10\[3\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[0\] mgs.v(23) " "Info (10041): Inferred latch for \"answer1\[0\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[1\] mgs.v(23) " "Info (10041): Inferred latch for \"answer1\[1\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[2\] mgs.v(23) " "Info (10041): Inferred latch for \"answer1\[2\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[3\] mgs.v(23) " "Info (10041): Inferred latch for \"answer1\[3\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop0 mgs.v(23) " "Info (10041): Inferred latch for \"stop0\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop2 mgs.v(23) " "Info (10041): Inferred latch for \"stop2\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop1 mgs.v(23) " "Info (10041): Inferred latch for \"stop1\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "locate\[0\] mgs.v(23) " "Info (10041): Inferred latch for \"locate\[0\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "locate\[1\] mgs.v(23) " "Info (10041): Inferred latch for \"locate\[1\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven100\[0\] mgs.v(23) " "Info (10041): Inferred latch for \"seven100\[0\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven100\[1\] mgs.v(23) " "Info (10041): Inferred latch for \"seven100\[1\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven100\[2\] mgs.v(23) " "Info (10041): Inferred latch for \"seven100\[2\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven100\[3\] mgs.v(23) " "Info (10041): Inferred latch for \"seven100\[3\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven100\[4\] mgs.v(23) " "Info (10041): Inferred latch for \"seven100\[4\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven100\[5\] mgs.v(23) " "Info (10041): Inferred latch for \"seven100\[5\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven100\[6\] mgs.v(23) " "Info (10041): Inferred latch for \"seven100\[6\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven100\[7\] mgs.v(23) " "Info (10041): Inferred latch for \"seven100\[7\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven10\[0\] mgs.v(23) " "Info (10041): Inferred latch for \"seven10\[0\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven10\[1\] mgs.v(23) " "Info (10041): Inferred latch for \"seven10\[1\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven10\[2\] mgs.v(23) " "Info (10041): Inferred latch for \"seven10\[2\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven10\[3\] mgs.v(23) " "Info (10041): Inferred latch for \"seven10\[3\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven10\[4\] mgs.v(23) " "Info (10041): Inferred latch for \"seven10\[4\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven10\[5\] mgs.v(23) " "Info (10041): Inferred latch for \"seven10\[5\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven10\[6\] mgs.v(23) " "Info (10041): Inferred latch for \"seven10\[6\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven10\[7\] mgs.v(23) " "Info (10041): Inferred latch for \"seven10\[7\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven1\[0\] mgs.v(23) " "Info (10041): Inferred latch for \"seven1\[0\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven1\[1\] mgs.v(23) " "Info (10041): Inferred latch for \"seven1\[1\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven1\[2\] mgs.v(23) " "Info (10041): Inferred latch for \"seven1\[2\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven1\[3\] mgs.v(23) " "Info (10041): Inferred latch for \"seven1\[3\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven1\[4\] mgs.v(23) " "Info (10041): Inferred latch for \"seven1\[4\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven1\[5\] mgs.v(23) " "Info (10041): Inferred latch for \"seven1\[5\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven1\[6\] mgs.v(23) " "Info (10041): Inferred latch for \"seven1\[6\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven1\[7\] mgs.v(23) " "Info (10041): Inferred latch for \"seven1\[7\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init mgs.v(23) " "Info (10041): Inferred latch for \"init\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "banana\[0\] mgs.v(23) " "Info (10041): Inferred latch for \"banana\[0\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "banana\[1\] mgs.v(23) " "Info (10041): Inferred latch for \"banana\[1\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "banana\[2\] mgs.v(23) " "Info (10041): Inferred latch for \"banana\[2\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "banana\[3\] mgs.v(23) " "Info (10041): Inferred latch for \"banana\[3\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "banana\[4\] mgs.v(23) " "Info (10041): Inferred latch for \"banana\[4\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "banana\[5\] mgs.v(23) " "Info (10041): Inferred latch for \"banana\[5\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "banana\[6\] mgs.v(23) " "Info (10041): Inferred latch for \"banana\[6\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "banana\[7\] mgs.v(23) " "Info (10041): Inferred latch for \"banana\[7\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "banana\[8\] mgs.v(23) " "Info (10041): Inferred latch for \"banana\[8\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "banana\[9\] mgs.v(23) " "Info (10041): Inferred latch for \"banana\[9\]\" at mgs.v(23)" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "mgs.v" "Mod2" { Text "Z:/project/loic/mgs/mgs.v" 73 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "mgs.v" "Mod1" { Text "Z:/project/loic/mgs/mgs.v" 72 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "mgs.v" "Mod0" { Text "Z:/project/loic/mgs/mgs.v" 71 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "mgs.v" "Mod3" { Text "Z:/project/loic/mgs/mgs.v" 80 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 73 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Info: Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 73 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a8m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_a8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a8m " "Info: Found entity 1: lpm_divide_a8m" {  } { { "db/lpm_divide_a8m.tdf" "" { Text "Z:/project/loic/mgs/db/lpm_divide_a8m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Info: Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "Z:/project/loic/mgs/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r2f " "Info: Found entity 1: alt_u_div_r2f" {  } { { "db/alt_u_div_r2f.tdf" "" { Text "Z:/project/loic/mgs/db/alt_u_div_r2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "Z:/project/loic/mgs/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "Z:/project/loic/mgs/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 80 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Info: Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Info: Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Info: Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 80 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_68m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_68m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_68m " "Info: Found entity 1: lpm_divide_68m" {  } { { "db/lpm_divide_68m.tdf" "" { Text "Z:/project/loic/mgs/db/lpm_divide_68m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4kh " "Info: Found entity 1: sign_div_unsign_4kh" {  } { { "db/sign_div_unsign_4kh.tdf" "" { Text "Z:/project/loic/mgs/db/sign_div_unsign_4kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_j2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_j2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_j2f " "Info: Found entity 1: alt_u_div_j2f" {  } { { "db/alt_u_div_j2f.tdf" "" { Text "Z:/project/loic/mgs/db/alt_u_div_j2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "banana\[4\]\$latch banana\[0\]\$latch " "Info: Duplicate LATCH primitive \"banana\[4\]\$latch\" merged with LATCH primitive \"banana\[0\]\$latch\"" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "banana\[3\]\$latch banana\[0\]\$latch " "Info: Duplicate LATCH primitive \"banana\[3\]\$latch\" merged with LATCH primitive \"banana\[0\]\$latch\"" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "banana\[2\]\$latch banana\[0\]\$latch " "Info: Duplicate LATCH primitive \"banana\[2\]\$latch\" merged with LATCH primitive \"banana\[0\]\$latch\"" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "banana\[1\]\$latch banana\[0\]\$latch " "Info: Duplicate LATCH primitive \"banana\[1\]\$latch\" merged with LATCH primitive \"banana\[0\]\$latch\"" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "banana\[9\]\$latch banana\[5\]\$latch " "Info: Duplicate LATCH primitive \"banana\[9\]\$latch\" merged with LATCH primitive \"banana\[5\]\$latch\"" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "banana\[8\]\$latch banana\[5\]\$latch " "Info: Duplicate LATCH primitive \"banana\[8\]\$latch\" merged with LATCH primitive \"banana\[5\]\$latch\"" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "banana\[7\]\$latch banana\[5\]\$latch " "Info: Duplicate LATCH primitive \"banana\[7\]\$latch\" merged with LATCH primitive \"banana\[5\]\$latch\"" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "banana\[6\]\$latch banana\[5\]\$latch " "Info: Duplicate LATCH primitive \"banana\[6\]\$latch\" merged with LATCH primitive \"banana\[5\]\$latch\"" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "banana\[0\]\$latch " "Warning: Latch banana\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[2\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "banana\[5\]\$latch " "Warning: Latch banana\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[2\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven1\[0\]\$latch " "Warning: Latch seven1\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven1\[1\]\$latch " "Warning: Latch seven1\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven1\[2\]\$latch " "Warning: Latch seven1\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven1\[3\]\$latch " "Warning: Latch seven1\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven1\[4\]\$latch " "Warning: Latch seven1\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven1\[5\]\$latch " "Warning: Latch seven1\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven1\[6\]\$latch " "Warning: Latch seven1\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven10\[0\]\$latch " "Warning: Latch seven10\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven10\[1\]\$latch " "Warning: Latch seven10\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven10\[2\]\$latch " "Warning: Latch seven10\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven10\[3\]\$latch " "Warning: Latch seven10\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven10\[4\]\$latch " "Warning: Latch seven10\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven10\[5\]\$latch " "Warning: Latch seven10\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven10\[6\]\$latch " "Warning: Latch seven10\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven100\[0\]\$latch " "Warning: Latch seven100\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven100\[1\]\$latch " "Warning: Latch seven100\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven100\[2\]\$latch " "Warning: Latch seven100\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven100\[3\]\$latch " "Warning: Latch seven100\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven100\[4\]\$latch " "Warning: Latch seven100\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven100\[5\]\$latch " "Warning: Latch seven100\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seven100\[6\]\$latch " "Warning: Latch seven100\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "stop0 " "Warning: Latch stop0 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA button\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal button\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "number100\[2\] " "Warning: Latch number100\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA stop2 " "Warning: Ports D and ENA on the latch are fed by the same signal stop2" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "init " "Warning: Latch init has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "number100\[1\] " "Warning: Latch number100\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA stop2 " "Warning: Ports D and ENA on the latch are fed by the same signal stop2" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "number100\[0\] " "Warning: Latch number100\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA stop2 " "Warning: Ports D and ENA on the latch are fed by the same signal stop2" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "number100\[3\] " "Warning: Latch number100\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA stop2 " "Warning: Ports D and ENA on the latch are fed by the same signal stop2" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "stop2 " "Warning: Latch stop2 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA button\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal button\[2\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "locate\[0\] " "Warning: Latch locate\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "locate\[1\] " "Warning: Latch locate\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "number10\[1\] " "Warning: Latch number10\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA stop2 " "Warning: Ports D and ENA on the latch are fed by the same signal stop2" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "number10\[0\] " "Warning: Latch number10\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA stop2 " "Warning: Ports D and ENA on the latch are fed by the same signal stop2" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "number10\[2\] " "Warning: Latch number10\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA stop2 " "Warning: Ports D and ENA on the latch are fed by the same signal stop2" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "number10\[3\] " "Warning: Latch number10\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA stop2 " "Warning: Ports D and ENA on the latch are fed by the same signal stop2" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "number1\[2\] " "Warning: Latch number1\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA stop2 " "Warning: Ports D and ENA on the latch are fed by the same signal stop2" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "number1\[0\] " "Warning: Latch number1\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA stop2 " "Warning: Ports D and ENA on the latch are fed by the same signal stop2" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "number1\[1\] " "Warning: Latch number1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA stop2 " "Warning: Ports D and ENA on the latch are fed by the same signal stop2" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "number1\[3\] " "Warning: Latch number1\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA stop2 " "Warning: Ports D and ENA on the latch are fed by the same signal stop2" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "stop1 " "Warning: Latch stop1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA button\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal button\[1\]" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seven1\[7\] VCC " "Warning (13410): Pin \"seven1\[7\]\" is stuck at VCC" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seven10\[7\] VCC " "Warning (13410): Pin \"seven10\[7\]\" is stuck at VCC" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seven100\[7\] VCC " "Warning (13410): Pin \"seven100\[7\]\" is stuck at VCC" {  } { { "mgs.v" "" { Text "Z:/project/loic/mgs/mgs.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/project/loic/mgs/mgs.map.smsg " "Info: Generated suppressed messages file Z:/project/loic/mgs/mgs.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "313 " "Info: Implemented 313 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info: Implemented 34 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "266 " "Info: Implemented 266 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 14 17:24:02 2021 " "Info: Processing ended: Mon Jun 14 17:24:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
