<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<link rel="stylesheet" type="text/css" href="../../../data/ipcores/mkdown.css" />
<title>PSRAM Memory Interface High Speed</title></head>
<body class="markdown-body">
<h1>PSRAM Memory Interface High Speed</h1>
<h2>Information</h2>
<p><strong>Type:</strong>  PSRAM Memory Interface High Speed<br />
<strong>Vendor:</strong>  GOWIN Semiconductor<br />
<strong>Summary:</strong>  The Gowin PSRAM Memory Interface High Speed IP provides a complete solution for customers to use PSRAM Memory. This IP located between the PSRAM Memory and the user logic include with Gowin PSRAM Memory Controller and Physical interface, reduces the user's effort to deal with the PSRAM Memory command interface by providing a simple generic system interface to the user.</p>
<p><if "Options & Description" description ></p>
<h2>Options &amp; Description</h2>
<p><strong>Memory Type :</strong></p>
<ul>
<li>Choose the type of PSRAM Memory which consumer use.</li>
</ul>
<p><strong>CLK Ratio :</strong>  </p>
<ul>
<li>This is the Memory Controller clock to PSRAM Memory clock ratio.  </li>
</ul>
<p><strong>Memory Clock :</strong>  </p>
<ul>
<li>The consumer desire PSRAM Memory working frequency.</li>
</ul>
<p><strong>Dq Width :</strong> </p>
<ul>
<li>This is the memory DQ bus width.</li>
</ul>
<p><strong>Psram Width :</strong> </p>
<ul>
<li>Only support 8 bit width.</li>
</ul>
<p><strong>Addr Width :</strong> </p>
<ul>
<li>This is the memory address bus width.</li>
</ul>
<p><strong>Simulation :</strong> </p>
<ul>
<li>When simulate the project, click this will speed up. When running the board test must cancel it and generate the IP again.</li>
</ul>
<p><strong>Data Width :</strong> </p>
<ul>
<li>It is equal to 4*Dq.</li>
</ul>
<p><strong>CS Width :</strong> </p>
<ul>
<li>It is equal to Dq Width/Psram Width.</li>
</ul>
<p><strong>Mask Width :</strong> </p>
<ul>
<li>It is equal to Data Width/Psram Width.</li>
</ul>
<p><strong>Burst Mode :</strong> </p>
<ul>
<li>This is the memory data burst length.</li>
</ul>
<p><strong>Burst Num :</strong> </p>
<ul>
<li>It is equal to Burst Mode/4 for cache write data.</li>
</ul>
<p><strong>Fixed Latency Enable :</strong> </p>
<ul>
<li>Control flag for fixed or unfixed latency.</li>
</ul>
<p><strong>Initial Latency:</strong> </p>
<ul>
<li>This is the basic latency from command to data.</li>
</ul>
<p><strong>Drive Strength :</strong> </p>
<ul>
<li>The x8 IO PSRAM support nominal impedance of 35, 50, 100 and 200 Ohms at VCC/2.</li>
</ul>
<p><strong>Deep Power Down :</strong> </p>
<ul>
<li>Deep power-down (DPD) operation disables all refresh-related activity.</li>
</ul>
<p><strong>Hybrid Sleep Mode :</strong> </p>
<ul>
<li>It will significantly decrease internal power consumption when staying at Hybrid Sleep Mode.</li>
</ul>
<p><strong>Refresh Rate :</strong> </p>
<ul>
<li>Refresh normal or faster.</li>
</ul>
<p><strong>PASR :</strong> </p>
<ul>
<li>Partial array self refresh.</li>
</ul>
<p><strong>Shift Delay :</strong> </p>
<ul>
<li>Adjust the sampling window, usually use the default value.</li>
</ul>
</body>
</html>
