// Seed: 701913985
module module_0 (
    input  tri id_0,
    output tri id_1
);
  tri0 id_3;
  id_4(
      .id_0(id_3 == 1), .id_1(1), .id_2(id_1), .id_3(1), .id_4(1), .id_5(id_3), .id_6(1)
  );
  assign id_1 = id_0 == id_0;
  assign module_1.type_1 = 0;
  tri1 id_5 = 1;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input tri id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  wire id_5;
endmodule
