-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Sam/Documents/GitHub/HLSCore/processors/simple/verilog/testbench_isim_beh.exe" -prj "C:/Users/Sam/Documents/GitHub/HLSCore/processors/simple/verilog/testbench_beh.prj" "work.testbench" "work.glbl" 
