/**
 * \file IfxCan_reg.h
 * \brief
 * \copyright Copyright (c) 2021 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_MCMCAN/V0.1.1.1.98
 * Specification: latest @ 2021-08-30 instance sheet @ MC_A3G_TC49x : V9.1.6.1.0 
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Can_Registers_Cfg Can address
 * \ingroup IfxSfr_Can_Registers
 * 
 * \defgroup IfxSfr_Can_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Can_Registers_Cfg
 *
 * \defgroup IfxSfr_Can_Registers_Cfg_Can0 2-CAN0
 * \ingroup IfxSfr_Can_Registers_Cfg
 *
 * \defgroup IfxSfr_Can_Registers_Cfg_Can1 2-CAN1
 * \ingroup IfxSfr_Can_Registers_Cfg
 *
 * \defgroup IfxSfr_Can_Registers_Cfg_Can2 2-CAN2
 * \ingroup IfxSfr_Can_Registers_Cfg
 *
 * \defgroup IfxSfr_Can_Registers_Cfg_Can3 2-CAN3
 * \ingroup IfxSfr_Can_Registers_Cfg
 *
 * \defgroup IfxSfr_Can_Registers_Cfg_Can4 2-CAN4
 * \ingroup IfxSfr_Can_Registers_Cfg
 *
 *
 */
#ifndef IFXCAN_REG_H
#define IFXCAN_REG_H 1
/******************************************************************************/
#include "IfxCan_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Can_Registers_Cfg_BaseAddress
 * \{  */

/** \brief CAN object */
#define MODULE_CAN0 /*lint --e(923, 9078)*/ ((*(Ifx_CAN*)0xF0300000u))
#define MODULE_CAN1 /*lint --e(923, 9078)*/ ((*(Ifx_CAN*)0xF0320000u))
#define MODULE_CAN2 /*lint --e(923, 9078)*/ ((*(Ifx_CAN*)0xF0340000u))
#define MODULE_CAN3 /*lint --e(923, 9078)*/ ((*(Ifx_CAN*)0xF0360000u))
#define MODULE_CAN4 /*lint --e(923, 9078)*/ ((*(Ifx_CAN*)0xF0380000u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_Registers_Cfg_Can0
 * \{  */
/** \brief 0, Embedded SRAM for messages */
#define CAN0_RAM ((void*)0xF0300000u)
#define CAN0_RAM_SIZE (0x9000u)

/** \brief 0, Clock Control Register */
#define CAN0_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_CLC*)0xF0310000u)

/** \brief 4, OCDS Control and Status Register */
#define CAN0_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_OCS*)0xF0310004u)

/** \brief 8, Module Identification Register */
#define CAN0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ID*)0xF0310008u)

/** \brief C, Reset Control Register A */
#define CAN0_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLA*)0xF031000Cu)

/** \brief 10, Reset Control Register B */
#define CAN0_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLB*)0xF0310010u)

/** \brief 14, Reset Status Register */
#define CAN0_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_STAT*)0xF0310014u)

/** \brief 18, PROT Register Endinit */
#define CAN0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF0310018u)

/** \brief 1C, PROT Register Safe Endinit */
#define CAN0_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF031001Cu)

/** \brief 30, Write access enable register A */
#define CAN0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0310030u)

/** \brief 34, Write access enable register B */
#define CAN0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0310034u)

/** \brief 38, Read access enable register A */
#define CAN0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0310038u)

/** \brief 3C, Read access enable register B */
#define CAN0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF031003Cu)

/** \brief 40, VM access enable register */
#define CAN0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0310040u)

/** \brief 44, PRS access enable register */
#define CAN0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0310044u)

/** \brief 70, Module Control Register */
#define CAN0_MCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_MCR*)0xF0310070u)

/** \brief 74, Buffer receive address and transmit address */
#define CAN0_BUFADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_BUFADR*)0xF0310074u)

/** \brief 80, Measure Control Register */
#define CAN0_MECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_MECR*)0xF0310080u)

/** \brief 84, Measure Status Register */
#define CAN0_MESTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_MESTAT*)0xF0310084u)

/** \brief 100, Write access enable register A */
#define CAN0_N0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0310100u)

/** \brief 104, Write access enable register B */
#define CAN0_N0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0310104u)

/** \brief 108, Read access enable register A */
#define CAN0_N0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0310108u)

/** \brief 10C, Read access enable register B */
#define CAN0_N0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF031010Cu)

/** \brief 110, VM access enable register */
#define CAN0_N0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0310110u)

/** \brief 114, PRS access enable register */
#define CAN0_N0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0310114u)

/** \brief 120, Node 0 Start Address  */
#define CAN0_N0_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0310120u)

/** \brief 124, Node 0 End Address */
#define CAN0_N0_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0310124u)

/** \brief 128, Node 0 Interrupt Signalling Register  */
#define CAN0_N0_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0310128u)

/** \brief 12C, Node 0 Interrupt routing for Group 0  */
#define CAN0_N0_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF031012Cu)

/** \brief 130, Node 0 Interrupt routing for Group 1 */
#define CAN0_N0_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0310130u)

/** \brief 134, Node 0 Interrupt routing for Group 2 */
#define CAN0_N0_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0310134u)

/** \brief 138, Node 0 Timer Clock Control Register */
#define CAN0_N0_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0310138u)

/** \brief 13C, Node 0 Timer Transmit Trigger 0 Register */
#define CAN0_N0_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF031013Cu)

/** \brief 140, Node 0 Timer Transmit Trigger 1 Register */
#define CAN0_N0_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0310140u)

/** \brief 144, Node 0 Timer Transmit Trigger 2 Register */
#define CAN0_N0_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0310144u)

/** \brief 148, Node 0 Timer Receive Timeout Register */
#define CAN0_N0_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0310148u)

/** \brief 14C, Node 0 Port Control Register */
#define CAN0_N0_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF031014Cu)

/** \brief 150, Node 0 CRE Configuration Register */
#define CAN0_N0_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0310150u)

/** \brief 154, Node 0 CRE Configuration Start Address */
#define CAN0_N0_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0310154u)

/** \brief 158, Node 0 Receive Host Buffer 0  Configuration */
#define CAN0_N0_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0310158u)

/** \brief 15C, Node 0 Receive Host Buffer 0  Status */
#define CAN0_N0_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF031015Cu)

/** \brief 160, Node 0 Receive Host Buffer 1  Configuration */
#define CAN0_N0_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0310160u)

/** \brief 164, Node 0 Receive Host Buffer 1  Status */
#define CAN0_N0_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0310164u)

/** \brief 168, Node 0 Transmit Host Buffer Configuration */
#define CAN0_N0_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0310168u)

/** \brief 16C, Node 0 Transmit Host Buffer Status */
#define CAN0_N0_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF031016Cu)

/** \brief 170, Node 0 CRE Interrupt Register */
#define CAN0_N0_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0310170u)

/** \brief 174, Node 0 Frame Rate Measure Table Configuration */
#define CAN0_N0_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0310174u)

/** \brief 178, Rx Throughput Measure configuration */
#define CAN0_N0_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0310178u)

/** \brief 200, Node 0 Core Release Register */
#define CAN0_N0_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0310200u)

/** \brief 204, Node 0 Endian Register */
#define CAN0_N0_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0310204u)

/** \brief 20C, Node 0 Data Bit Timing & Prescaler Register */
#define CAN0_N0_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF031020Cu)

/** \brief 210, Node 0 Test Register */
#define CAN0_N0_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0310210u)

/** \brief 214, Node 0 RAM Watchdog */
#define CAN0_N0_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0310214u)

/** \brief 218, Node 0 CC Control Register */
#define CAN0_N0_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0310218u)

/** \brief 21C, Node 0 Nominal Bit Timing & Prescaler Register */
#define CAN0_N0_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF031021Cu)

/** \brief 220, Node 0 Timestamp Counter Configuration */
#define CAN0_N0_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0310220u)

/** \brief 224, Node 0 Timestamp Counter Value */
#define CAN0_N0_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0310224u)

/** \brief 228, Node 0 Timeout Counter Configuration */
#define CAN0_N0_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0310228u)

/** \brief 22C, Node 0 Timeout Counter Value */
#define CAN0_N0_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF031022Cu)

/** \brief 240, Node 0 Error Counter Register */
#define CAN0_N0_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0310240u)

/** \brief 244, Node 0 Protocol Status Register */
#define CAN0_N0_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0310244u)

/** \brief 248, Node 0 Transmitter Delay Compensation Register */
#define CAN0_N0_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0310248u)

/** \brief 250, Node 0 Interrupt Register */
#define CAN0_N0_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0310250u)

/** \brief 254, Node 0 Interrupt Enable */
#define CAN0_N0_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0310254u)

/** \brief 280, Node 0 Global Filter Configuration */
#define CAN0_N0_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0310280u)

/** \brief 284, Node 0 Standard ID Filter Configuration */
#define CAN0_N0_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0310284u)

/** \brief 288, Node 0 Extended ID Filter Configuration */
#define CAN0_N0_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0310288u)

/** \brief 290, Node 0 Extended ID AND Mask */
#define CAN0_N0_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0310290u)

/** \brief 294, Node 0 High Priority Message Status */
#define CAN0_N0_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0310294u)

/** \brief 298, Node 0 New Data 1 */
#define CAN0_N0_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0310298u)

/** \brief 29C, Node 0 New Data 2 */
#define CAN0_N0_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF031029Cu)

/** \brief 2A0, Node 0 Rx FIFO 0 Configuration */
#define CAN0_N0_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF03102A0u)
/** Alias (User Manual Name) for CAN0_N0_RX_F0C */
#define CAN0_N0_RXF0C (CAN0_N0_RX_F0C)

/** \brief 2A4, Node 0 Rx FIFO 0 Status */
#define CAN0_N0_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF03102A4u)
/** Alias (User Manual Name) for CAN0_N0_RX_F0S */
#define CAN0_N0_RXF0S (CAN0_N0_RX_F0S)

/** \brief 2A8, Node 0 Rx FIFO 0 Acknowledge */
#define CAN0_N0_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF03102A8u)
/** Alias (User Manual Name) for CAN0_N0_RX_F0A */
#define CAN0_N0_RXF0A (CAN0_N0_RX_F0A)

/** \brief 2AC, Node 0 Rx Buffer Configuration */
#define CAN0_N0_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF03102ACu)
/** Alias (User Manual Name) for CAN0_N0_RX_BC */
#define CAN0_N0_RXBC (CAN0_N0_RX_BC)

/** \brief 2B0, Node 0 Rx FIFO 1 Configuration */
#define CAN0_N0_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF03102B0u)
/** Alias (User Manual Name) for CAN0_N0_RX_F1C */
#define CAN0_N0_RXF1C (CAN0_N0_RX_F1C)

/** \brief 2B4, Node 0 Rx FIFO 1 Status */
#define CAN0_N0_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF03102B4u)
/** Alias (User Manual Name) for CAN0_N0_RX_F1S */
#define CAN0_N0_RXF1S (CAN0_N0_RX_F1S)

/** \brief 2B8, Node 0 Rx FIFO 1 Acknowledge */
#define CAN0_N0_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF03102B8u)
/** Alias (User Manual Name) for CAN0_N0_RX_F1A */
#define CAN0_N0_RXF1A (CAN0_N0_RX_F1A)

/** \brief 2BC, Node 0 Rx Buffer/FIFO Element Size Configuration */
#define CAN0_N0_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF03102BCu)
/** Alias (User Manual Name) for CAN0_N0_RX_ESC */
#define CAN0_N0_RXESC (CAN0_N0_RX_ESC)

/** \brief 2C0, Node 0 Tx Buffer Configuration */
#define CAN0_N0_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF03102C0u)
/** Alias (User Manual Name) for CAN0_N0_TX_BC */
#define CAN0_N0_TXBC (CAN0_N0_TX_BC)

/** \brief 2C4, Node 0 Tx FIFO/Queue Status */
#define CAN0_N0_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF03102C4u)
/** Alias (User Manual Name) for CAN0_N0_TX_FQS */
#define CAN0_N0_TXFQS (CAN0_N0_TX_FQS)

/** \brief 2C8, Node 0 Tx Buffer Element Size Configuration */
#define CAN0_N0_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF03102C8u)
/** Alias (User Manual Name) for CAN0_N0_TX_ESC */
#define CAN0_N0_TXESC (CAN0_N0_TX_ESC)

/** \brief 2CC, Node 0 Tx Buffer Request Pending */
#define CAN0_N0_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF03102CCu)
/** Alias (User Manual Name) for CAN0_N0_TX_BRP */
#define CAN0_N0_TXBRP (CAN0_N0_TX_BRP)

/** \brief 2D0, Node 0 Tx Buffer Add Request */
#define CAN0_N0_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF03102D0u)
/** Alias (User Manual Name) for CAN0_N0_TX_BAR */
#define CAN0_N0_TXBAR (CAN0_N0_TX_BAR)

/** \brief 2D4, Node 0 Tx Buffer Cancellation Request */
#define CAN0_N0_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF03102D4u)
/** Alias (User Manual Name) for CAN0_N0_TX_BCR */
#define CAN0_N0_TXBCR (CAN0_N0_TX_BCR)

/** \brief 2D8, Node 0 Tx Buffer Transmission Occurred */
#define CAN0_N0_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF03102D8u)
/** Alias (User Manual Name) for CAN0_N0_TX_BTO */
#define CAN0_N0_TXBTO (CAN0_N0_TX_BTO)

/** \brief 2DC, Node 0 Tx Buffer Cancellation Finished */
#define CAN0_N0_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF03102DCu)
/** Alias (User Manual Name) for CAN0_N0_TX_BCF */
#define CAN0_N0_TXBCF (CAN0_N0_TX_BCF)

/** \brief 2E0, Node 0 Tx Buffer Transmission Interrupt Enable */
#define CAN0_N0_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF03102E0u)
/** Alias (User Manual Name) for CAN0_N0_TX_BTIE */
#define CAN0_N0_TXBTIE (CAN0_N0_TX_BTIE)

/** \brief 2E4, Node 0 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN0_N0_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF03102E4u)
/** Alias (User Manual Name) for CAN0_N0_TX_BCIE */
#define CAN0_N0_TXBCIE (CAN0_N0_TX_BCIE)

/** \brief 2F0, Node 0 Tx Event FIFO Configuration */
#define CAN0_N0_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF03102F0u)
/** Alias (User Manual Name) for CAN0_N0_TX_EFC */
#define CAN0_N0_TXEFC (CAN0_N0_TX_EFC)

/** \brief 2F4, Node 0 Tx Event FIFO Status */
#define CAN0_N0_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF03102F4u)
/** Alias (User Manual Name) for CAN0_N0_TX_EFS */
#define CAN0_N0_TXEFS (CAN0_N0_TX_EFS)

/** \brief 2F8, Node 0 Tx Event FIFO Acknowledge */
#define CAN0_N0_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF03102F8u)
/** Alias (User Manual Name) for CAN0_N0_TX_EFA */
#define CAN0_N0_TXEFA (CAN0_N0_TX_EFA)

/** \brief 360, Node 0 TSU Core Release Register  */
#define CAN0_N0_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0310360u)

/** \brief 364, Node 0 Timestamp Configuration */
#define CAN0_N0_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0310364u)

/** \brief 368, Node 0 Timestamp Status 1 */
#define CAN0_N0_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0310368u)

/** \brief 36C, Node 0 Timestamp Status 2 */
#define CAN0_N0_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF031036Cu)

/** \brief 370, Node 0 Timestamp 0 */
#define CAN0_N0_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310370u)

/** \brief 374, Node 0 Timestamp 1 */
#define CAN0_N0_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310374u)

/** \brief 378, Node 0 Timestamp 2 */
#define CAN0_N0_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310378u)

/** \brief 37C, Node 0 Timestamp 3 */
#define CAN0_N0_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF031037Cu)

/** \brief 380, Node 0 Timestamp 4 */
#define CAN0_N0_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310380u)

/** \brief 384, Node 0 Timestamp 5 */
#define CAN0_N0_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310384u)

/** \brief 388, Node 0 Timestamp 6 */
#define CAN0_N0_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310388u)

/** \brief 38C, Node 0 Timestamp 7 */
#define CAN0_N0_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF031038Cu)

/** \brief 390, Node 0 Timestamp 8 */
#define CAN0_N0_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310390u)

/** \brief 394, Node 0 Timestamp 9 */
#define CAN0_N0_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310394u)

/** \brief 398, Node 0 Timestamp 10 */
#define CAN0_N0_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310398u)

/** \brief 39C, Node 0 Timestamp 11 */
#define CAN0_N0_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF031039Cu)

/** \brief 3A0, Node 0 Timestamp 12 */
#define CAN0_N0_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03103A0u)

/** \brief 3A4, Node 0 Timestamp 13 */
#define CAN0_N0_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03103A4u)

/** \brief 3A8, Node 0 Timestamp 14 */
#define CAN0_N0_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03103A8u)

/** \brief 3AC, Node 0 Timestamp 15 */
#define CAN0_N0_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03103ACu)

/** \brief 3B0, Node 0 Actual Timebase */
#define CAN0_N0_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF03103B0u)

/** \brief 500, Write access enable register A */
#define CAN0_N1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0310500u)

/** \brief 504, Write access enable register B */
#define CAN0_N1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0310504u)

/** \brief 508, Read access enable register A */
#define CAN0_N1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0310508u)

/** \brief 50C, Read access enable register B */
#define CAN0_N1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF031050Cu)

/** \brief 510, VM access enable register */
#define CAN0_N1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0310510u)

/** \brief 514, PRS access enable register */
#define CAN0_N1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0310514u)

/** \brief 520, Node 1 Start Address  */
#define CAN0_N1_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0310520u)

/** \brief 524, Node 1 End Address */
#define CAN0_N1_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0310524u)

/** \brief 528, Node 1 Interrupt Signalling Register  */
#define CAN0_N1_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0310528u)

/** \brief 52C, Node 1 Interrupt routing for Group 0  */
#define CAN0_N1_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF031052Cu)

/** \brief 530, Node 1 Interrupt routing for Group 1 */
#define CAN0_N1_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0310530u)

/** \brief 534, Node 1 Interrupt routing for Group 2 */
#define CAN0_N1_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0310534u)

/** \brief 538, Node 1 Timer Clock Control Register */
#define CAN0_N1_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0310538u)

/** \brief 53C, Node 1 Timer Transmit Trigger 0 Register */
#define CAN0_N1_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF031053Cu)

/** \brief 540, Node 1 Timer Transmit Trigger 1 Register */
#define CAN0_N1_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0310540u)

/** \brief 544, Node 1 Timer Transmit Trigger 2 Register */
#define CAN0_N1_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0310544u)

/** \brief 548, Node 1 Timer Receive Timeout Register */
#define CAN0_N1_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0310548u)

/** \brief 54C, Node 1 Port Control Register */
#define CAN0_N1_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF031054Cu)

/** \brief 550, Node 1 CRE Configuration Register */
#define CAN0_N1_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0310550u)

/** \brief 554, Node 1 CRE Configuration Start Address */
#define CAN0_N1_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0310554u)

/** \brief 558, Node 1 Receive Host Buffer 0  Configuration */
#define CAN0_N1_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0310558u)

/** \brief 55C, Node 1 Receive Host Buffer 0  Status */
#define CAN0_N1_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF031055Cu)

/** \brief 560, Node 1 Receive Host Buffer 1  Configuration */
#define CAN0_N1_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0310560u)

/** \brief 564, Node 1 Receive Host Buffer 1  Status */
#define CAN0_N1_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0310564u)

/** \brief 568, Node 1 Transmit Host Buffer Configuration */
#define CAN0_N1_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0310568u)

/** \brief 56C, Node 1 Transmit Host Buffer Status */
#define CAN0_N1_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF031056Cu)

/** \brief 570, Node 1 CRE Interrupt Register */
#define CAN0_N1_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0310570u)

/** \brief 574, Node 1 Frame Rate Measure Table Configuration */
#define CAN0_N1_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0310574u)

/** \brief 578, Rx Throughput Measure configuration */
#define CAN0_N1_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0310578u)

/** \brief 600, Node 1 Core Release Register */
#define CAN0_N1_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0310600u)

/** \brief 604, Node 1 Endian Register */
#define CAN0_N1_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0310604u)

/** \brief 60C, Node 1 Data Bit Timing & Prescaler Register */
#define CAN0_N1_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF031060Cu)

/** \brief 610, Node 1 Test Register */
#define CAN0_N1_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0310610u)

/** \brief 614, Node 1 RAM Watchdog */
#define CAN0_N1_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0310614u)

/** \brief 618, Node 1 CC Control Register */
#define CAN0_N1_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0310618u)

/** \brief 61C, Node 1 Nominal Bit Timing & Prescaler Register */
#define CAN0_N1_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF031061Cu)

/** \brief 620, Node 1 Timestamp Counter Configuration */
#define CAN0_N1_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0310620u)

/** \brief 624, Node 1 Timestamp Counter Value */
#define CAN0_N1_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0310624u)

/** \brief 628, Node 1 Timeout Counter Configuration */
#define CAN0_N1_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0310628u)

/** \brief 62C, Node 1 Timeout Counter Value */
#define CAN0_N1_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF031062Cu)

/** \brief 640, Node 1 Error Counter Register */
#define CAN0_N1_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0310640u)

/** \brief 644, Node 1 Protocol Status Register */
#define CAN0_N1_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0310644u)

/** \brief 648, Node 1 Transmitter Delay Compensation Register */
#define CAN0_N1_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0310648u)

/** \brief 650, Node 1 Interrupt Register */
#define CAN0_N1_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0310650u)

/** \brief 654, Node 1 Interrupt Enable */
#define CAN0_N1_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0310654u)

/** \brief 680, Node 1 Global Filter Configuration */
#define CAN0_N1_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0310680u)

/** \brief 684, Node 1 Standard ID Filter Configuration */
#define CAN0_N1_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0310684u)

/** \brief 688, Node 1 Extended ID Filter Configuration */
#define CAN0_N1_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0310688u)

/** \brief 690, Node 1 Extended ID AND Mask */
#define CAN0_N1_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0310690u)

/** \brief 694, Node 1 High Priority Message Status */
#define CAN0_N1_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0310694u)

/** \brief 698, Node 1 New Data 1 */
#define CAN0_N1_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0310698u)

/** \brief 69C, Node 1 New Data 2 */
#define CAN0_N1_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF031069Cu)

/** \brief 6A0, Node 1 Rx FIFO 0 Configuration */
#define CAN0_N1_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF03106A0u)
/** Alias (User Manual Name) for CAN0_N1_RX_F0C */
#define CAN0_N1_RXF0C (CAN0_N1_RX_F0C)

/** \brief 6A4, Node 1 Rx FIFO 0 Status */
#define CAN0_N1_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF03106A4u)
/** Alias (User Manual Name) for CAN0_N1_RX_F0S */
#define CAN0_N1_RXF0S (CAN0_N1_RX_F0S)

/** \brief 6A8, Node 1 Rx FIFO 0 Acknowledge */
#define CAN0_N1_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF03106A8u)
/** Alias (User Manual Name) for CAN0_N1_RX_F0A */
#define CAN0_N1_RXF0A (CAN0_N1_RX_F0A)

/** \brief 6AC, Node 1 Rx Buffer Configuration */
#define CAN0_N1_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF03106ACu)
/** Alias (User Manual Name) for CAN0_N1_RX_BC */
#define CAN0_N1_RXBC (CAN0_N1_RX_BC)

/** \brief 6B0, Node 1 Rx FIFO 1 Configuration */
#define CAN0_N1_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF03106B0u)
/** Alias (User Manual Name) for CAN0_N1_RX_F1C */
#define CAN0_N1_RXF1C (CAN0_N1_RX_F1C)

/** \brief 6B4, Node 1 Rx FIFO 1 Status */
#define CAN0_N1_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF03106B4u)
/** Alias (User Manual Name) for CAN0_N1_RX_F1S */
#define CAN0_N1_RXF1S (CAN0_N1_RX_F1S)

/** \brief 6B8, Node 1 Rx FIFO 1 Acknowledge */
#define CAN0_N1_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF03106B8u)
/** Alias (User Manual Name) for CAN0_N1_RX_F1A */
#define CAN0_N1_RXF1A (CAN0_N1_RX_F1A)

/** \brief 6BC, Node 1 Rx Buffer/FIFO Element Size Configuration */
#define CAN0_N1_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF03106BCu)
/** Alias (User Manual Name) for CAN0_N1_RX_ESC */
#define CAN0_N1_RXESC (CAN0_N1_RX_ESC)

/** \brief 6C0, Node 1 Tx Buffer Configuration */
#define CAN0_N1_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF03106C0u)
/** Alias (User Manual Name) for CAN0_N1_TX_BC */
#define CAN0_N1_TXBC (CAN0_N1_TX_BC)

/** \brief 6C4, Node 1 Tx FIFO/Queue Status */
#define CAN0_N1_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF03106C4u)
/** Alias (User Manual Name) for CAN0_N1_TX_FQS */
#define CAN0_N1_TXFQS (CAN0_N1_TX_FQS)

/** \brief 6C8, Node 1 Tx Buffer Element Size Configuration */
#define CAN0_N1_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF03106C8u)
/** Alias (User Manual Name) for CAN0_N1_TX_ESC */
#define CAN0_N1_TXESC (CAN0_N1_TX_ESC)

/** \brief 6CC, Node 1 Tx Buffer Request Pending */
#define CAN0_N1_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF03106CCu)
/** Alias (User Manual Name) for CAN0_N1_TX_BRP */
#define CAN0_N1_TXBRP (CAN0_N1_TX_BRP)

/** \brief 6D0, Node 1 Tx Buffer Add Request */
#define CAN0_N1_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF03106D0u)
/** Alias (User Manual Name) for CAN0_N1_TX_BAR */
#define CAN0_N1_TXBAR (CAN0_N1_TX_BAR)

/** \brief 6D4, Node 1 Tx Buffer Cancellation Request */
#define CAN0_N1_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF03106D4u)
/** Alias (User Manual Name) for CAN0_N1_TX_BCR */
#define CAN0_N1_TXBCR (CAN0_N1_TX_BCR)

/** \brief 6D8, Node 1 Tx Buffer Transmission Occurred */
#define CAN0_N1_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF03106D8u)
/** Alias (User Manual Name) for CAN0_N1_TX_BTO */
#define CAN0_N1_TXBTO (CAN0_N1_TX_BTO)

/** \brief 6DC, Node 1 Tx Buffer Cancellation Finished */
#define CAN0_N1_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF03106DCu)
/** Alias (User Manual Name) for CAN0_N1_TX_BCF */
#define CAN0_N1_TXBCF (CAN0_N1_TX_BCF)

/** \brief 6E0, Node 1 Tx Buffer Transmission Interrupt Enable */
#define CAN0_N1_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF03106E0u)
/** Alias (User Manual Name) for CAN0_N1_TX_BTIE */
#define CAN0_N1_TXBTIE (CAN0_N1_TX_BTIE)

/** \brief 6E4, Node 1 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN0_N1_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF03106E4u)
/** Alias (User Manual Name) for CAN0_N1_TX_BCIE */
#define CAN0_N1_TXBCIE (CAN0_N1_TX_BCIE)

/** \brief 6F0, Node 1 Tx Event FIFO Configuration */
#define CAN0_N1_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF03106F0u)
/** Alias (User Manual Name) for CAN0_N1_TX_EFC */
#define CAN0_N1_TXEFC (CAN0_N1_TX_EFC)

/** \brief 6F4, Node 1 Tx Event FIFO Status */
#define CAN0_N1_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF03106F4u)
/** Alias (User Manual Name) for CAN0_N1_TX_EFS */
#define CAN0_N1_TXEFS (CAN0_N1_TX_EFS)

/** \brief 6F8, Node 1 Tx Event FIFO Acknowledge */
#define CAN0_N1_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF03106F8u)
/** Alias (User Manual Name) for CAN0_N1_TX_EFA */
#define CAN0_N1_TXEFA (CAN0_N1_TX_EFA)

/** \brief 760, Node 1 TSU Core Release Register  */
#define CAN0_N1_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0310760u)

/** \brief 764, Node 1 Timestamp Configuration */
#define CAN0_N1_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0310764u)

/** \brief 768, Node 1 Timestamp Status 1 */
#define CAN0_N1_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0310768u)

/** \brief 76C, Node 1 Timestamp Status 2 */
#define CAN0_N1_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF031076Cu)

/** \brief 770, Node 1 Timestamp 0 */
#define CAN0_N1_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310770u)

/** \brief 774, Node 1 Timestamp 1 */
#define CAN0_N1_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310774u)

/** \brief 778, Node 1 Timestamp 2 */
#define CAN0_N1_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310778u)

/** \brief 77C, Node 1 Timestamp 3 */
#define CAN0_N1_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF031077Cu)

/** \brief 780, Node 1 Timestamp 4 */
#define CAN0_N1_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310780u)

/** \brief 784, Node 1 Timestamp 5 */
#define CAN0_N1_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310784u)

/** \brief 788, Node 1 Timestamp 6 */
#define CAN0_N1_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310788u)

/** \brief 78C, Node 1 Timestamp 7 */
#define CAN0_N1_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF031078Cu)

/** \brief 790, Node 1 Timestamp 8 */
#define CAN0_N1_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310790u)

/** \brief 794, Node 1 Timestamp 9 */
#define CAN0_N1_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310794u)

/** \brief 798, Node 1 Timestamp 10 */
#define CAN0_N1_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310798u)

/** \brief 79C, Node 1 Timestamp 11 */
#define CAN0_N1_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF031079Cu)

/** \brief 7A0, Node 1 Timestamp 12 */
#define CAN0_N1_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03107A0u)

/** \brief 7A4, Node 1 Timestamp 13 */
#define CAN0_N1_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03107A4u)

/** \brief 7A8, Node 1 Timestamp 14 */
#define CAN0_N1_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03107A8u)

/** \brief 7AC, Node 1 Timestamp 15 */
#define CAN0_N1_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03107ACu)

/** \brief 7B0, Node 1 Actual Timebase */
#define CAN0_N1_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF03107B0u)

/** \brief 900, Write access enable register A */
#define CAN0_N2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0310900u)

/** \brief 904, Write access enable register B */
#define CAN0_N2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0310904u)

/** \brief 908, Read access enable register A */
#define CAN0_N2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0310908u)

/** \brief 90C, Read access enable register B */
#define CAN0_N2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF031090Cu)

/** \brief 910, VM access enable register */
#define CAN0_N2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0310910u)

/** \brief 914, PRS access enable register */
#define CAN0_N2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0310914u)

/** \brief 920, Node 2 Start Address  */
#define CAN0_N2_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0310920u)

/** \brief 924, Node 2 End Address */
#define CAN0_N2_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0310924u)

/** \brief 928, Node 2 Interrupt Signalling Register  */
#define CAN0_N2_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0310928u)

/** \brief 92C, Node 2 Interrupt routing for Group 0  */
#define CAN0_N2_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF031092Cu)

/** \brief 930, Node 2 Interrupt routing for Group 1 */
#define CAN0_N2_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0310930u)

/** \brief 934, Node 2 Interrupt routing for Group 2 */
#define CAN0_N2_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0310934u)

/** \brief 938, Node 2 Timer Clock Control Register */
#define CAN0_N2_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0310938u)

/** \brief 93C, Node 2 Timer Transmit Trigger 0 Register */
#define CAN0_N2_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF031093Cu)

/** \brief 940, Node 2 Timer Transmit Trigger 1 Register */
#define CAN0_N2_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0310940u)

/** \brief 944, Node 2 Timer Transmit Trigger 2 Register */
#define CAN0_N2_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0310944u)

/** \brief 948, Node 2 Timer Receive Timeout Register */
#define CAN0_N2_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0310948u)

/** \brief 94C, Node 2 Port Control Register */
#define CAN0_N2_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF031094Cu)

/** \brief 950, Node 2 CRE Configuration Register */
#define CAN0_N2_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0310950u)

/** \brief 954, Node 2 CRE Configuration Start Address */
#define CAN0_N2_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0310954u)

/** \brief 958, Node 2 Receive Host Buffer 0  Configuration */
#define CAN0_N2_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0310958u)

/** \brief 95C, Node 2 Receive Host Buffer 0  Status */
#define CAN0_N2_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF031095Cu)

/** \brief 960, Node 2 Receive Host Buffer 1  Configuration */
#define CAN0_N2_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0310960u)

/** \brief 964, Node 2 Receive Host Buffer 1  Status */
#define CAN0_N2_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0310964u)

/** \brief 968, Node 2 Transmit Host Buffer Configuration */
#define CAN0_N2_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0310968u)

/** \brief 96C, Node 2 Transmit Host Buffer Status */
#define CAN0_N2_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF031096Cu)

/** \brief 970, Node 2 CRE Interrupt Register */
#define CAN0_N2_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0310970u)

/** \brief 974, Node 2 Frame Rate Measure Table Configuration */
#define CAN0_N2_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0310974u)

/** \brief 978, Rx Throughput Measure configuration */
#define CAN0_N2_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0310978u)

/** \brief A00, Node 2 Core Release Register */
#define CAN0_N2_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0310A00u)

/** \brief A04, Node 2 Endian Register */
#define CAN0_N2_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0310A04u)

/** \brief A0C, Node 2 Data Bit Timing & Prescaler Register */
#define CAN0_N2_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF0310A0Cu)

/** \brief A10, Node 2 Test Register */
#define CAN0_N2_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0310A10u)

/** \brief A14, Node 2 RAM Watchdog */
#define CAN0_N2_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0310A14u)

/** \brief A18, Node 2 CC Control Register */
#define CAN0_N2_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0310A18u)

/** \brief A1C, Node 2 Nominal Bit Timing & Prescaler Register */
#define CAN0_N2_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF0310A1Cu)

/** \brief A20, Node 2 Timestamp Counter Configuration */
#define CAN0_N2_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0310A20u)

/** \brief A24, Node 2 Timestamp Counter Value */
#define CAN0_N2_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0310A24u)

/** \brief A28, Node 2 Timeout Counter Configuration */
#define CAN0_N2_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0310A28u)

/** \brief A2C, Node 2 Timeout Counter Value */
#define CAN0_N2_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF0310A2Cu)

/** \brief A40, Node 2 Error Counter Register */
#define CAN0_N2_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0310A40u)

/** \brief A44, Node 2 Protocol Status Register */
#define CAN0_N2_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0310A44u)

/** \brief A48, Node 2 Transmitter Delay Compensation Register */
#define CAN0_N2_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0310A48u)

/** \brief A50, Node 2 Interrupt Register */
#define CAN0_N2_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0310A50u)

/** \brief A54, Node 2 Interrupt Enable */
#define CAN0_N2_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0310A54u)

/** \brief A80, Node 2 Global Filter Configuration */
#define CAN0_N2_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0310A80u)

/** \brief A84, Node 2 Standard ID Filter Configuration */
#define CAN0_N2_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0310A84u)

/** \brief A88, Node 2 Extended ID Filter Configuration */
#define CAN0_N2_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0310A88u)

/** \brief A90, Node 2 Extended ID AND Mask */
#define CAN0_N2_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0310A90u)

/** \brief A94, Node 2 High Priority Message Status */
#define CAN0_N2_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0310A94u)

/** \brief A98, Node 2 New Data 1 */
#define CAN0_N2_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0310A98u)

/** \brief A9C, Node 2 New Data 2 */
#define CAN0_N2_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF0310A9Cu)

/** \brief AA0, Node 2 Rx FIFO 0 Configuration */
#define CAN0_N2_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF0310AA0u)
/** Alias (User Manual Name) for CAN0_N2_RX_F0C */
#define CAN0_N2_RXF0C (CAN0_N2_RX_F0C)

/** \brief AA4, Node 2 Rx FIFO 0 Status */
#define CAN0_N2_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF0310AA4u)
/** Alias (User Manual Name) for CAN0_N2_RX_F0S */
#define CAN0_N2_RXF0S (CAN0_N2_RX_F0S)

/** \brief AA8, Node 2 Rx FIFO 0 Acknowledge */
#define CAN0_N2_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF0310AA8u)
/** Alias (User Manual Name) for CAN0_N2_RX_F0A */
#define CAN0_N2_RXF0A (CAN0_N2_RX_F0A)

/** \brief AAC, Node 2 Rx Buffer Configuration */
#define CAN0_N2_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF0310AACu)
/** Alias (User Manual Name) for CAN0_N2_RX_BC */
#define CAN0_N2_RXBC (CAN0_N2_RX_BC)

/** \brief AB0, Node 2 Rx FIFO 1 Configuration */
#define CAN0_N2_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF0310AB0u)
/** Alias (User Manual Name) for CAN0_N2_RX_F1C */
#define CAN0_N2_RXF1C (CAN0_N2_RX_F1C)

/** \brief AB4, Node 2 Rx FIFO 1 Status */
#define CAN0_N2_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF0310AB4u)
/** Alias (User Manual Name) for CAN0_N2_RX_F1S */
#define CAN0_N2_RXF1S (CAN0_N2_RX_F1S)

/** \brief AB8, Node 2 Rx FIFO 1 Acknowledge */
#define CAN0_N2_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF0310AB8u)
/** Alias (User Manual Name) for CAN0_N2_RX_F1A */
#define CAN0_N2_RXF1A (CAN0_N2_RX_F1A)

/** \brief ABC, Node 2 Rx Buffer/FIFO Element Size Configuration */
#define CAN0_N2_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF0310ABCu)
/** Alias (User Manual Name) for CAN0_N2_RX_ESC */
#define CAN0_N2_RXESC (CAN0_N2_RX_ESC)

/** \brief AC0, Node 2 Tx Buffer Configuration */
#define CAN0_N2_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF0310AC0u)
/** Alias (User Manual Name) for CAN0_N2_TX_BC */
#define CAN0_N2_TXBC (CAN0_N2_TX_BC)

/** \brief AC4, Node 2 Tx FIFO/Queue Status */
#define CAN0_N2_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF0310AC4u)
/** Alias (User Manual Name) for CAN0_N2_TX_FQS */
#define CAN0_N2_TXFQS (CAN0_N2_TX_FQS)

/** \brief AC8, Node 2 Tx Buffer Element Size Configuration */
#define CAN0_N2_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF0310AC8u)
/** Alias (User Manual Name) for CAN0_N2_TX_ESC */
#define CAN0_N2_TXESC (CAN0_N2_TX_ESC)

/** \brief ACC, Node 2 Tx Buffer Request Pending */
#define CAN0_N2_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF0310ACCu)
/** Alias (User Manual Name) for CAN0_N2_TX_BRP */
#define CAN0_N2_TXBRP (CAN0_N2_TX_BRP)

/** \brief AD0, Node 2 Tx Buffer Add Request */
#define CAN0_N2_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF0310AD0u)
/** Alias (User Manual Name) for CAN0_N2_TX_BAR */
#define CAN0_N2_TXBAR (CAN0_N2_TX_BAR)

/** \brief AD4, Node 2 Tx Buffer Cancellation Request */
#define CAN0_N2_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF0310AD4u)
/** Alias (User Manual Name) for CAN0_N2_TX_BCR */
#define CAN0_N2_TXBCR (CAN0_N2_TX_BCR)

/** \brief AD8, Node 2 Tx Buffer Transmission Occurred */
#define CAN0_N2_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF0310AD8u)
/** Alias (User Manual Name) for CAN0_N2_TX_BTO */
#define CAN0_N2_TXBTO (CAN0_N2_TX_BTO)

/** \brief ADC, Node 2 Tx Buffer Cancellation Finished */
#define CAN0_N2_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF0310ADCu)
/** Alias (User Manual Name) for CAN0_N2_TX_BCF */
#define CAN0_N2_TXBCF (CAN0_N2_TX_BCF)

/** \brief AE0, Node 2 Tx Buffer Transmission Interrupt Enable */
#define CAN0_N2_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF0310AE0u)
/** Alias (User Manual Name) for CAN0_N2_TX_BTIE */
#define CAN0_N2_TXBTIE (CAN0_N2_TX_BTIE)

/** \brief AE4, Node 2 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN0_N2_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF0310AE4u)
/** Alias (User Manual Name) for CAN0_N2_TX_BCIE */
#define CAN0_N2_TXBCIE (CAN0_N2_TX_BCIE)

/** \brief AF0, Node 2 Tx Event FIFO Configuration */
#define CAN0_N2_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF0310AF0u)
/** Alias (User Manual Name) for CAN0_N2_TX_EFC */
#define CAN0_N2_TXEFC (CAN0_N2_TX_EFC)

/** \brief AF4, Node 2 Tx Event FIFO Status */
#define CAN0_N2_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF0310AF4u)
/** Alias (User Manual Name) for CAN0_N2_TX_EFS */
#define CAN0_N2_TXEFS (CAN0_N2_TX_EFS)

/** \brief AF8, Node 2 Tx Event FIFO Acknowledge */
#define CAN0_N2_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF0310AF8u)
/** Alias (User Manual Name) for CAN0_N2_TX_EFA */
#define CAN0_N2_TXEFA (CAN0_N2_TX_EFA)

/** \brief B60, Node 2 TSU Core Release Register  */
#define CAN0_N2_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0310B60u)

/** \brief B64, Node 2 Timestamp Configuration */
#define CAN0_N2_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0310B64u)

/** \brief B68, Node 2 Timestamp Status 1 */
#define CAN0_N2_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0310B68u)

/** \brief B6C, Node 2 Timestamp Status 2 */
#define CAN0_N2_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF0310B6Cu)

/** \brief B70, Node 2 Timestamp 0 */
#define CAN0_N2_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310B70u)

/** \brief B74, Node 2 Timestamp 1 */
#define CAN0_N2_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310B74u)

/** \brief B78, Node 2 Timestamp 2 */
#define CAN0_N2_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310B78u)

/** \brief B7C, Node 2 Timestamp 3 */
#define CAN0_N2_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310B7Cu)

/** \brief B80, Node 2 Timestamp 4 */
#define CAN0_N2_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310B80u)

/** \brief B84, Node 2 Timestamp 5 */
#define CAN0_N2_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310B84u)

/** \brief B88, Node 2 Timestamp 6 */
#define CAN0_N2_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310B88u)

/** \brief B8C, Node 2 Timestamp 7 */
#define CAN0_N2_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310B8Cu)

/** \brief B90, Node 2 Timestamp 8 */
#define CAN0_N2_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310B90u)

/** \brief B94, Node 2 Timestamp 9 */
#define CAN0_N2_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310B94u)

/** \brief B98, Node 2 Timestamp 10 */
#define CAN0_N2_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310B98u)

/** \brief B9C, Node 2 Timestamp 11 */
#define CAN0_N2_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310B9Cu)

/** \brief BA0, Node 2 Timestamp 12 */
#define CAN0_N2_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310BA0u)

/** \brief BA4, Node 2 Timestamp 13 */
#define CAN0_N2_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310BA4u)

/** \brief BA8, Node 2 Timestamp 14 */
#define CAN0_N2_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310BA8u)

/** \brief BAC, Node 2 Timestamp 15 */
#define CAN0_N2_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310BACu)

/** \brief BB0, Node 2 Actual Timebase */
#define CAN0_N2_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF0310BB0u)

/** \brief D00, Write access enable register A */
#define CAN0_N3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0310D00u)

/** \brief D04, Write access enable register B */
#define CAN0_N3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0310D04u)

/** \brief D08, Read access enable register A */
#define CAN0_N3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0310D08u)

/** \brief D0C, Read access enable register B */
#define CAN0_N3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF0310D0Cu)

/** \brief D10, VM access enable register */
#define CAN0_N3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0310D10u)

/** \brief D14, PRS access enable register */
#define CAN0_N3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0310D14u)

/** \brief D20, Node 3 Start Address  */
#define CAN0_N3_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0310D20u)

/** \brief D24, Node 3 End Address */
#define CAN0_N3_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0310D24u)

/** \brief D28, Node 3 Interrupt Signalling Register  */
#define CAN0_N3_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0310D28u)

/** \brief D2C, Node 3 Interrupt routing for Group 0  */
#define CAN0_N3_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF0310D2Cu)

/** \brief D30, Node 3 Interrupt routing for Group 1 */
#define CAN0_N3_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0310D30u)

/** \brief D34, Node 3 Interrupt routing for Group 2 */
#define CAN0_N3_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0310D34u)

/** \brief D38, Node 3 Timer Clock Control Register */
#define CAN0_N3_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0310D38u)

/** \brief D3C, Node 3 Timer Transmit Trigger 0 Register */
#define CAN0_N3_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF0310D3Cu)

/** \brief D40, Node 3 Timer Transmit Trigger 1 Register */
#define CAN0_N3_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0310D40u)

/** \brief D44, Node 3 Timer Transmit Trigger 2 Register */
#define CAN0_N3_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0310D44u)

/** \brief D48, Node 3 Timer Receive Timeout Register */
#define CAN0_N3_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0310D48u)

/** \brief D4C, Node 3 Port Control Register */
#define CAN0_N3_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF0310D4Cu)

/** \brief D50, Node 3 CRE Configuration Register */
#define CAN0_N3_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0310D50u)

/** \brief D54, Node 3 CRE Configuration Start Address */
#define CAN0_N3_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0310D54u)

/** \brief D58, Node 3 Receive Host Buffer 0  Configuration */
#define CAN0_N3_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0310D58u)

/** \brief D5C, Node 3 Receive Host Buffer 0  Status */
#define CAN0_N3_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0310D5Cu)

/** \brief D60, Node 3 Receive Host Buffer 1  Configuration */
#define CAN0_N3_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0310D60u)

/** \brief D64, Node 3 Receive Host Buffer 1  Status */
#define CAN0_N3_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0310D64u)

/** \brief D68, Node 3 Transmit Host Buffer Configuration */
#define CAN0_N3_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0310D68u)

/** \brief D6C, Node 3 Transmit Host Buffer Status */
#define CAN0_N3_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF0310D6Cu)

/** \brief D70, Node 3 CRE Interrupt Register */
#define CAN0_N3_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0310D70u)

/** \brief D74, Node 3 Frame Rate Measure Table Configuration */
#define CAN0_N3_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0310D74u)

/** \brief D78, Rx Throughput Measure configuration */
#define CAN0_N3_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0310D78u)

/** \brief E00, Node 3 Core Release Register */
#define CAN0_N3_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0310E00u)

/** \brief E04, Node 3 Endian Register */
#define CAN0_N3_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0310E04u)

/** \brief E0C, Node 3 Data Bit Timing & Prescaler Register */
#define CAN0_N3_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF0310E0Cu)

/** \brief E10, Node 3 Test Register */
#define CAN0_N3_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0310E10u)

/** \brief E14, Node 3 RAM Watchdog */
#define CAN0_N3_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0310E14u)

/** \brief E18, Node 3 CC Control Register */
#define CAN0_N3_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0310E18u)

/** \brief E1C, Node 3 Nominal Bit Timing & Prescaler Register */
#define CAN0_N3_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF0310E1Cu)

/** \brief E20, Node 3 Timestamp Counter Configuration */
#define CAN0_N3_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0310E20u)

/** \brief E24, Node 3 Timestamp Counter Value */
#define CAN0_N3_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0310E24u)

/** \brief E28, Node 3 Timeout Counter Configuration */
#define CAN0_N3_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0310E28u)

/** \brief E2C, Node 3 Timeout Counter Value */
#define CAN0_N3_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF0310E2Cu)

/** \brief E40, Node 3 Error Counter Register */
#define CAN0_N3_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0310E40u)

/** \brief E44, Node 3 Protocol Status Register */
#define CAN0_N3_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0310E44u)

/** \brief E48, Node 3 Transmitter Delay Compensation Register */
#define CAN0_N3_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0310E48u)

/** \brief E50, Node 3 Interrupt Register */
#define CAN0_N3_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0310E50u)

/** \brief E54, Node 3 Interrupt Enable */
#define CAN0_N3_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0310E54u)

/** \brief E80, Node 3 Global Filter Configuration */
#define CAN0_N3_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0310E80u)

/** \brief E84, Node 3 Standard ID Filter Configuration */
#define CAN0_N3_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0310E84u)

/** \brief E88, Node 3 Extended ID Filter Configuration */
#define CAN0_N3_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0310E88u)

/** \brief E90, Node 3 Extended ID AND Mask */
#define CAN0_N3_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0310E90u)

/** \brief E94, Node 3 High Priority Message Status */
#define CAN0_N3_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0310E94u)

/** \brief E98, Node 3 New Data 1 */
#define CAN0_N3_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0310E98u)

/** \brief E9C, Node 3 New Data 2 */
#define CAN0_N3_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF0310E9Cu)

/** \brief EA0, Node 3 Rx FIFO 0 Configuration */
#define CAN0_N3_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF0310EA0u)
/** Alias (User Manual Name) for CAN0_N3_RX_F0C */
#define CAN0_N3_RXF0C (CAN0_N3_RX_F0C)

/** \brief EA4, Node 3 Rx FIFO 0 Status */
#define CAN0_N3_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF0310EA4u)
/** Alias (User Manual Name) for CAN0_N3_RX_F0S */
#define CAN0_N3_RXF0S (CAN0_N3_RX_F0S)

/** \brief EA8, Node 3 Rx FIFO 0 Acknowledge */
#define CAN0_N3_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF0310EA8u)
/** Alias (User Manual Name) for CAN0_N3_RX_F0A */
#define CAN0_N3_RXF0A (CAN0_N3_RX_F0A)

/** \brief EAC, Node 3 Rx Buffer Configuration */
#define CAN0_N3_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF0310EACu)
/** Alias (User Manual Name) for CAN0_N3_RX_BC */
#define CAN0_N3_RXBC (CAN0_N3_RX_BC)

/** \brief EB0, Node 3 Rx FIFO 1 Configuration */
#define CAN0_N3_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF0310EB0u)
/** Alias (User Manual Name) for CAN0_N3_RX_F1C */
#define CAN0_N3_RXF1C (CAN0_N3_RX_F1C)

/** \brief EB4, Node 3 Rx FIFO 1 Status */
#define CAN0_N3_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF0310EB4u)
/** Alias (User Manual Name) for CAN0_N3_RX_F1S */
#define CAN0_N3_RXF1S (CAN0_N3_RX_F1S)

/** \brief EB8, Node 3 Rx FIFO 1 Acknowledge */
#define CAN0_N3_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF0310EB8u)
/** Alias (User Manual Name) for CAN0_N3_RX_F1A */
#define CAN0_N3_RXF1A (CAN0_N3_RX_F1A)

/** \brief EBC, Node 3 Rx Buffer/FIFO Element Size Configuration */
#define CAN0_N3_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF0310EBCu)
/** Alias (User Manual Name) for CAN0_N3_RX_ESC */
#define CAN0_N3_RXESC (CAN0_N3_RX_ESC)

/** \brief EC0, Node 3 Tx Buffer Configuration */
#define CAN0_N3_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF0310EC0u)
/** Alias (User Manual Name) for CAN0_N3_TX_BC */
#define CAN0_N3_TXBC (CAN0_N3_TX_BC)

/** \brief EC4, Node 3 Tx FIFO/Queue Status */
#define CAN0_N3_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF0310EC4u)
/** Alias (User Manual Name) for CAN0_N3_TX_FQS */
#define CAN0_N3_TXFQS (CAN0_N3_TX_FQS)

/** \brief EC8, Node 3 Tx Buffer Element Size Configuration */
#define CAN0_N3_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF0310EC8u)
/** Alias (User Manual Name) for CAN0_N3_TX_ESC */
#define CAN0_N3_TXESC (CAN0_N3_TX_ESC)

/** \brief ECC, Node 3 Tx Buffer Request Pending */
#define CAN0_N3_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF0310ECCu)
/** Alias (User Manual Name) for CAN0_N3_TX_BRP */
#define CAN0_N3_TXBRP (CAN0_N3_TX_BRP)

/** \brief ED0, Node 3 Tx Buffer Add Request */
#define CAN0_N3_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF0310ED0u)
/** Alias (User Manual Name) for CAN0_N3_TX_BAR */
#define CAN0_N3_TXBAR (CAN0_N3_TX_BAR)

/** \brief ED4, Node 3 Tx Buffer Cancellation Request */
#define CAN0_N3_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF0310ED4u)
/** Alias (User Manual Name) for CAN0_N3_TX_BCR */
#define CAN0_N3_TXBCR (CAN0_N3_TX_BCR)

/** \brief ED8, Node 3 Tx Buffer Transmission Occurred */
#define CAN0_N3_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF0310ED8u)
/** Alias (User Manual Name) for CAN0_N3_TX_BTO */
#define CAN0_N3_TXBTO (CAN0_N3_TX_BTO)

/** \brief EDC, Node 3 Tx Buffer Cancellation Finished */
#define CAN0_N3_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF0310EDCu)
/** Alias (User Manual Name) for CAN0_N3_TX_BCF */
#define CAN0_N3_TXBCF (CAN0_N3_TX_BCF)

/** \brief EE0, Node 3 Tx Buffer Transmission Interrupt Enable */
#define CAN0_N3_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF0310EE0u)
/** Alias (User Manual Name) for CAN0_N3_TX_BTIE */
#define CAN0_N3_TXBTIE (CAN0_N3_TX_BTIE)

/** \brief EE4, Node 3 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN0_N3_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF0310EE4u)
/** Alias (User Manual Name) for CAN0_N3_TX_BCIE */
#define CAN0_N3_TXBCIE (CAN0_N3_TX_BCIE)

/** \brief EF0, Node 3 Tx Event FIFO Configuration */
#define CAN0_N3_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF0310EF0u)
/** Alias (User Manual Name) for CAN0_N3_TX_EFC */
#define CAN0_N3_TXEFC (CAN0_N3_TX_EFC)

/** \brief EF4, Node 3 Tx Event FIFO Status */
#define CAN0_N3_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF0310EF4u)
/** Alias (User Manual Name) for CAN0_N3_TX_EFS */
#define CAN0_N3_TXEFS (CAN0_N3_TX_EFS)

/** \brief EF8, Node 3 Tx Event FIFO Acknowledge */
#define CAN0_N3_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF0310EF8u)
/** Alias (User Manual Name) for CAN0_N3_TX_EFA */
#define CAN0_N3_TXEFA (CAN0_N3_TX_EFA)

/** \brief F60, Node 3 TSU Core Release Register  */
#define CAN0_N3_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0310F60u)

/** \brief F64, Node 3 Timestamp Configuration */
#define CAN0_N3_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0310F64u)

/** \brief F68, Node 3 Timestamp Status 1 */
#define CAN0_N3_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0310F68u)

/** \brief F6C, Node 3 Timestamp Status 2 */
#define CAN0_N3_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF0310F6Cu)

/** \brief F70, Node 3 Timestamp 0 */
#define CAN0_N3_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310F70u)

/** \brief F74, Node 3 Timestamp 1 */
#define CAN0_N3_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310F74u)

/** \brief F78, Node 3 Timestamp 2 */
#define CAN0_N3_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310F78u)

/** \brief F7C, Node 3 Timestamp 3 */
#define CAN0_N3_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310F7Cu)

/** \brief F80, Node 3 Timestamp 4 */
#define CAN0_N3_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310F80u)

/** \brief F84, Node 3 Timestamp 5 */
#define CAN0_N3_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310F84u)

/** \brief F88, Node 3 Timestamp 6 */
#define CAN0_N3_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310F88u)

/** \brief F8C, Node 3 Timestamp 7 */
#define CAN0_N3_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310F8Cu)

/** \brief F90, Node 3 Timestamp 8 */
#define CAN0_N3_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310F90u)

/** \brief F94, Node 3 Timestamp 9 */
#define CAN0_N3_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310F94u)

/** \brief F98, Node 3 Timestamp 10 */
#define CAN0_N3_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310F98u)

/** \brief F9C, Node 3 Timestamp 11 */
#define CAN0_N3_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310F9Cu)

/** \brief FA0, Node 3 Timestamp 12 */
#define CAN0_N3_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310FA0u)

/** \brief FA4, Node 3 Timestamp 13 */
#define CAN0_N3_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310FA4u)

/** \brief FA8, Node 3 Timestamp 14 */
#define CAN0_N3_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310FA8u)

/** \brief FAC, Node 3 Timestamp 15 */
#define CAN0_N3_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0310FACu)

/** \brief FB0, Node 3 Actual Timebase */
#define CAN0_N3_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF0310FB0u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_Registers_Cfg_Can1
 * \{  */
/** \brief 0, Embedded SRAM for messages */
#define CAN1_RAM ((void*)0xF0320000u)
#define CAN1_RAM_SIZE (0x5000u)

/** \brief 0, Clock Control Register */
#define CAN1_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_CLC*)0xF0330000u)

/** \brief 4, OCDS Control and Status Register */
#define CAN1_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_OCS*)0xF0330004u)

/** \brief 8, Module Identification Register */
#define CAN1_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ID*)0xF0330008u)

/** \brief C, Reset Control Register A */
#define CAN1_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLA*)0xF033000Cu)

/** \brief 10, Reset Control Register B */
#define CAN1_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLB*)0xF0330010u)

/** \brief 14, Reset Status Register */
#define CAN1_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_STAT*)0xF0330014u)

/** \brief 18, PROT Register Endinit */
#define CAN1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF0330018u)

/** \brief 1C, PROT Register Safe Endinit */
#define CAN1_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF033001Cu)

/** \brief 30, Write access enable register A */
#define CAN1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0330030u)

/** \brief 34, Write access enable register B */
#define CAN1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0330034u)

/** \brief 38, Read access enable register A */
#define CAN1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0330038u)

/** \brief 3C, Read access enable register B */
#define CAN1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF033003Cu)

/** \brief 40, VM access enable register */
#define CAN1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0330040u)

/** \brief 44, PRS access enable register */
#define CAN1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0330044u)

/** \brief 70, Module Control Register */
#define CAN1_MCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_MCR*)0xF0330070u)

/** \brief 100, Write access enable register A */
#define CAN1_N0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0330100u)

/** \brief 104, Write access enable register B */
#define CAN1_N0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0330104u)

/** \brief 108, Read access enable register A */
#define CAN1_N0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0330108u)

/** \brief 10C, Read access enable register B */
#define CAN1_N0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF033010Cu)

/** \brief 110, VM access enable register */
#define CAN1_N0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0330110u)

/** \brief 114, PRS access enable register */
#define CAN1_N0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0330114u)

/** \brief 120, Node 0 Start Address  */
#define CAN1_N0_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0330120u)

/** \brief 124, Node 0 End Address */
#define CAN1_N0_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0330124u)

/** \brief 128, Node 0 Interrupt Signalling Register  */
#define CAN1_N0_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0330128u)

/** \brief 12C, Node 0 Interrupt routing for Group 0  */
#define CAN1_N0_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF033012Cu)

/** \brief 130, Node 0 Interrupt routing for Group 1 */
#define CAN1_N0_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0330130u)

/** \brief 134, Node 0 Interrupt routing for Group 2 */
#define CAN1_N0_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0330134u)

/** \brief 138, Node 0 Timer Clock Control Register */
#define CAN1_N0_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0330138u)

/** \brief 13C, Node 0 Timer Transmit Trigger 0 Register */
#define CAN1_N0_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF033013Cu)

/** \brief 140, Node 0 Timer Transmit Trigger 1 Register */
#define CAN1_N0_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0330140u)

/** \brief 144, Node 0 Timer Transmit Trigger 2 Register */
#define CAN1_N0_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0330144u)

/** \brief 148, Node 0 Timer Receive Timeout Register */
#define CAN1_N0_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0330148u)

/** \brief 14C, Node 0 Port Control Register */
#define CAN1_N0_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF033014Cu)

/** \brief 150, Node 0 CRE Configuration Register */
#define CAN1_N0_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0330150u)

/** \brief 154, Node 0 CRE Configuration Start Address */
#define CAN1_N0_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0330154u)

/** \brief 158, Node 0 Receive Host Buffer 0  Configuration */
#define CAN1_N0_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0330158u)

/** \brief 15C, Node 0 Receive Host Buffer 0  Status */
#define CAN1_N0_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF033015Cu)

/** \brief 160, Node 0 Receive Host Buffer 1  Configuration */
#define CAN1_N0_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0330160u)

/** \brief 164, Node 0 Receive Host Buffer 1  Status */
#define CAN1_N0_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0330164u)

/** \brief 168, Node 0 Transmit Host Buffer Configuration */
#define CAN1_N0_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0330168u)

/** \brief 16C, Node 0 Transmit Host Buffer Status */
#define CAN1_N0_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF033016Cu)

/** \brief 170, Node 0 CRE Interrupt Register */
#define CAN1_N0_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0330170u)

/** \brief 174, Node 0 Frame Rate Measure Table Configuration */
#define CAN1_N0_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0330174u)

/** \brief 178, Rx Throughput Measure configuration */
#define CAN1_N0_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0330178u)

/** \brief 200, Node 0 Core Release Register */
#define CAN1_N0_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0330200u)

/** \brief 204, Node 0 Endian Register */
#define CAN1_N0_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0330204u)

/** \brief 20C, Node 0 Data Bit Timing & Prescaler Register */
#define CAN1_N0_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF033020Cu)

/** \brief 210, Node 0 Test Register */
#define CAN1_N0_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0330210u)

/** \brief 214, Node 0 RAM Watchdog */
#define CAN1_N0_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0330214u)

/** \brief 218, Node 0 CC Control Register */
#define CAN1_N0_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0330218u)

/** \brief 21C, Node 0 Nominal Bit Timing & Prescaler Register */
#define CAN1_N0_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF033021Cu)

/** \brief 220, Node 0 Timestamp Counter Configuration */
#define CAN1_N0_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0330220u)

/** \brief 224, Node 0 Timestamp Counter Value */
#define CAN1_N0_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0330224u)

/** \brief 228, Node 0 Timeout Counter Configuration */
#define CAN1_N0_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0330228u)

/** \brief 22C, Node 0 Timeout Counter Value */
#define CAN1_N0_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF033022Cu)

/** \brief 240, Node 0 Error Counter Register */
#define CAN1_N0_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0330240u)

/** \brief 244, Node 0 Protocol Status Register */
#define CAN1_N0_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0330244u)

/** \brief 248, Node 0 Transmitter Delay Compensation Register */
#define CAN1_N0_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0330248u)

/** \brief 250, Node 0 Interrupt Register */
#define CAN1_N0_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0330250u)

/** \brief 254, Node 0 Interrupt Enable */
#define CAN1_N0_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0330254u)

/** \brief 280, Node 0 Global Filter Configuration */
#define CAN1_N0_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0330280u)

/** \brief 284, Node 0 Standard ID Filter Configuration */
#define CAN1_N0_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0330284u)

/** \brief 288, Node 0 Extended ID Filter Configuration */
#define CAN1_N0_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0330288u)

/** \brief 290, Node 0 Extended ID AND Mask */
#define CAN1_N0_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0330290u)

/** \brief 294, Node 0 High Priority Message Status */
#define CAN1_N0_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0330294u)

/** \brief 298, Node 0 New Data 1 */
#define CAN1_N0_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0330298u)

/** \brief 29C, Node 0 New Data 2 */
#define CAN1_N0_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF033029Cu)

/** \brief 2A0, Node 0 Rx FIFO 0 Configuration */
#define CAN1_N0_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF03302A0u)
/** Alias (User Manual Name) for CAN1_N0_RX_F0C */
#define CAN1_N0_RXF0C (CAN1_N0_RX_F0C)

/** \brief 2A4, Node 0 Rx FIFO 0 Status */
#define CAN1_N0_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF03302A4u)
/** Alias (User Manual Name) for CAN1_N0_RX_F0S */
#define CAN1_N0_RXF0S (CAN1_N0_RX_F0S)

/** \brief 2A8, Node 0 Rx FIFO 0 Acknowledge */
#define CAN1_N0_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF03302A8u)
/** Alias (User Manual Name) for CAN1_N0_RX_F0A */
#define CAN1_N0_RXF0A (CAN1_N0_RX_F0A)

/** \brief 2AC, Node 0 Rx Buffer Configuration */
#define CAN1_N0_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF03302ACu)
/** Alias (User Manual Name) for CAN1_N0_RX_BC */
#define CAN1_N0_RXBC (CAN1_N0_RX_BC)

/** \brief 2B0, Node 0 Rx FIFO 1 Configuration */
#define CAN1_N0_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF03302B0u)
/** Alias (User Manual Name) for CAN1_N0_RX_F1C */
#define CAN1_N0_RXF1C (CAN1_N0_RX_F1C)

/** \brief 2B4, Node 0 Rx FIFO 1 Status */
#define CAN1_N0_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF03302B4u)
/** Alias (User Manual Name) for CAN1_N0_RX_F1S */
#define CAN1_N0_RXF1S (CAN1_N0_RX_F1S)

/** \brief 2B8, Node 0 Rx FIFO 1 Acknowledge */
#define CAN1_N0_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF03302B8u)
/** Alias (User Manual Name) for CAN1_N0_RX_F1A */
#define CAN1_N0_RXF1A (CAN1_N0_RX_F1A)

/** \brief 2BC, Node 0 Rx Buffer/FIFO Element Size Configuration */
#define CAN1_N0_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF03302BCu)
/** Alias (User Manual Name) for CAN1_N0_RX_ESC */
#define CAN1_N0_RXESC (CAN1_N0_RX_ESC)

/** \brief 2C0, Node 0 Tx Buffer Configuration */
#define CAN1_N0_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF03302C0u)
/** Alias (User Manual Name) for CAN1_N0_TX_BC */
#define CAN1_N0_TXBC (CAN1_N0_TX_BC)

/** \brief 2C4, Node 0 Tx FIFO/Queue Status */
#define CAN1_N0_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF03302C4u)
/** Alias (User Manual Name) for CAN1_N0_TX_FQS */
#define CAN1_N0_TXFQS (CAN1_N0_TX_FQS)

/** \brief 2C8, Node 0 Tx Buffer Element Size Configuration */
#define CAN1_N0_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF03302C8u)
/** Alias (User Manual Name) for CAN1_N0_TX_ESC */
#define CAN1_N0_TXESC (CAN1_N0_TX_ESC)

/** \brief 2CC, Node 0 Tx Buffer Request Pending */
#define CAN1_N0_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF03302CCu)
/** Alias (User Manual Name) for CAN1_N0_TX_BRP */
#define CAN1_N0_TXBRP (CAN1_N0_TX_BRP)

/** \brief 2D0, Node 0 Tx Buffer Add Request */
#define CAN1_N0_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF03302D0u)
/** Alias (User Manual Name) for CAN1_N0_TX_BAR */
#define CAN1_N0_TXBAR (CAN1_N0_TX_BAR)

/** \brief 2D4, Node 0 Tx Buffer Cancellation Request */
#define CAN1_N0_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF03302D4u)
/** Alias (User Manual Name) for CAN1_N0_TX_BCR */
#define CAN1_N0_TXBCR (CAN1_N0_TX_BCR)

/** \brief 2D8, Node 0 Tx Buffer Transmission Occurred */
#define CAN1_N0_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF03302D8u)
/** Alias (User Manual Name) for CAN1_N0_TX_BTO */
#define CAN1_N0_TXBTO (CAN1_N0_TX_BTO)

/** \brief 2DC, Node 0 Tx Buffer Cancellation Finished */
#define CAN1_N0_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF03302DCu)
/** Alias (User Manual Name) for CAN1_N0_TX_BCF */
#define CAN1_N0_TXBCF (CAN1_N0_TX_BCF)

/** \brief 2E0, Node 0 Tx Buffer Transmission Interrupt Enable */
#define CAN1_N0_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF03302E0u)
/** Alias (User Manual Name) for CAN1_N0_TX_BTIE */
#define CAN1_N0_TXBTIE (CAN1_N0_TX_BTIE)

/** \brief 2E4, Node 0 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN1_N0_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF03302E4u)
/** Alias (User Manual Name) for CAN1_N0_TX_BCIE */
#define CAN1_N0_TXBCIE (CAN1_N0_TX_BCIE)

/** \brief 2F0, Node 0 Tx Event FIFO Configuration */
#define CAN1_N0_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF03302F0u)
/** Alias (User Manual Name) for CAN1_N0_TX_EFC */
#define CAN1_N0_TXEFC (CAN1_N0_TX_EFC)

/** \brief 2F4, Node 0 Tx Event FIFO Status */
#define CAN1_N0_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF03302F4u)
/** Alias (User Manual Name) for CAN1_N0_TX_EFS */
#define CAN1_N0_TXEFS (CAN1_N0_TX_EFS)

/** \brief 2F8, Node 0 Tx Event FIFO Acknowledge */
#define CAN1_N0_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF03302F8u)
/** Alias (User Manual Name) for CAN1_N0_TX_EFA */
#define CAN1_N0_TXEFA (CAN1_N0_TX_EFA)

/** \brief 360, Node 0 TSU Core Release Register  */
#define CAN1_N0_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0330360u)

/** \brief 364, Node 0 Timestamp Configuration */
#define CAN1_N0_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0330364u)

/** \brief 368, Node 0 Timestamp Status 1 */
#define CAN1_N0_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0330368u)

/** \brief 36C, Node 0 Timestamp Status 2 */
#define CAN1_N0_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF033036Cu)

/** \brief 370, Node 0 Timestamp 0 */
#define CAN1_N0_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330370u)

/** \brief 374, Node 0 Timestamp 1 */
#define CAN1_N0_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330374u)

/** \brief 378, Node 0 Timestamp 2 */
#define CAN1_N0_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330378u)

/** \brief 37C, Node 0 Timestamp 3 */
#define CAN1_N0_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF033037Cu)

/** \brief 380, Node 0 Timestamp 4 */
#define CAN1_N0_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330380u)

/** \brief 384, Node 0 Timestamp 5 */
#define CAN1_N0_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330384u)

/** \brief 388, Node 0 Timestamp 6 */
#define CAN1_N0_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330388u)

/** \brief 38C, Node 0 Timestamp 7 */
#define CAN1_N0_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF033038Cu)

/** \brief 390, Node 0 Timestamp 8 */
#define CAN1_N0_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330390u)

/** \brief 394, Node 0 Timestamp 9 */
#define CAN1_N0_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330394u)

/** \brief 398, Node 0 Timestamp 10 */
#define CAN1_N0_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330398u)

/** \brief 39C, Node 0 Timestamp 11 */
#define CAN1_N0_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF033039Cu)

/** \brief 3A0, Node 0 Timestamp 12 */
#define CAN1_N0_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03303A0u)

/** \brief 3A4, Node 0 Timestamp 13 */
#define CAN1_N0_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03303A4u)

/** \brief 3A8, Node 0 Timestamp 14 */
#define CAN1_N0_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03303A8u)

/** \brief 3AC, Node 0 Timestamp 15 */
#define CAN1_N0_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03303ACu)

/** \brief 3B0, Node 0 Actual Timebase */
#define CAN1_N0_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF03303B0u)

/** \brief 500, Write access enable register A */
#define CAN1_N1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0330500u)

/** \brief 504, Write access enable register B */
#define CAN1_N1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0330504u)

/** \brief 508, Read access enable register A */
#define CAN1_N1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0330508u)

/** \brief 50C, Read access enable register B */
#define CAN1_N1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF033050Cu)

/** \brief 510, VM access enable register */
#define CAN1_N1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0330510u)

/** \brief 514, PRS access enable register */
#define CAN1_N1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0330514u)

/** \brief 520, Node 1 Start Address  */
#define CAN1_N1_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0330520u)

/** \brief 524, Node 1 End Address */
#define CAN1_N1_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0330524u)

/** \brief 528, Node 1 Interrupt Signalling Register  */
#define CAN1_N1_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0330528u)

/** \brief 52C, Node 1 Interrupt routing for Group 0  */
#define CAN1_N1_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF033052Cu)

/** \brief 530, Node 1 Interrupt routing for Group 1 */
#define CAN1_N1_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0330530u)

/** \brief 534, Node 1 Interrupt routing for Group 2 */
#define CAN1_N1_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0330534u)

/** \brief 538, Node 1 Timer Clock Control Register */
#define CAN1_N1_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0330538u)

/** \brief 53C, Node 1 Timer Transmit Trigger 0 Register */
#define CAN1_N1_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF033053Cu)

/** \brief 540, Node 1 Timer Transmit Trigger 1 Register */
#define CAN1_N1_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0330540u)

/** \brief 544, Node 1 Timer Transmit Trigger 2 Register */
#define CAN1_N1_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0330544u)

/** \brief 548, Node 1 Timer Receive Timeout Register */
#define CAN1_N1_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0330548u)

/** \brief 54C, Node 1 Port Control Register */
#define CAN1_N1_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF033054Cu)

/** \brief 550, Node 1 CRE Configuration Register */
#define CAN1_N1_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0330550u)

/** \brief 554, Node 1 CRE Configuration Start Address */
#define CAN1_N1_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0330554u)

/** \brief 558, Node 1 Receive Host Buffer 0  Configuration */
#define CAN1_N1_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0330558u)

/** \brief 55C, Node 1 Receive Host Buffer 0  Status */
#define CAN1_N1_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF033055Cu)

/** \brief 560, Node 1 Receive Host Buffer 1  Configuration */
#define CAN1_N1_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0330560u)

/** \brief 564, Node 1 Receive Host Buffer 1  Status */
#define CAN1_N1_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0330564u)

/** \brief 568, Node 1 Transmit Host Buffer Configuration */
#define CAN1_N1_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0330568u)

/** \brief 56C, Node 1 Transmit Host Buffer Status */
#define CAN1_N1_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF033056Cu)

/** \brief 570, Node 1 CRE Interrupt Register */
#define CAN1_N1_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0330570u)

/** \brief 574, Node 1 Frame Rate Measure Table Configuration */
#define CAN1_N1_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0330574u)

/** \brief 578, Rx Throughput Measure configuration */
#define CAN1_N1_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0330578u)

/** \brief 600, Node 1 Core Release Register */
#define CAN1_N1_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0330600u)

/** \brief 604, Node 1 Endian Register */
#define CAN1_N1_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0330604u)

/** \brief 60C, Node 1 Data Bit Timing & Prescaler Register */
#define CAN1_N1_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF033060Cu)

/** \brief 610, Node 1 Test Register */
#define CAN1_N1_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0330610u)

/** \brief 614, Node 1 RAM Watchdog */
#define CAN1_N1_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0330614u)

/** \brief 618, Node 1 CC Control Register */
#define CAN1_N1_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0330618u)

/** \brief 61C, Node 1 Nominal Bit Timing & Prescaler Register */
#define CAN1_N1_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF033061Cu)

/** \brief 620, Node 1 Timestamp Counter Configuration */
#define CAN1_N1_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0330620u)

/** \brief 624, Node 1 Timestamp Counter Value */
#define CAN1_N1_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0330624u)

/** \brief 628, Node 1 Timeout Counter Configuration */
#define CAN1_N1_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0330628u)

/** \brief 62C, Node 1 Timeout Counter Value */
#define CAN1_N1_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF033062Cu)

/** \brief 640, Node 1 Error Counter Register */
#define CAN1_N1_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0330640u)

/** \brief 644, Node 1 Protocol Status Register */
#define CAN1_N1_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0330644u)

/** \brief 648, Node 1 Transmitter Delay Compensation Register */
#define CAN1_N1_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0330648u)

/** \brief 650, Node 1 Interrupt Register */
#define CAN1_N1_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0330650u)

/** \brief 654, Node 1 Interrupt Enable */
#define CAN1_N1_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0330654u)

/** \brief 680, Node 1 Global Filter Configuration */
#define CAN1_N1_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0330680u)

/** \brief 684, Node 1 Standard ID Filter Configuration */
#define CAN1_N1_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0330684u)

/** \brief 688, Node 1 Extended ID Filter Configuration */
#define CAN1_N1_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0330688u)

/** \brief 690, Node 1 Extended ID AND Mask */
#define CAN1_N1_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0330690u)

/** \brief 694, Node 1 High Priority Message Status */
#define CAN1_N1_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0330694u)

/** \brief 698, Node 1 New Data 1 */
#define CAN1_N1_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0330698u)

/** \brief 69C, Node 1 New Data 2 */
#define CAN1_N1_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF033069Cu)

/** \brief 6A0, Node 1 Rx FIFO 0 Configuration */
#define CAN1_N1_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF03306A0u)
/** Alias (User Manual Name) for CAN1_N1_RX_F0C */
#define CAN1_N1_RXF0C (CAN1_N1_RX_F0C)

/** \brief 6A4, Node 1 Rx FIFO 0 Status */
#define CAN1_N1_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF03306A4u)
/** Alias (User Manual Name) for CAN1_N1_RX_F0S */
#define CAN1_N1_RXF0S (CAN1_N1_RX_F0S)

/** \brief 6A8, Node 1 Rx FIFO 0 Acknowledge */
#define CAN1_N1_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF03306A8u)
/** Alias (User Manual Name) for CAN1_N1_RX_F0A */
#define CAN1_N1_RXF0A (CAN1_N1_RX_F0A)

/** \brief 6AC, Node 1 Rx Buffer Configuration */
#define CAN1_N1_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF03306ACu)
/** Alias (User Manual Name) for CAN1_N1_RX_BC */
#define CAN1_N1_RXBC (CAN1_N1_RX_BC)

/** \brief 6B0, Node 1 Rx FIFO 1 Configuration */
#define CAN1_N1_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF03306B0u)
/** Alias (User Manual Name) for CAN1_N1_RX_F1C */
#define CAN1_N1_RXF1C (CAN1_N1_RX_F1C)

/** \brief 6B4, Node 1 Rx FIFO 1 Status */
#define CAN1_N1_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF03306B4u)
/** Alias (User Manual Name) for CAN1_N1_RX_F1S */
#define CAN1_N1_RXF1S (CAN1_N1_RX_F1S)

/** \brief 6B8, Node 1 Rx FIFO 1 Acknowledge */
#define CAN1_N1_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF03306B8u)
/** Alias (User Manual Name) for CAN1_N1_RX_F1A */
#define CAN1_N1_RXF1A (CAN1_N1_RX_F1A)

/** \brief 6BC, Node 1 Rx Buffer/FIFO Element Size Configuration */
#define CAN1_N1_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF03306BCu)
/** Alias (User Manual Name) for CAN1_N1_RX_ESC */
#define CAN1_N1_RXESC (CAN1_N1_RX_ESC)

/** \brief 6C0, Node 1 Tx Buffer Configuration */
#define CAN1_N1_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF03306C0u)
/** Alias (User Manual Name) for CAN1_N1_TX_BC */
#define CAN1_N1_TXBC (CAN1_N1_TX_BC)

/** \brief 6C4, Node 1 Tx FIFO/Queue Status */
#define CAN1_N1_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF03306C4u)
/** Alias (User Manual Name) for CAN1_N1_TX_FQS */
#define CAN1_N1_TXFQS (CAN1_N1_TX_FQS)

/** \brief 6C8, Node 1 Tx Buffer Element Size Configuration */
#define CAN1_N1_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF03306C8u)
/** Alias (User Manual Name) for CAN1_N1_TX_ESC */
#define CAN1_N1_TXESC (CAN1_N1_TX_ESC)

/** \brief 6CC, Node 1 Tx Buffer Request Pending */
#define CAN1_N1_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF03306CCu)
/** Alias (User Manual Name) for CAN1_N1_TX_BRP */
#define CAN1_N1_TXBRP (CAN1_N1_TX_BRP)

/** \brief 6D0, Node 1 Tx Buffer Add Request */
#define CAN1_N1_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF03306D0u)
/** Alias (User Manual Name) for CAN1_N1_TX_BAR */
#define CAN1_N1_TXBAR (CAN1_N1_TX_BAR)

/** \brief 6D4, Node 1 Tx Buffer Cancellation Request */
#define CAN1_N1_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF03306D4u)
/** Alias (User Manual Name) for CAN1_N1_TX_BCR */
#define CAN1_N1_TXBCR (CAN1_N1_TX_BCR)

/** \brief 6D8, Node 1 Tx Buffer Transmission Occurred */
#define CAN1_N1_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF03306D8u)
/** Alias (User Manual Name) for CAN1_N1_TX_BTO */
#define CAN1_N1_TXBTO (CAN1_N1_TX_BTO)

/** \brief 6DC, Node 1 Tx Buffer Cancellation Finished */
#define CAN1_N1_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF03306DCu)
/** Alias (User Manual Name) for CAN1_N1_TX_BCF */
#define CAN1_N1_TXBCF (CAN1_N1_TX_BCF)

/** \brief 6E0, Node 1 Tx Buffer Transmission Interrupt Enable */
#define CAN1_N1_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF03306E0u)
/** Alias (User Manual Name) for CAN1_N1_TX_BTIE */
#define CAN1_N1_TXBTIE (CAN1_N1_TX_BTIE)

/** \brief 6E4, Node 1 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN1_N1_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF03306E4u)
/** Alias (User Manual Name) for CAN1_N1_TX_BCIE */
#define CAN1_N1_TXBCIE (CAN1_N1_TX_BCIE)

/** \brief 6F0, Node 1 Tx Event FIFO Configuration */
#define CAN1_N1_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF03306F0u)
/** Alias (User Manual Name) for CAN1_N1_TX_EFC */
#define CAN1_N1_TXEFC (CAN1_N1_TX_EFC)

/** \brief 6F4, Node 1 Tx Event FIFO Status */
#define CAN1_N1_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF03306F4u)
/** Alias (User Manual Name) for CAN1_N1_TX_EFS */
#define CAN1_N1_TXEFS (CAN1_N1_TX_EFS)

/** \brief 6F8, Node 1 Tx Event FIFO Acknowledge */
#define CAN1_N1_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF03306F8u)
/** Alias (User Manual Name) for CAN1_N1_TX_EFA */
#define CAN1_N1_TXEFA (CAN1_N1_TX_EFA)

/** \brief 760, Node 1 TSU Core Release Register  */
#define CAN1_N1_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0330760u)

/** \brief 764, Node 1 Timestamp Configuration */
#define CAN1_N1_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0330764u)

/** \brief 768, Node 1 Timestamp Status 1 */
#define CAN1_N1_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0330768u)

/** \brief 76C, Node 1 Timestamp Status 2 */
#define CAN1_N1_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF033076Cu)

/** \brief 770, Node 1 Timestamp 0 */
#define CAN1_N1_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330770u)

/** \brief 774, Node 1 Timestamp 1 */
#define CAN1_N1_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330774u)

/** \brief 778, Node 1 Timestamp 2 */
#define CAN1_N1_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330778u)

/** \brief 77C, Node 1 Timestamp 3 */
#define CAN1_N1_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF033077Cu)

/** \brief 780, Node 1 Timestamp 4 */
#define CAN1_N1_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330780u)

/** \brief 784, Node 1 Timestamp 5 */
#define CAN1_N1_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330784u)

/** \brief 788, Node 1 Timestamp 6 */
#define CAN1_N1_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330788u)

/** \brief 78C, Node 1 Timestamp 7 */
#define CAN1_N1_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF033078Cu)

/** \brief 790, Node 1 Timestamp 8 */
#define CAN1_N1_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330790u)

/** \brief 794, Node 1 Timestamp 9 */
#define CAN1_N1_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330794u)

/** \brief 798, Node 1 Timestamp 10 */
#define CAN1_N1_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330798u)

/** \brief 79C, Node 1 Timestamp 11 */
#define CAN1_N1_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF033079Cu)

/** \brief 7A0, Node 1 Timestamp 12 */
#define CAN1_N1_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03307A0u)

/** \brief 7A4, Node 1 Timestamp 13 */
#define CAN1_N1_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03307A4u)

/** \brief 7A8, Node 1 Timestamp 14 */
#define CAN1_N1_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03307A8u)

/** \brief 7AC, Node 1 Timestamp 15 */
#define CAN1_N1_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03307ACu)

/** \brief 7B0, Node 1 Actual Timebase */
#define CAN1_N1_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF03307B0u)

/** \brief 900, Write access enable register A */
#define CAN1_N2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0330900u)

/** \brief 904, Write access enable register B */
#define CAN1_N2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0330904u)

/** \brief 908, Read access enable register A */
#define CAN1_N2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0330908u)

/** \brief 90C, Read access enable register B */
#define CAN1_N2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF033090Cu)

/** \brief 910, VM access enable register */
#define CAN1_N2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0330910u)

/** \brief 914, PRS access enable register */
#define CAN1_N2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0330914u)

/** \brief 920, Node 2 Start Address  */
#define CAN1_N2_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0330920u)

/** \brief 924, Node 2 End Address */
#define CAN1_N2_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0330924u)

/** \brief 928, Node 2 Interrupt Signalling Register  */
#define CAN1_N2_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0330928u)

/** \brief 92C, Node 2 Interrupt routing for Group 0  */
#define CAN1_N2_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF033092Cu)

/** \brief 930, Node 2 Interrupt routing for Group 1 */
#define CAN1_N2_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0330930u)

/** \brief 934, Node 2 Interrupt routing for Group 2 */
#define CAN1_N2_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0330934u)

/** \brief 938, Node 2 Timer Clock Control Register */
#define CAN1_N2_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0330938u)

/** \brief 93C, Node 2 Timer Transmit Trigger 0 Register */
#define CAN1_N2_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF033093Cu)

/** \brief 940, Node 2 Timer Transmit Trigger 1 Register */
#define CAN1_N2_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0330940u)

/** \brief 944, Node 2 Timer Transmit Trigger 2 Register */
#define CAN1_N2_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0330944u)

/** \brief 948, Node 2 Timer Receive Timeout Register */
#define CAN1_N2_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0330948u)

/** \brief 94C, Node 2 Port Control Register */
#define CAN1_N2_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF033094Cu)

/** \brief 950, Node 2 CRE Configuration Register */
#define CAN1_N2_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0330950u)

/** \brief 954, Node 2 CRE Configuration Start Address */
#define CAN1_N2_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0330954u)

/** \brief 958, Node 2 Receive Host Buffer 0  Configuration */
#define CAN1_N2_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0330958u)

/** \brief 95C, Node 2 Receive Host Buffer 0  Status */
#define CAN1_N2_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF033095Cu)

/** \brief 960, Node 2 Receive Host Buffer 1  Configuration */
#define CAN1_N2_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0330960u)

/** \brief 964, Node 2 Receive Host Buffer 1  Status */
#define CAN1_N2_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0330964u)

/** \brief 968, Node 2 Transmit Host Buffer Configuration */
#define CAN1_N2_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0330968u)

/** \brief 96C, Node 2 Transmit Host Buffer Status */
#define CAN1_N2_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF033096Cu)

/** \brief 970, Node 2 CRE Interrupt Register */
#define CAN1_N2_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0330970u)

/** \brief 974, Node 2 Frame Rate Measure Table Configuration */
#define CAN1_N2_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0330974u)

/** \brief 978, Rx Throughput Measure configuration */
#define CAN1_N2_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0330978u)

/** \brief A00, Node 2 Core Release Register */
#define CAN1_N2_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0330A00u)

/** \brief A04, Node 2 Endian Register */
#define CAN1_N2_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0330A04u)

/** \brief A0C, Node 2 Data Bit Timing & Prescaler Register */
#define CAN1_N2_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF0330A0Cu)

/** \brief A10, Node 2 Test Register */
#define CAN1_N2_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0330A10u)

/** \brief A14, Node 2 RAM Watchdog */
#define CAN1_N2_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0330A14u)

/** \brief A18, Node 2 CC Control Register */
#define CAN1_N2_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0330A18u)

/** \brief A1C, Node 2 Nominal Bit Timing & Prescaler Register */
#define CAN1_N2_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF0330A1Cu)

/** \brief A20, Node 2 Timestamp Counter Configuration */
#define CAN1_N2_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0330A20u)

/** \brief A24, Node 2 Timestamp Counter Value */
#define CAN1_N2_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0330A24u)

/** \brief A28, Node 2 Timeout Counter Configuration */
#define CAN1_N2_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0330A28u)

/** \brief A2C, Node 2 Timeout Counter Value */
#define CAN1_N2_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF0330A2Cu)

/** \brief A40, Node 2 Error Counter Register */
#define CAN1_N2_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0330A40u)

/** \brief A44, Node 2 Protocol Status Register */
#define CAN1_N2_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0330A44u)

/** \brief A48, Node 2 Transmitter Delay Compensation Register */
#define CAN1_N2_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0330A48u)

/** \brief A50, Node 2 Interrupt Register */
#define CAN1_N2_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0330A50u)

/** \brief A54, Node 2 Interrupt Enable */
#define CAN1_N2_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0330A54u)

/** \brief A80, Node 2 Global Filter Configuration */
#define CAN1_N2_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0330A80u)

/** \brief A84, Node 2 Standard ID Filter Configuration */
#define CAN1_N2_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0330A84u)

/** \brief A88, Node 2 Extended ID Filter Configuration */
#define CAN1_N2_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0330A88u)

/** \brief A90, Node 2 Extended ID AND Mask */
#define CAN1_N2_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0330A90u)

/** \brief A94, Node 2 High Priority Message Status */
#define CAN1_N2_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0330A94u)

/** \brief A98, Node 2 New Data 1 */
#define CAN1_N2_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0330A98u)

/** \brief A9C, Node 2 New Data 2 */
#define CAN1_N2_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF0330A9Cu)

/** \brief AA0, Node 2 Rx FIFO 0 Configuration */
#define CAN1_N2_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF0330AA0u)
/** Alias (User Manual Name) for CAN1_N2_RX_F0C */
#define CAN1_N2_RXF0C (CAN1_N2_RX_F0C)

/** \brief AA4, Node 2 Rx FIFO 0 Status */
#define CAN1_N2_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF0330AA4u)
/** Alias (User Manual Name) for CAN1_N2_RX_F0S */
#define CAN1_N2_RXF0S (CAN1_N2_RX_F0S)

/** \brief AA8, Node 2 Rx FIFO 0 Acknowledge */
#define CAN1_N2_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF0330AA8u)
/** Alias (User Manual Name) for CAN1_N2_RX_F0A */
#define CAN1_N2_RXF0A (CAN1_N2_RX_F0A)

/** \brief AAC, Node 2 Rx Buffer Configuration */
#define CAN1_N2_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF0330AACu)
/** Alias (User Manual Name) for CAN1_N2_RX_BC */
#define CAN1_N2_RXBC (CAN1_N2_RX_BC)

/** \brief AB0, Node 2 Rx FIFO 1 Configuration */
#define CAN1_N2_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF0330AB0u)
/** Alias (User Manual Name) for CAN1_N2_RX_F1C */
#define CAN1_N2_RXF1C (CAN1_N2_RX_F1C)

/** \brief AB4, Node 2 Rx FIFO 1 Status */
#define CAN1_N2_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF0330AB4u)
/** Alias (User Manual Name) for CAN1_N2_RX_F1S */
#define CAN1_N2_RXF1S (CAN1_N2_RX_F1S)

/** \brief AB8, Node 2 Rx FIFO 1 Acknowledge */
#define CAN1_N2_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF0330AB8u)
/** Alias (User Manual Name) for CAN1_N2_RX_F1A */
#define CAN1_N2_RXF1A (CAN1_N2_RX_F1A)

/** \brief ABC, Node 2 Rx Buffer/FIFO Element Size Configuration */
#define CAN1_N2_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF0330ABCu)
/** Alias (User Manual Name) for CAN1_N2_RX_ESC */
#define CAN1_N2_RXESC (CAN1_N2_RX_ESC)

/** \brief AC0, Node 2 Tx Buffer Configuration */
#define CAN1_N2_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF0330AC0u)
/** Alias (User Manual Name) for CAN1_N2_TX_BC */
#define CAN1_N2_TXBC (CAN1_N2_TX_BC)

/** \brief AC4, Node 2 Tx FIFO/Queue Status */
#define CAN1_N2_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF0330AC4u)
/** Alias (User Manual Name) for CAN1_N2_TX_FQS */
#define CAN1_N2_TXFQS (CAN1_N2_TX_FQS)

/** \brief AC8, Node 2 Tx Buffer Element Size Configuration */
#define CAN1_N2_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF0330AC8u)
/** Alias (User Manual Name) for CAN1_N2_TX_ESC */
#define CAN1_N2_TXESC (CAN1_N2_TX_ESC)

/** \brief ACC, Node 2 Tx Buffer Request Pending */
#define CAN1_N2_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF0330ACCu)
/** Alias (User Manual Name) for CAN1_N2_TX_BRP */
#define CAN1_N2_TXBRP (CAN1_N2_TX_BRP)

/** \brief AD0, Node 2 Tx Buffer Add Request */
#define CAN1_N2_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF0330AD0u)
/** Alias (User Manual Name) for CAN1_N2_TX_BAR */
#define CAN1_N2_TXBAR (CAN1_N2_TX_BAR)

/** \brief AD4, Node 2 Tx Buffer Cancellation Request */
#define CAN1_N2_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF0330AD4u)
/** Alias (User Manual Name) for CAN1_N2_TX_BCR */
#define CAN1_N2_TXBCR (CAN1_N2_TX_BCR)

/** \brief AD8, Node 2 Tx Buffer Transmission Occurred */
#define CAN1_N2_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF0330AD8u)
/** Alias (User Manual Name) for CAN1_N2_TX_BTO */
#define CAN1_N2_TXBTO (CAN1_N2_TX_BTO)

/** \brief ADC, Node 2 Tx Buffer Cancellation Finished */
#define CAN1_N2_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF0330ADCu)
/** Alias (User Manual Name) for CAN1_N2_TX_BCF */
#define CAN1_N2_TXBCF (CAN1_N2_TX_BCF)

/** \brief AE0, Node 2 Tx Buffer Transmission Interrupt Enable */
#define CAN1_N2_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF0330AE0u)
/** Alias (User Manual Name) for CAN1_N2_TX_BTIE */
#define CAN1_N2_TXBTIE (CAN1_N2_TX_BTIE)

/** \brief AE4, Node 2 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN1_N2_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF0330AE4u)
/** Alias (User Manual Name) for CAN1_N2_TX_BCIE */
#define CAN1_N2_TXBCIE (CAN1_N2_TX_BCIE)

/** \brief AF0, Node 2 Tx Event FIFO Configuration */
#define CAN1_N2_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF0330AF0u)
/** Alias (User Manual Name) for CAN1_N2_TX_EFC */
#define CAN1_N2_TXEFC (CAN1_N2_TX_EFC)

/** \brief AF4, Node 2 Tx Event FIFO Status */
#define CAN1_N2_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF0330AF4u)
/** Alias (User Manual Name) for CAN1_N2_TX_EFS */
#define CAN1_N2_TXEFS (CAN1_N2_TX_EFS)

/** \brief AF8, Node 2 Tx Event FIFO Acknowledge */
#define CAN1_N2_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF0330AF8u)
/** Alias (User Manual Name) for CAN1_N2_TX_EFA */
#define CAN1_N2_TXEFA (CAN1_N2_TX_EFA)

/** \brief B60, Node 2 TSU Core Release Register  */
#define CAN1_N2_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0330B60u)

/** \brief B64, Node 2 Timestamp Configuration */
#define CAN1_N2_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0330B64u)

/** \brief B68, Node 2 Timestamp Status 1 */
#define CAN1_N2_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0330B68u)

/** \brief B6C, Node 2 Timestamp Status 2 */
#define CAN1_N2_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF0330B6Cu)

/** \brief B70, Node 2 Timestamp 0 */
#define CAN1_N2_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330B70u)

/** \brief B74, Node 2 Timestamp 1 */
#define CAN1_N2_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330B74u)

/** \brief B78, Node 2 Timestamp 2 */
#define CAN1_N2_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330B78u)

/** \brief B7C, Node 2 Timestamp 3 */
#define CAN1_N2_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330B7Cu)

/** \brief B80, Node 2 Timestamp 4 */
#define CAN1_N2_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330B80u)

/** \brief B84, Node 2 Timestamp 5 */
#define CAN1_N2_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330B84u)

/** \brief B88, Node 2 Timestamp 6 */
#define CAN1_N2_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330B88u)

/** \brief B8C, Node 2 Timestamp 7 */
#define CAN1_N2_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330B8Cu)

/** \brief B90, Node 2 Timestamp 8 */
#define CAN1_N2_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330B90u)

/** \brief B94, Node 2 Timestamp 9 */
#define CAN1_N2_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330B94u)

/** \brief B98, Node 2 Timestamp 10 */
#define CAN1_N2_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330B98u)

/** \brief B9C, Node 2 Timestamp 11 */
#define CAN1_N2_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330B9Cu)

/** \brief BA0, Node 2 Timestamp 12 */
#define CAN1_N2_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330BA0u)

/** \brief BA4, Node 2 Timestamp 13 */
#define CAN1_N2_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330BA4u)

/** \brief BA8, Node 2 Timestamp 14 */
#define CAN1_N2_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330BA8u)

/** \brief BAC, Node 2 Timestamp 15 */
#define CAN1_N2_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330BACu)

/** \brief BB0, Node 2 Actual Timebase */
#define CAN1_N2_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF0330BB0u)

/** \brief D00, Write access enable register A */
#define CAN1_N3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0330D00u)

/** \brief D04, Write access enable register B */
#define CAN1_N3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0330D04u)

/** \brief D08, Read access enable register A */
#define CAN1_N3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0330D08u)

/** \brief D0C, Read access enable register B */
#define CAN1_N3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF0330D0Cu)

/** \brief D10, VM access enable register */
#define CAN1_N3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0330D10u)

/** \brief D14, PRS access enable register */
#define CAN1_N3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0330D14u)

/** \brief D20, Node 3 Start Address  */
#define CAN1_N3_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0330D20u)

/** \brief D24, Node 3 End Address */
#define CAN1_N3_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0330D24u)

/** \brief D28, Node 3 Interrupt Signalling Register  */
#define CAN1_N3_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0330D28u)

/** \brief D2C, Node 3 Interrupt routing for Group 0  */
#define CAN1_N3_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF0330D2Cu)

/** \brief D30, Node 3 Interrupt routing for Group 1 */
#define CAN1_N3_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0330D30u)

/** \brief D34, Node 3 Interrupt routing for Group 2 */
#define CAN1_N3_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0330D34u)

/** \brief D38, Node 3 Timer Clock Control Register */
#define CAN1_N3_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0330D38u)

/** \brief D3C, Node 3 Timer Transmit Trigger 0 Register */
#define CAN1_N3_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF0330D3Cu)

/** \brief D40, Node 3 Timer Transmit Trigger 1 Register */
#define CAN1_N3_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0330D40u)

/** \brief D44, Node 3 Timer Transmit Trigger 2 Register */
#define CAN1_N3_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0330D44u)

/** \brief D48, Node 3 Timer Receive Timeout Register */
#define CAN1_N3_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0330D48u)

/** \brief D4C, Node 3 Port Control Register */
#define CAN1_N3_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF0330D4Cu)

/** \brief D50, Node 3 CRE Configuration Register */
#define CAN1_N3_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0330D50u)

/** \brief D54, Node 3 CRE Configuration Start Address */
#define CAN1_N3_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0330D54u)

/** \brief D58, Node 3 Receive Host Buffer 0  Configuration */
#define CAN1_N3_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0330D58u)

/** \brief D5C, Node 3 Receive Host Buffer 0  Status */
#define CAN1_N3_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0330D5Cu)

/** \brief D60, Node 3 Receive Host Buffer 1  Configuration */
#define CAN1_N3_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0330D60u)

/** \brief D64, Node 3 Receive Host Buffer 1  Status */
#define CAN1_N3_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0330D64u)

/** \brief D68, Node 3 Transmit Host Buffer Configuration */
#define CAN1_N3_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0330D68u)

/** \brief D6C, Node 3 Transmit Host Buffer Status */
#define CAN1_N3_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF0330D6Cu)

/** \brief D70, Node 3 CRE Interrupt Register */
#define CAN1_N3_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0330D70u)

/** \brief D74, Node 3 Frame Rate Measure Table Configuration */
#define CAN1_N3_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0330D74u)

/** \brief D78, Rx Throughput Measure configuration */
#define CAN1_N3_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0330D78u)

/** \brief E00, Node 3 Core Release Register */
#define CAN1_N3_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0330E00u)

/** \brief E04, Node 3 Endian Register */
#define CAN1_N3_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0330E04u)

/** \brief E0C, Node 3 Data Bit Timing & Prescaler Register */
#define CAN1_N3_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF0330E0Cu)

/** \brief E10, Node 3 Test Register */
#define CAN1_N3_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0330E10u)

/** \brief E14, Node 3 RAM Watchdog */
#define CAN1_N3_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0330E14u)

/** \brief E18, Node 3 CC Control Register */
#define CAN1_N3_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0330E18u)

/** \brief E1C, Node 3 Nominal Bit Timing & Prescaler Register */
#define CAN1_N3_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF0330E1Cu)

/** \brief E20, Node 3 Timestamp Counter Configuration */
#define CAN1_N3_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0330E20u)

/** \brief E24, Node 3 Timestamp Counter Value */
#define CAN1_N3_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0330E24u)

/** \brief E28, Node 3 Timeout Counter Configuration */
#define CAN1_N3_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0330E28u)

/** \brief E2C, Node 3 Timeout Counter Value */
#define CAN1_N3_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF0330E2Cu)

/** \brief E40, Node 3 Error Counter Register */
#define CAN1_N3_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0330E40u)

/** \brief E44, Node 3 Protocol Status Register */
#define CAN1_N3_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0330E44u)

/** \brief E48, Node 3 Transmitter Delay Compensation Register */
#define CAN1_N3_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0330E48u)

/** \brief E50, Node 3 Interrupt Register */
#define CAN1_N3_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0330E50u)

/** \brief E54, Node 3 Interrupt Enable */
#define CAN1_N3_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0330E54u)

/** \brief E80, Node 3 Global Filter Configuration */
#define CAN1_N3_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0330E80u)

/** \brief E84, Node 3 Standard ID Filter Configuration */
#define CAN1_N3_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0330E84u)

/** \brief E88, Node 3 Extended ID Filter Configuration */
#define CAN1_N3_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0330E88u)

/** \brief E90, Node 3 Extended ID AND Mask */
#define CAN1_N3_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0330E90u)

/** \brief E94, Node 3 High Priority Message Status */
#define CAN1_N3_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0330E94u)

/** \brief E98, Node 3 New Data 1 */
#define CAN1_N3_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0330E98u)

/** \brief E9C, Node 3 New Data 2 */
#define CAN1_N3_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF0330E9Cu)

/** \brief EA0, Node 3 Rx FIFO 0 Configuration */
#define CAN1_N3_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF0330EA0u)
/** Alias (User Manual Name) for CAN1_N3_RX_F0C */
#define CAN1_N3_RXF0C (CAN1_N3_RX_F0C)

/** \brief EA4, Node 3 Rx FIFO 0 Status */
#define CAN1_N3_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF0330EA4u)
/** Alias (User Manual Name) for CAN1_N3_RX_F0S */
#define CAN1_N3_RXF0S (CAN1_N3_RX_F0S)

/** \brief EA8, Node 3 Rx FIFO 0 Acknowledge */
#define CAN1_N3_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF0330EA8u)
/** Alias (User Manual Name) for CAN1_N3_RX_F0A */
#define CAN1_N3_RXF0A (CAN1_N3_RX_F0A)

/** \brief EAC, Node 3 Rx Buffer Configuration */
#define CAN1_N3_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF0330EACu)
/** Alias (User Manual Name) for CAN1_N3_RX_BC */
#define CAN1_N3_RXBC (CAN1_N3_RX_BC)

/** \brief EB0, Node 3 Rx FIFO 1 Configuration */
#define CAN1_N3_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF0330EB0u)
/** Alias (User Manual Name) for CAN1_N3_RX_F1C */
#define CAN1_N3_RXF1C (CAN1_N3_RX_F1C)

/** \brief EB4, Node 3 Rx FIFO 1 Status */
#define CAN1_N3_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF0330EB4u)
/** Alias (User Manual Name) for CAN1_N3_RX_F1S */
#define CAN1_N3_RXF1S (CAN1_N3_RX_F1S)

/** \brief EB8, Node 3 Rx FIFO 1 Acknowledge */
#define CAN1_N3_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF0330EB8u)
/** Alias (User Manual Name) for CAN1_N3_RX_F1A */
#define CAN1_N3_RXF1A (CAN1_N3_RX_F1A)

/** \brief EBC, Node 3 Rx Buffer/FIFO Element Size Configuration */
#define CAN1_N3_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF0330EBCu)
/** Alias (User Manual Name) for CAN1_N3_RX_ESC */
#define CAN1_N3_RXESC (CAN1_N3_RX_ESC)

/** \brief EC0, Node 3 Tx Buffer Configuration */
#define CAN1_N3_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF0330EC0u)
/** Alias (User Manual Name) for CAN1_N3_TX_BC */
#define CAN1_N3_TXBC (CAN1_N3_TX_BC)

/** \brief EC4, Node 3 Tx FIFO/Queue Status */
#define CAN1_N3_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF0330EC4u)
/** Alias (User Manual Name) for CAN1_N3_TX_FQS */
#define CAN1_N3_TXFQS (CAN1_N3_TX_FQS)

/** \brief EC8, Node 3 Tx Buffer Element Size Configuration */
#define CAN1_N3_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF0330EC8u)
/** Alias (User Manual Name) for CAN1_N3_TX_ESC */
#define CAN1_N3_TXESC (CAN1_N3_TX_ESC)

/** \brief ECC, Node 3 Tx Buffer Request Pending */
#define CAN1_N3_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF0330ECCu)
/** Alias (User Manual Name) for CAN1_N3_TX_BRP */
#define CAN1_N3_TXBRP (CAN1_N3_TX_BRP)

/** \brief ED0, Node 3 Tx Buffer Add Request */
#define CAN1_N3_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF0330ED0u)
/** Alias (User Manual Name) for CAN1_N3_TX_BAR */
#define CAN1_N3_TXBAR (CAN1_N3_TX_BAR)

/** \brief ED4, Node 3 Tx Buffer Cancellation Request */
#define CAN1_N3_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF0330ED4u)
/** Alias (User Manual Name) for CAN1_N3_TX_BCR */
#define CAN1_N3_TXBCR (CAN1_N3_TX_BCR)

/** \brief ED8, Node 3 Tx Buffer Transmission Occurred */
#define CAN1_N3_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF0330ED8u)
/** Alias (User Manual Name) for CAN1_N3_TX_BTO */
#define CAN1_N3_TXBTO (CAN1_N3_TX_BTO)

/** \brief EDC, Node 3 Tx Buffer Cancellation Finished */
#define CAN1_N3_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF0330EDCu)
/** Alias (User Manual Name) for CAN1_N3_TX_BCF */
#define CAN1_N3_TXBCF (CAN1_N3_TX_BCF)

/** \brief EE0, Node 3 Tx Buffer Transmission Interrupt Enable */
#define CAN1_N3_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF0330EE0u)
/** Alias (User Manual Name) for CAN1_N3_TX_BTIE */
#define CAN1_N3_TXBTIE (CAN1_N3_TX_BTIE)

/** \brief EE4, Node 3 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN1_N3_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF0330EE4u)
/** Alias (User Manual Name) for CAN1_N3_TX_BCIE */
#define CAN1_N3_TXBCIE (CAN1_N3_TX_BCIE)

/** \brief EF0, Node 3 Tx Event FIFO Configuration */
#define CAN1_N3_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF0330EF0u)
/** Alias (User Manual Name) for CAN1_N3_TX_EFC */
#define CAN1_N3_TXEFC (CAN1_N3_TX_EFC)

/** \brief EF4, Node 3 Tx Event FIFO Status */
#define CAN1_N3_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF0330EF4u)
/** Alias (User Manual Name) for CAN1_N3_TX_EFS */
#define CAN1_N3_TXEFS (CAN1_N3_TX_EFS)

/** \brief EF8, Node 3 Tx Event FIFO Acknowledge */
#define CAN1_N3_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF0330EF8u)
/** Alias (User Manual Name) for CAN1_N3_TX_EFA */
#define CAN1_N3_TXEFA (CAN1_N3_TX_EFA)

/** \brief F60, Node 3 TSU Core Release Register  */
#define CAN1_N3_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0330F60u)

/** \brief F64, Node 3 Timestamp Configuration */
#define CAN1_N3_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0330F64u)

/** \brief F68, Node 3 Timestamp Status 1 */
#define CAN1_N3_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0330F68u)

/** \brief F6C, Node 3 Timestamp Status 2 */
#define CAN1_N3_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF0330F6Cu)

/** \brief F70, Node 3 Timestamp 0 */
#define CAN1_N3_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330F70u)

/** \brief F74, Node 3 Timestamp 1 */
#define CAN1_N3_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330F74u)

/** \brief F78, Node 3 Timestamp 2 */
#define CAN1_N3_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330F78u)

/** \brief F7C, Node 3 Timestamp 3 */
#define CAN1_N3_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330F7Cu)

/** \brief F80, Node 3 Timestamp 4 */
#define CAN1_N3_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330F80u)

/** \brief F84, Node 3 Timestamp 5 */
#define CAN1_N3_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330F84u)

/** \brief F88, Node 3 Timestamp 6 */
#define CAN1_N3_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330F88u)

/** \brief F8C, Node 3 Timestamp 7 */
#define CAN1_N3_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330F8Cu)

/** \brief F90, Node 3 Timestamp 8 */
#define CAN1_N3_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330F90u)

/** \brief F94, Node 3 Timestamp 9 */
#define CAN1_N3_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330F94u)

/** \brief F98, Node 3 Timestamp 10 */
#define CAN1_N3_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330F98u)

/** \brief F9C, Node 3 Timestamp 11 */
#define CAN1_N3_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330F9Cu)

/** \brief FA0, Node 3 Timestamp 12 */
#define CAN1_N3_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330FA0u)

/** \brief FA4, Node 3 Timestamp 13 */
#define CAN1_N3_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330FA4u)

/** \brief FA8, Node 3 Timestamp 14 */
#define CAN1_N3_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330FA8u)

/** \brief FAC, Node 3 Timestamp 15 */
#define CAN1_N3_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0330FACu)

/** \brief FB0, Node 3 Actual Timebase */
#define CAN1_N3_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF0330FB0u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_Registers_Cfg_Can2
 * \{  */
/** \brief 0, Embedded SRAM for messages */
#define CAN2_RAM ((void*)0xF0340000u)
#define CAN2_RAM_SIZE (0x5000u)

/** \brief 0, Clock Control Register */
#define CAN2_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_CLC*)0xF0350000u)

/** \brief 4, OCDS Control and Status Register */
#define CAN2_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_OCS*)0xF0350004u)

/** \brief 8, Module Identification Register */
#define CAN2_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ID*)0xF0350008u)

/** \brief C, Reset Control Register A */
#define CAN2_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLA*)0xF035000Cu)

/** \brief 10, Reset Control Register B */
#define CAN2_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLB*)0xF0350010u)

/** \brief 14, Reset Status Register */
#define CAN2_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_STAT*)0xF0350014u)

/** \brief 18, PROT Register Endinit */
#define CAN2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF0350018u)

/** \brief 1C, PROT Register Safe Endinit */
#define CAN2_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF035001Cu)

/** \brief 30, Write access enable register A */
#define CAN2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0350030u)

/** \brief 34, Write access enable register B */
#define CAN2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0350034u)

/** \brief 38, Read access enable register A */
#define CAN2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0350038u)

/** \brief 3C, Read access enable register B */
#define CAN2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF035003Cu)

/** \brief 40, VM access enable register */
#define CAN2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0350040u)

/** \brief 44, PRS access enable register */
#define CAN2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0350044u)

/** \brief 70, Module Control Register */
#define CAN2_MCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_MCR*)0xF0350070u)

/** \brief 100, Write access enable register A */
#define CAN2_N0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0350100u)

/** \brief 104, Write access enable register B */
#define CAN2_N0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0350104u)

/** \brief 108, Read access enable register A */
#define CAN2_N0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0350108u)

/** \brief 10C, Read access enable register B */
#define CAN2_N0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF035010Cu)

/** \brief 110, VM access enable register */
#define CAN2_N0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0350110u)

/** \brief 114, PRS access enable register */
#define CAN2_N0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0350114u)

/** \brief 120, Node 0 Start Address  */
#define CAN2_N0_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0350120u)

/** \brief 124, Node 0 End Address */
#define CAN2_N0_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0350124u)

/** \brief 128, Node 0 Interrupt Signalling Register  */
#define CAN2_N0_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0350128u)

/** \brief 12C, Node 0 Interrupt routing for Group 0  */
#define CAN2_N0_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF035012Cu)

/** \brief 130, Node 0 Interrupt routing for Group 1 */
#define CAN2_N0_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0350130u)

/** \brief 134, Node 0 Interrupt routing for Group 2 */
#define CAN2_N0_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0350134u)

/** \brief 138, Node 0 Timer Clock Control Register */
#define CAN2_N0_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0350138u)

/** \brief 13C, Node 0 Timer Transmit Trigger 0 Register */
#define CAN2_N0_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF035013Cu)

/** \brief 140, Node 0 Timer Transmit Trigger 1 Register */
#define CAN2_N0_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0350140u)

/** \brief 144, Node 0 Timer Transmit Trigger 2 Register */
#define CAN2_N0_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0350144u)

/** \brief 148, Node 0 Timer Receive Timeout Register */
#define CAN2_N0_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0350148u)

/** \brief 14C, Node 0 Port Control Register */
#define CAN2_N0_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF035014Cu)

/** \brief 150, Node 0 CRE Configuration Register */
#define CAN2_N0_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0350150u)

/** \brief 154, Node 0 CRE Configuration Start Address */
#define CAN2_N0_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0350154u)

/** \brief 158, Node 0 Receive Host Buffer 0  Configuration */
#define CAN2_N0_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0350158u)

/** \brief 15C, Node 0 Receive Host Buffer 0  Status */
#define CAN2_N0_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF035015Cu)

/** \brief 160, Node 0 Receive Host Buffer 1  Configuration */
#define CAN2_N0_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0350160u)

/** \brief 164, Node 0 Receive Host Buffer 1  Status */
#define CAN2_N0_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0350164u)

/** \brief 168, Node 0 Transmit Host Buffer Configuration */
#define CAN2_N0_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0350168u)

/** \brief 16C, Node 0 Transmit Host Buffer Status */
#define CAN2_N0_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF035016Cu)

/** \brief 170, Node 0 CRE Interrupt Register */
#define CAN2_N0_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0350170u)

/** \brief 174, Node 0 Frame Rate Measure Table Configuration */
#define CAN2_N0_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0350174u)

/** \brief 178, Rx Throughput Measure configuration */
#define CAN2_N0_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0350178u)

/** \brief 200, Node 0 Core Release Register */
#define CAN2_N0_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0350200u)

/** \brief 204, Node 0 Endian Register */
#define CAN2_N0_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0350204u)

/** \brief 20C, Node 0 Data Bit Timing & Prescaler Register */
#define CAN2_N0_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF035020Cu)

/** \brief 210, Node 0 Test Register */
#define CAN2_N0_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0350210u)

/** \brief 214, Node 0 RAM Watchdog */
#define CAN2_N0_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0350214u)

/** \brief 218, Node 0 CC Control Register */
#define CAN2_N0_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0350218u)

/** \brief 21C, Node 0 Nominal Bit Timing & Prescaler Register */
#define CAN2_N0_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF035021Cu)

/** \brief 220, Node 0 Timestamp Counter Configuration */
#define CAN2_N0_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0350220u)

/** \brief 224, Node 0 Timestamp Counter Value */
#define CAN2_N0_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0350224u)

/** \brief 228, Node 0 Timeout Counter Configuration */
#define CAN2_N0_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0350228u)

/** \brief 22C, Node 0 Timeout Counter Value */
#define CAN2_N0_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF035022Cu)

/** \brief 240, Node 0 Error Counter Register */
#define CAN2_N0_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0350240u)

/** \brief 244, Node 0 Protocol Status Register */
#define CAN2_N0_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0350244u)

/** \brief 248, Node 0 Transmitter Delay Compensation Register */
#define CAN2_N0_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0350248u)

/** \brief 250, Node 0 Interrupt Register */
#define CAN2_N0_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0350250u)

/** \brief 254, Node 0 Interrupt Enable */
#define CAN2_N0_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0350254u)

/** \brief 280, Node 0 Global Filter Configuration */
#define CAN2_N0_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0350280u)

/** \brief 284, Node 0 Standard ID Filter Configuration */
#define CAN2_N0_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0350284u)

/** \brief 288, Node 0 Extended ID Filter Configuration */
#define CAN2_N0_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0350288u)

/** \brief 290, Node 0 Extended ID AND Mask */
#define CAN2_N0_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0350290u)

/** \brief 294, Node 0 High Priority Message Status */
#define CAN2_N0_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0350294u)

/** \brief 298, Node 0 New Data 1 */
#define CAN2_N0_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0350298u)

/** \brief 29C, Node 0 New Data 2 */
#define CAN2_N0_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF035029Cu)

/** \brief 2A0, Node 0 Rx FIFO 0 Configuration */
#define CAN2_N0_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF03502A0u)
/** Alias (User Manual Name) for CAN2_N0_RX_F0C */
#define CAN2_N0_RXF0C (CAN2_N0_RX_F0C)

/** \brief 2A4, Node 0 Rx FIFO 0 Status */
#define CAN2_N0_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF03502A4u)
/** Alias (User Manual Name) for CAN2_N0_RX_F0S */
#define CAN2_N0_RXF0S (CAN2_N0_RX_F0S)

/** \brief 2A8, Node 0 Rx FIFO 0 Acknowledge */
#define CAN2_N0_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF03502A8u)
/** Alias (User Manual Name) for CAN2_N0_RX_F0A */
#define CAN2_N0_RXF0A (CAN2_N0_RX_F0A)

/** \brief 2AC, Node 0 Rx Buffer Configuration */
#define CAN2_N0_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF03502ACu)
/** Alias (User Manual Name) for CAN2_N0_RX_BC */
#define CAN2_N0_RXBC (CAN2_N0_RX_BC)

/** \brief 2B0, Node 0 Rx FIFO 1 Configuration */
#define CAN2_N0_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF03502B0u)
/** Alias (User Manual Name) for CAN2_N0_RX_F1C */
#define CAN2_N0_RXF1C (CAN2_N0_RX_F1C)

/** \brief 2B4, Node 0 Rx FIFO 1 Status */
#define CAN2_N0_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF03502B4u)
/** Alias (User Manual Name) for CAN2_N0_RX_F1S */
#define CAN2_N0_RXF1S (CAN2_N0_RX_F1S)

/** \brief 2B8, Node 0 Rx FIFO 1 Acknowledge */
#define CAN2_N0_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF03502B8u)
/** Alias (User Manual Name) for CAN2_N0_RX_F1A */
#define CAN2_N0_RXF1A (CAN2_N0_RX_F1A)

/** \brief 2BC, Node 0 Rx Buffer/FIFO Element Size Configuration */
#define CAN2_N0_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF03502BCu)
/** Alias (User Manual Name) for CAN2_N0_RX_ESC */
#define CAN2_N0_RXESC (CAN2_N0_RX_ESC)

/** \brief 2C0, Node 0 Tx Buffer Configuration */
#define CAN2_N0_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF03502C0u)
/** Alias (User Manual Name) for CAN2_N0_TX_BC */
#define CAN2_N0_TXBC (CAN2_N0_TX_BC)

/** \brief 2C4, Node 0 Tx FIFO/Queue Status */
#define CAN2_N0_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF03502C4u)
/** Alias (User Manual Name) for CAN2_N0_TX_FQS */
#define CAN2_N0_TXFQS (CAN2_N0_TX_FQS)

/** \brief 2C8, Node 0 Tx Buffer Element Size Configuration */
#define CAN2_N0_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF03502C8u)
/** Alias (User Manual Name) for CAN2_N0_TX_ESC */
#define CAN2_N0_TXESC (CAN2_N0_TX_ESC)

/** \brief 2CC, Node 0 Tx Buffer Request Pending */
#define CAN2_N0_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF03502CCu)
/** Alias (User Manual Name) for CAN2_N0_TX_BRP */
#define CAN2_N0_TXBRP (CAN2_N0_TX_BRP)

/** \brief 2D0, Node 0 Tx Buffer Add Request */
#define CAN2_N0_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF03502D0u)
/** Alias (User Manual Name) for CAN2_N0_TX_BAR */
#define CAN2_N0_TXBAR (CAN2_N0_TX_BAR)

/** \brief 2D4, Node 0 Tx Buffer Cancellation Request */
#define CAN2_N0_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF03502D4u)
/** Alias (User Manual Name) for CAN2_N0_TX_BCR */
#define CAN2_N0_TXBCR (CAN2_N0_TX_BCR)

/** \brief 2D8, Node 0 Tx Buffer Transmission Occurred */
#define CAN2_N0_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF03502D8u)
/** Alias (User Manual Name) for CAN2_N0_TX_BTO */
#define CAN2_N0_TXBTO (CAN2_N0_TX_BTO)

/** \brief 2DC, Node 0 Tx Buffer Cancellation Finished */
#define CAN2_N0_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF03502DCu)
/** Alias (User Manual Name) for CAN2_N0_TX_BCF */
#define CAN2_N0_TXBCF (CAN2_N0_TX_BCF)

/** \brief 2E0, Node 0 Tx Buffer Transmission Interrupt Enable */
#define CAN2_N0_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF03502E0u)
/** Alias (User Manual Name) for CAN2_N0_TX_BTIE */
#define CAN2_N0_TXBTIE (CAN2_N0_TX_BTIE)

/** \brief 2E4, Node 0 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN2_N0_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF03502E4u)
/** Alias (User Manual Name) for CAN2_N0_TX_BCIE */
#define CAN2_N0_TXBCIE (CAN2_N0_TX_BCIE)

/** \brief 2F0, Node 0 Tx Event FIFO Configuration */
#define CAN2_N0_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF03502F0u)
/** Alias (User Manual Name) for CAN2_N0_TX_EFC */
#define CAN2_N0_TXEFC (CAN2_N0_TX_EFC)

/** \brief 2F4, Node 0 Tx Event FIFO Status */
#define CAN2_N0_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF03502F4u)
/** Alias (User Manual Name) for CAN2_N0_TX_EFS */
#define CAN2_N0_TXEFS (CAN2_N0_TX_EFS)

/** \brief 2F8, Node 0 Tx Event FIFO Acknowledge */
#define CAN2_N0_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF03502F8u)
/** Alias (User Manual Name) for CAN2_N0_TX_EFA */
#define CAN2_N0_TXEFA (CAN2_N0_TX_EFA)

/** \brief 360, Node 0 TSU Core Release Register  */
#define CAN2_N0_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0350360u)

/** \brief 364, Node 0 Timestamp Configuration */
#define CAN2_N0_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0350364u)

/** \brief 368, Node 0 Timestamp Status 1 */
#define CAN2_N0_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0350368u)

/** \brief 36C, Node 0 Timestamp Status 2 */
#define CAN2_N0_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF035036Cu)

/** \brief 370, Node 0 Timestamp 0 */
#define CAN2_N0_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350370u)

/** \brief 374, Node 0 Timestamp 1 */
#define CAN2_N0_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350374u)

/** \brief 378, Node 0 Timestamp 2 */
#define CAN2_N0_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350378u)

/** \brief 37C, Node 0 Timestamp 3 */
#define CAN2_N0_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF035037Cu)

/** \brief 380, Node 0 Timestamp 4 */
#define CAN2_N0_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350380u)

/** \brief 384, Node 0 Timestamp 5 */
#define CAN2_N0_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350384u)

/** \brief 388, Node 0 Timestamp 6 */
#define CAN2_N0_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350388u)

/** \brief 38C, Node 0 Timestamp 7 */
#define CAN2_N0_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF035038Cu)

/** \brief 390, Node 0 Timestamp 8 */
#define CAN2_N0_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350390u)

/** \brief 394, Node 0 Timestamp 9 */
#define CAN2_N0_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350394u)

/** \brief 398, Node 0 Timestamp 10 */
#define CAN2_N0_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350398u)

/** \brief 39C, Node 0 Timestamp 11 */
#define CAN2_N0_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF035039Cu)

/** \brief 3A0, Node 0 Timestamp 12 */
#define CAN2_N0_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03503A0u)

/** \brief 3A4, Node 0 Timestamp 13 */
#define CAN2_N0_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03503A4u)

/** \brief 3A8, Node 0 Timestamp 14 */
#define CAN2_N0_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03503A8u)

/** \brief 3AC, Node 0 Timestamp 15 */
#define CAN2_N0_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03503ACu)

/** \brief 3B0, Node 0 Actual Timebase */
#define CAN2_N0_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF03503B0u)

/** \brief 500, Write access enable register A */
#define CAN2_N1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0350500u)

/** \brief 504, Write access enable register B */
#define CAN2_N1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0350504u)

/** \brief 508, Read access enable register A */
#define CAN2_N1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0350508u)

/** \brief 50C, Read access enable register B */
#define CAN2_N1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF035050Cu)

/** \brief 510, VM access enable register */
#define CAN2_N1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0350510u)

/** \brief 514, PRS access enable register */
#define CAN2_N1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0350514u)

/** \brief 520, Node 1 Start Address  */
#define CAN2_N1_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0350520u)

/** \brief 524, Node 1 End Address */
#define CAN2_N1_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0350524u)

/** \brief 528, Node 1 Interrupt Signalling Register  */
#define CAN2_N1_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0350528u)

/** \brief 52C, Node 1 Interrupt routing for Group 0  */
#define CAN2_N1_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF035052Cu)

/** \brief 530, Node 1 Interrupt routing for Group 1 */
#define CAN2_N1_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0350530u)

/** \brief 534, Node 1 Interrupt routing for Group 2 */
#define CAN2_N1_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0350534u)

/** \brief 538, Node 1 Timer Clock Control Register */
#define CAN2_N1_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0350538u)

/** \brief 53C, Node 1 Timer Transmit Trigger 0 Register */
#define CAN2_N1_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF035053Cu)

/** \brief 540, Node 1 Timer Transmit Trigger 1 Register */
#define CAN2_N1_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0350540u)

/** \brief 544, Node 1 Timer Transmit Trigger 2 Register */
#define CAN2_N1_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0350544u)

/** \brief 548, Node 1 Timer Receive Timeout Register */
#define CAN2_N1_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0350548u)

/** \brief 54C, Node 1 Port Control Register */
#define CAN2_N1_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF035054Cu)

/** \brief 550, Node 1 CRE Configuration Register */
#define CAN2_N1_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0350550u)

/** \brief 554, Node 1 CRE Configuration Start Address */
#define CAN2_N1_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0350554u)

/** \brief 558, Node 1 Receive Host Buffer 0  Configuration */
#define CAN2_N1_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0350558u)

/** \brief 55C, Node 1 Receive Host Buffer 0  Status */
#define CAN2_N1_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF035055Cu)

/** \brief 560, Node 1 Receive Host Buffer 1  Configuration */
#define CAN2_N1_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0350560u)

/** \brief 564, Node 1 Receive Host Buffer 1  Status */
#define CAN2_N1_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0350564u)

/** \brief 568, Node 1 Transmit Host Buffer Configuration */
#define CAN2_N1_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0350568u)

/** \brief 56C, Node 1 Transmit Host Buffer Status */
#define CAN2_N1_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF035056Cu)

/** \brief 570, Node 1 CRE Interrupt Register */
#define CAN2_N1_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0350570u)

/** \brief 574, Node 1 Frame Rate Measure Table Configuration */
#define CAN2_N1_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0350574u)

/** \brief 578, Rx Throughput Measure configuration */
#define CAN2_N1_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0350578u)

/** \brief 600, Node 1 Core Release Register */
#define CAN2_N1_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0350600u)

/** \brief 604, Node 1 Endian Register */
#define CAN2_N1_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0350604u)

/** \brief 60C, Node 1 Data Bit Timing & Prescaler Register */
#define CAN2_N1_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF035060Cu)

/** \brief 610, Node 1 Test Register */
#define CAN2_N1_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0350610u)

/** \brief 614, Node 1 RAM Watchdog */
#define CAN2_N1_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0350614u)

/** \brief 618, Node 1 CC Control Register */
#define CAN2_N1_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0350618u)

/** \brief 61C, Node 1 Nominal Bit Timing & Prescaler Register */
#define CAN2_N1_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF035061Cu)

/** \brief 620, Node 1 Timestamp Counter Configuration */
#define CAN2_N1_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0350620u)

/** \brief 624, Node 1 Timestamp Counter Value */
#define CAN2_N1_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0350624u)

/** \brief 628, Node 1 Timeout Counter Configuration */
#define CAN2_N1_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0350628u)

/** \brief 62C, Node 1 Timeout Counter Value */
#define CAN2_N1_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF035062Cu)

/** \brief 640, Node 1 Error Counter Register */
#define CAN2_N1_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0350640u)

/** \brief 644, Node 1 Protocol Status Register */
#define CAN2_N1_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0350644u)

/** \brief 648, Node 1 Transmitter Delay Compensation Register */
#define CAN2_N1_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0350648u)

/** \brief 650, Node 1 Interrupt Register */
#define CAN2_N1_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0350650u)

/** \brief 654, Node 1 Interrupt Enable */
#define CAN2_N1_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0350654u)

/** \brief 680, Node 1 Global Filter Configuration */
#define CAN2_N1_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0350680u)

/** \brief 684, Node 1 Standard ID Filter Configuration */
#define CAN2_N1_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0350684u)

/** \brief 688, Node 1 Extended ID Filter Configuration */
#define CAN2_N1_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0350688u)

/** \brief 690, Node 1 Extended ID AND Mask */
#define CAN2_N1_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0350690u)

/** \brief 694, Node 1 High Priority Message Status */
#define CAN2_N1_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0350694u)

/** \brief 698, Node 1 New Data 1 */
#define CAN2_N1_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0350698u)

/** \brief 69C, Node 1 New Data 2 */
#define CAN2_N1_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF035069Cu)

/** \brief 6A0, Node 1 Rx FIFO 0 Configuration */
#define CAN2_N1_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF03506A0u)
/** Alias (User Manual Name) for CAN2_N1_RX_F0C */
#define CAN2_N1_RXF0C (CAN2_N1_RX_F0C)

/** \brief 6A4, Node 1 Rx FIFO 0 Status */
#define CAN2_N1_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF03506A4u)
/** Alias (User Manual Name) for CAN2_N1_RX_F0S */
#define CAN2_N1_RXF0S (CAN2_N1_RX_F0S)

/** \brief 6A8, Node 1 Rx FIFO 0 Acknowledge */
#define CAN2_N1_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF03506A8u)
/** Alias (User Manual Name) for CAN2_N1_RX_F0A */
#define CAN2_N1_RXF0A (CAN2_N1_RX_F0A)

/** \brief 6AC, Node 1 Rx Buffer Configuration */
#define CAN2_N1_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF03506ACu)
/** Alias (User Manual Name) for CAN2_N1_RX_BC */
#define CAN2_N1_RXBC (CAN2_N1_RX_BC)

/** \brief 6B0, Node 1 Rx FIFO 1 Configuration */
#define CAN2_N1_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF03506B0u)
/** Alias (User Manual Name) for CAN2_N1_RX_F1C */
#define CAN2_N1_RXF1C (CAN2_N1_RX_F1C)

/** \brief 6B4, Node 1 Rx FIFO 1 Status */
#define CAN2_N1_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF03506B4u)
/** Alias (User Manual Name) for CAN2_N1_RX_F1S */
#define CAN2_N1_RXF1S (CAN2_N1_RX_F1S)

/** \brief 6B8, Node 1 Rx FIFO 1 Acknowledge */
#define CAN2_N1_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF03506B8u)
/** Alias (User Manual Name) for CAN2_N1_RX_F1A */
#define CAN2_N1_RXF1A (CAN2_N1_RX_F1A)

/** \brief 6BC, Node 1 Rx Buffer/FIFO Element Size Configuration */
#define CAN2_N1_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF03506BCu)
/** Alias (User Manual Name) for CAN2_N1_RX_ESC */
#define CAN2_N1_RXESC (CAN2_N1_RX_ESC)

/** \brief 6C0, Node 1 Tx Buffer Configuration */
#define CAN2_N1_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF03506C0u)
/** Alias (User Manual Name) for CAN2_N1_TX_BC */
#define CAN2_N1_TXBC (CAN2_N1_TX_BC)

/** \brief 6C4, Node 1 Tx FIFO/Queue Status */
#define CAN2_N1_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF03506C4u)
/** Alias (User Manual Name) for CAN2_N1_TX_FQS */
#define CAN2_N1_TXFQS (CAN2_N1_TX_FQS)

/** \brief 6C8, Node 1 Tx Buffer Element Size Configuration */
#define CAN2_N1_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF03506C8u)
/** Alias (User Manual Name) for CAN2_N1_TX_ESC */
#define CAN2_N1_TXESC (CAN2_N1_TX_ESC)

/** \brief 6CC, Node 1 Tx Buffer Request Pending */
#define CAN2_N1_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF03506CCu)
/** Alias (User Manual Name) for CAN2_N1_TX_BRP */
#define CAN2_N1_TXBRP (CAN2_N1_TX_BRP)

/** \brief 6D0, Node 1 Tx Buffer Add Request */
#define CAN2_N1_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF03506D0u)
/** Alias (User Manual Name) for CAN2_N1_TX_BAR */
#define CAN2_N1_TXBAR (CAN2_N1_TX_BAR)

/** \brief 6D4, Node 1 Tx Buffer Cancellation Request */
#define CAN2_N1_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF03506D4u)
/** Alias (User Manual Name) for CAN2_N1_TX_BCR */
#define CAN2_N1_TXBCR (CAN2_N1_TX_BCR)

/** \brief 6D8, Node 1 Tx Buffer Transmission Occurred */
#define CAN2_N1_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF03506D8u)
/** Alias (User Manual Name) for CAN2_N1_TX_BTO */
#define CAN2_N1_TXBTO (CAN2_N1_TX_BTO)

/** \brief 6DC, Node 1 Tx Buffer Cancellation Finished */
#define CAN2_N1_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF03506DCu)
/** Alias (User Manual Name) for CAN2_N1_TX_BCF */
#define CAN2_N1_TXBCF (CAN2_N1_TX_BCF)

/** \brief 6E0, Node 1 Tx Buffer Transmission Interrupt Enable */
#define CAN2_N1_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF03506E0u)
/** Alias (User Manual Name) for CAN2_N1_TX_BTIE */
#define CAN2_N1_TXBTIE (CAN2_N1_TX_BTIE)

/** \brief 6E4, Node 1 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN2_N1_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF03506E4u)
/** Alias (User Manual Name) for CAN2_N1_TX_BCIE */
#define CAN2_N1_TXBCIE (CAN2_N1_TX_BCIE)

/** \brief 6F0, Node 1 Tx Event FIFO Configuration */
#define CAN2_N1_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF03506F0u)
/** Alias (User Manual Name) for CAN2_N1_TX_EFC */
#define CAN2_N1_TXEFC (CAN2_N1_TX_EFC)

/** \brief 6F4, Node 1 Tx Event FIFO Status */
#define CAN2_N1_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF03506F4u)
/** Alias (User Manual Name) for CAN2_N1_TX_EFS */
#define CAN2_N1_TXEFS (CAN2_N1_TX_EFS)

/** \brief 6F8, Node 1 Tx Event FIFO Acknowledge */
#define CAN2_N1_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF03506F8u)
/** Alias (User Manual Name) for CAN2_N1_TX_EFA */
#define CAN2_N1_TXEFA (CAN2_N1_TX_EFA)

/** \brief 760, Node 1 TSU Core Release Register  */
#define CAN2_N1_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0350760u)

/** \brief 764, Node 1 Timestamp Configuration */
#define CAN2_N1_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0350764u)

/** \brief 768, Node 1 Timestamp Status 1 */
#define CAN2_N1_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0350768u)

/** \brief 76C, Node 1 Timestamp Status 2 */
#define CAN2_N1_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF035076Cu)

/** \brief 770, Node 1 Timestamp 0 */
#define CAN2_N1_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350770u)

/** \brief 774, Node 1 Timestamp 1 */
#define CAN2_N1_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350774u)

/** \brief 778, Node 1 Timestamp 2 */
#define CAN2_N1_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350778u)

/** \brief 77C, Node 1 Timestamp 3 */
#define CAN2_N1_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF035077Cu)

/** \brief 780, Node 1 Timestamp 4 */
#define CAN2_N1_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350780u)

/** \brief 784, Node 1 Timestamp 5 */
#define CAN2_N1_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350784u)

/** \brief 788, Node 1 Timestamp 6 */
#define CAN2_N1_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350788u)

/** \brief 78C, Node 1 Timestamp 7 */
#define CAN2_N1_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF035078Cu)

/** \brief 790, Node 1 Timestamp 8 */
#define CAN2_N1_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350790u)

/** \brief 794, Node 1 Timestamp 9 */
#define CAN2_N1_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350794u)

/** \brief 798, Node 1 Timestamp 10 */
#define CAN2_N1_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350798u)

/** \brief 79C, Node 1 Timestamp 11 */
#define CAN2_N1_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF035079Cu)

/** \brief 7A0, Node 1 Timestamp 12 */
#define CAN2_N1_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03507A0u)

/** \brief 7A4, Node 1 Timestamp 13 */
#define CAN2_N1_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03507A4u)

/** \brief 7A8, Node 1 Timestamp 14 */
#define CAN2_N1_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03507A8u)

/** \brief 7AC, Node 1 Timestamp 15 */
#define CAN2_N1_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03507ACu)

/** \brief 7B0, Node 1 Actual Timebase */
#define CAN2_N1_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF03507B0u)

/** \brief 900, Write access enable register A */
#define CAN2_N2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0350900u)

/** \brief 904, Write access enable register B */
#define CAN2_N2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0350904u)

/** \brief 908, Read access enable register A */
#define CAN2_N2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0350908u)

/** \brief 90C, Read access enable register B */
#define CAN2_N2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF035090Cu)

/** \brief 910, VM access enable register */
#define CAN2_N2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0350910u)

/** \brief 914, PRS access enable register */
#define CAN2_N2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0350914u)

/** \brief 920, Node 2 Start Address  */
#define CAN2_N2_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0350920u)

/** \brief 924, Node 2 End Address */
#define CAN2_N2_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0350924u)

/** \brief 928, Node 2 Interrupt Signalling Register  */
#define CAN2_N2_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0350928u)

/** \brief 92C, Node 2 Interrupt routing for Group 0  */
#define CAN2_N2_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF035092Cu)

/** \brief 930, Node 2 Interrupt routing for Group 1 */
#define CAN2_N2_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0350930u)

/** \brief 934, Node 2 Interrupt routing for Group 2 */
#define CAN2_N2_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0350934u)

/** \brief 938, Node 2 Timer Clock Control Register */
#define CAN2_N2_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0350938u)

/** \brief 93C, Node 2 Timer Transmit Trigger 0 Register */
#define CAN2_N2_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF035093Cu)

/** \brief 940, Node 2 Timer Transmit Trigger 1 Register */
#define CAN2_N2_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0350940u)

/** \brief 944, Node 2 Timer Transmit Trigger 2 Register */
#define CAN2_N2_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0350944u)

/** \brief 948, Node 2 Timer Receive Timeout Register */
#define CAN2_N2_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0350948u)

/** \brief 94C, Node 2 Port Control Register */
#define CAN2_N2_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF035094Cu)

/** \brief 950, Node 2 CRE Configuration Register */
#define CAN2_N2_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0350950u)

/** \brief 954, Node 2 CRE Configuration Start Address */
#define CAN2_N2_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0350954u)

/** \brief 958, Node 2 Receive Host Buffer 0  Configuration */
#define CAN2_N2_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0350958u)

/** \brief 95C, Node 2 Receive Host Buffer 0  Status */
#define CAN2_N2_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF035095Cu)

/** \brief 960, Node 2 Receive Host Buffer 1  Configuration */
#define CAN2_N2_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0350960u)

/** \brief 964, Node 2 Receive Host Buffer 1  Status */
#define CAN2_N2_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0350964u)

/** \brief 968, Node 2 Transmit Host Buffer Configuration */
#define CAN2_N2_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0350968u)

/** \brief 96C, Node 2 Transmit Host Buffer Status */
#define CAN2_N2_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF035096Cu)

/** \brief 970, Node 2 CRE Interrupt Register */
#define CAN2_N2_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0350970u)

/** \brief 974, Node 2 Frame Rate Measure Table Configuration */
#define CAN2_N2_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0350974u)

/** \brief 978, Rx Throughput Measure configuration */
#define CAN2_N2_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0350978u)

/** \brief A00, Node 2 Core Release Register */
#define CAN2_N2_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0350A00u)

/** \brief A04, Node 2 Endian Register */
#define CAN2_N2_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0350A04u)

/** \brief A0C, Node 2 Data Bit Timing & Prescaler Register */
#define CAN2_N2_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF0350A0Cu)

/** \brief A10, Node 2 Test Register */
#define CAN2_N2_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0350A10u)

/** \brief A14, Node 2 RAM Watchdog */
#define CAN2_N2_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0350A14u)

/** \brief A18, Node 2 CC Control Register */
#define CAN2_N2_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0350A18u)

/** \brief A1C, Node 2 Nominal Bit Timing & Prescaler Register */
#define CAN2_N2_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF0350A1Cu)

/** \brief A20, Node 2 Timestamp Counter Configuration */
#define CAN2_N2_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0350A20u)

/** \brief A24, Node 2 Timestamp Counter Value */
#define CAN2_N2_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0350A24u)

/** \brief A28, Node 2 Timeout Counter Configuration */
#define CAN2_N2_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0350A28u)

/** \brief A2C, Node 2 Timeout Counter Value */
#define CAN2_N2_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF0350A2Cu)

/** \brief A40, Node 2 Error Counter Register */
#define CAN2_N2_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0350A40u)

/** \brief A44, Node 2 Protocol Status Register */
#define CAN2_N2_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0350A44u)

/** \brief A48, Node 2 Transmitter Delay Compensation Register */
#define CAN2_N2_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0350A48u)

/** \brief A50, Node 2 Interrupt Register */
#define CAN2_N2_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0350A50u)

/** \brief A54, Node 2 Interrupt Enable */
#define CAN2_N2_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0350A54u)

/** \brief A80, Node 2 Global Filter Configuration */
#define CAN2_N2_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0350A80u)

/** \brief A84, Node 2 Standard ID Filter Configuration */
#define CAN2_N2_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0350A84u)

/** \brief A88, Node 2 Extended ID Filter Configuration */
#define CAN2_N2_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0350A88u)

/** \brief A90, Node 2 Extended ID AND Mask */
#define CAN2_N2_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0350A90u)

/** \brief A94, Node 2 High Priority Message Status */
#define CAN2_N2_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0350A94u)

/** \brief A98, Node 2 New Data 1 */
#define CAN2_N2_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0350A98u)

/** \brief A9C, Node 2 New Data 2 */
#define CAN2_N2_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF0350A9Cu)

/** \brief AA0, Node 2 Rx FIFO 0 Configuration */
#define CAN2_N2_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF0350AA0u)
/** Alias (User Manual Name) for CAN2_N2_RX_F0C */
#define CAN2_N2_RXF0C (CAN2_N2_RX_F0C)

/** \brief AA4, Node 2 Rx FIFO 0 Status */
#define CAN2_N2_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF0350AA4u)
/** Alias (User Manual Name) for CAN2_N2_RX_F0S */
#define CAN2_N2_RXF0S (CAN2_N2_RX_F0S)

/** \brief AA8, Node 2 Rx FIFO 0 Acknowledge */
#define CAN2_N2_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF0350AA8u)
/** Alias (User Manual Name) for CAN2_N2_RX_F0A */
#define CAN2_N2_RXF0A (CAN2_N2_RX_F0A)

/** \brief AAC, Node 2 Rx Buffer Configuration */
#define CAN2_N2_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF0350AACu)
/** Alias (User Manual Name) for CAN2_N2_RX_BC */
#define CAN2_N2_RXBC (CAN2_N2_RX_BC)

/** \brief AB0, Node 2 Rx FIFO 1 Configuration */
#define CAN2_N2_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF0350AB0u)
/** Alias (User Manual Name) for CAN2_N2_RX_F1C */
#define CAN2_N2_RXF1C (CAN2_N2_RX_F1C)

/** \brief AB4, Node 2 Rx FIFO 1 Status */
#define CAN2_N2_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF0350AB4u)
/** Alias (User Manual Name) for CAN2_N2_RX_F1S */
#define CAN2_N2_RXF1S (CAN2_N2_RX_F1S)

/** \brief AB8, Node 2 Rx FIFO 1 Acknowledge */
#define CAN2_N2_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF0350AB8u)
/** Alias (User Manual Name) for CAN2_N2_RX_F1A */
#define CAN2_N2_RXF1A (CAN2_N2_RX_F1A)

/** \brief ABC, Node 2 Rx Buffer/FIFO Element Size Configuration */
#define CAN2_N2_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF0350ABCu)
/** Alias (User Manual Name) for CAN2_N2_RX_ESC */
#define CAN2_N2_RXESC (CAN2_N2_RX_ESC)

/** \brief AC0, Node 2 Tx Buffer Configuration */
#define CAN2_N2_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF0350AC0u)
/** Alias (User Manual Name) for CAN2_N2_TX_BC */
#define CAN2_N2_TXBC (CAN2_N2_TX_BC)

/** \brief AC4, Node 2 Tx FIFO/Queue Status */
#define CAN2_N2_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF0350AC4u)
/** Alias (User Manual Name) for CAN2_N2_TX_FQS */
#define CAN2_N2_TXFQS (CAN2_N2_TX_FQS)

/** \brief AC8, Node 2 Tx Buffer Element Size Configuration */
#define CAN2_N2_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF0350AC8u)
/** Alias (User Manual Name) for CAN2_N2_TX_ESC */
#define CAN2_N2_TXESC (CAN2_N2_TX_ESC)

/** \brief ACC, Node 2 Tx Buffer Request Pending */
#define CAN2_N2_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF0350ACCu)
/** Alias (User Manual Name) for CAN2_N2_TX_BRP */
#define CAN2_N2_TXBRP (CAN2_N2_TX_BRP)

/** \brief AD0, Node 2 Tx Buffer Add Request */
#define CAN2_N2_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF0350AD0u)
/** Alias (User Manual Name) for CAN2_N2_TX_BAR */
#define CAN2_N2_TXBAR (CAN2_N2_TX_BAR)

/** \brief AD4, Node 2 Tx Buffer Cancellation Request */
#define CAN2_N2_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF0350AD4u)
/** Alias (User Manual Name) for CAN2_N2_TX_BCR */
#define CAN2_N2_TXBCR (CAN2_N2_TX_BCR)

/** \brief AD8, Node 2 Tx Buffer Transmission Occurred */
#define CAN2_N2_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF0350AD8u)
/** Alias (User Manual Name) for CAN2_N2_TX_BTO */
#define CAN2_N2_TXBTO (CAN2_N2_TX_BTO)

/** \brief ADC, Node 2 Tx Buffer Cancellation Finished */
#define CAN2_N2_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF0350ADCu)
/** Alias (User Manual Name) for CAN2_N2_TX_BCF */
#define CAN2_N2_TXBCF (CAN2_N2_TX_BCF)

/** \brief AE0, Node 2 Tx Buffer Transmission Interrupt Enable */
#define CAN2_N2_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF0350AE0u)
/** Alias (User Manual Name) for CAN2_N2_TX_BTIE */
#define CAN2_N2_TXBTIE (CAN2_N2_TX_BTIE)

/** \brief AE4, Node 2 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN2_N2_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF0350AE4u)
/** Alias (User Manual Name) for CAN2_N2_TX_BCIE */
#define CAN2_N2_TXBCIE (CAN2_N2_TX_BCIE)

/** \brief AF0, Node 2 Tx Event FIFO Configuration */
#define CAN2_N2_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF0350AF0u)
/** Alias (User Manual Name) for CAN2_N2_TX_EFC */
#define CAN2_N2_TXEFC (CAN2_N2_TX_EFC)

/** \brief AF4, Node 2 Tx Event FIFO Status */
#define CAN2_N2_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF0350AF4u)
/** Alias (User Manual Name) for CAN2_N2_TX_EFS */
#define CAN2_N2_TXEFS (CAN2_N2_TX_EFS)

/** \brief AF8, Node 2 Tx Event FIFO Acknowledge */
#define CAN2_N2_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF0350AF8u)
/** Alias (User Manual Name) for CAN2_N2_TX_EFA */
#define CAN2_N2_TXEFA (CAN2_N2_TX_EFA)

/** \brief B60, Node 2 TSU Core Release Register  */
#define CAN2_N2_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0350B60u)

/** \brief B64, Node 2 Timestamp Configuration */
#define CAN2_N2_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0350B64u)

/** \brief B68, Node 2 Timestamp Status 1 */
#define CAN2_N2_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0350B68u)

/** \brief B6C, Node 2 Timestamp Status 2 */
#define CAN2_N2_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF0350B6Cu)

/** \brief B70, Node 2 Timestamp 0 */
#define CAN2_N2_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350B70u)

/** \brief B74, Node 2 Timestamp 1 */
#define CAN2_N2_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350B74u)

/** \brief B78, Node 2 Timestamp 2 */
#define CAN2_N2_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350B78u)

/** \brief B7C, Node 2 Timestamp 3 */
#define CAN2_N2_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350B7Cu)

/** \brief B80, Node 2 Timestamp 4 */
#define CAN2_N2_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350B80u)

/** \brief B84, Node 2 Timestamp 5 */
#define CAN2_N2_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350B84u)

/** \brief B88, Node 2 Timestamp 6 */
#define CAN2_N2_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350B88u)

/** \brief B8C, Node 2 Timestamp 7 */
#define CAN2_N2_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350B8Cu)

/** \brief B90, Node 2 Timestamp 8 */
#define CAN2_N2_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350B90u)

/** \brief B94, Node 2 Timestamp 9 */
#define CAN2_N2_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350B94u)

/** \brief B98, Node 2 Timestamp 10 */
#define CAN2_N2_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350B98u)

/** \brief B9C, Node 2 Timestamp 11 */
#define CAN2_N2_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350B9Cu)

/** \brief BA0, Node 2 Timestamp 12 */
#define CAN2_N2_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350BA0u)

/** \brief BA4, Node 2 Timestamp 13 */
#define CAN2_N2_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350BA4u)

/** \brief BA8, Node 2 Timestamp 14 */
#define CAN2_N2_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350BA8u)

/** \brief BAC, Node 2 Timestamp 15 */
#define CAN2_N2_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350BACu)

/** \brief BB0, Node 2 Actual Timebase */
#define CAN2_N2_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF0350BB0u)

/** \brief D00, Write access enable register A */
#define CAN2_N3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0350D00u)

/** \brief D04, Write access enable register B */
#define CAN2_N3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0350D04u)

/** \brief D08, Read access enable register A */
#define CAN2_N3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0350D08u)

/** \brief D0C, Read access enable register B */
#define CAN2_N3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF0350D0Cu)

/** \brief D10, VM access enable register */
#define CAN2_N3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0350D10u)

/** \brief D14, PRS access enable register */
#define CAN2_N3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0350D14u)

/** \brief D20, Node 3 Start Address  */
#define CAN2_N3_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0350D20u)

/** \brief D24, Node 3 End Address */
#define CAN2_N3_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0350D24u)

/** \brief D28, Node 3 Interrupt Signalling Register  */
#define CAN2_N3_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0350D28u)

/** \brief D2C, Node 3 Interrupt routing for Group 0  */
#define CAN2_N3_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF0350D2Cu)

/** \brief D30, Node 3 Interrupt routing for Group 1 */
#define CAN2_N3_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0350D30u)

/** \brief D34, Node 3 Interrupt routing for Group 2 */
#define CAN2_N3_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0350D34u)

/** \brief D38, Node 3 Timer Clock Control Register */
#define CAN2_N3_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0350D38u)

/** \brief D3C, Node 3 Timer Transmit Trigger 0 Register */
#define CAN2_N3_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF0350D3Cu)

/** \brief D40, Node 3 Timer Transmit Trigger 1 Register */
#define CAN2_N3_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0350D40u)

/** \brief D44, Node 3 Timer Transmit Trigger 2 Register */
#define CAN2_N3_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0350D44u)

/** \brief D48, Node 3 Timer Receive Timeout Register */
#define CAN2_N3_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0350D48u)

/** \brief D4C, Node 3 Port Control Register */
#define CAN2_N3_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF0350D4Cu)

/** \brief D50, Node 3 CRE Configuration Register */
#define CAN2_N3_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0350D50u)

/** \brief D54, Node 3 CRE Configuration Start Address */
#define CAN2_N3_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0350D54u)

/** \brief D58, Node 3 Receive Host Buffer 0  Configuration */
#define CAN2_N3_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0350D58u)

/** \brief D5C, Node 3 Receive Host Buffer 0  Status */
#define CAN2_N3_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0350D5Cu)

/** \brief D60, Node 3 Receive Host Buffer 1  Configuration */
#define CAN2_N3_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0350D60u)

/** \brief D64, Node 3 Receive Host Buffer 1  Status */
#define CAN2_N3_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0350D64u)

/** \brief D68, Node 3 Transmit Host Buffer Configuration */
#define CAN2_N3_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0350D68u)

/** \brief D6C, Node 3 Transmit Host Buffer Status */
#define CAN2_N3_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF0350D6Cu)

/** \brief D70, Node 3 CRE Interrupt Register */
#define CAN2_N3_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0350D70u)

/** \brief D74, Node 3 Frame Rate Measure Table Configuration */
#define CAN2_N3_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0350D74u)

/** \brief D78, Rx Throughput Measure configuration */
#define CAN2_N3_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0350D78u)

/** \brief E00, Node 3 Core Release Register */
#define CAN2_N3_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0350E00u)

/** \brief E04, Node 3 Endian Register */
#define CAN2_N3_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0350E04u)

/** \brief E0C, Node 3 Data Bit Timing & Prescaler Register */
#define CAN2_N3_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF0350E0Cu)

/** \brief E10, Node 3 Test Register */
#define CAN2_N3_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0350E10u)

/** \brief E14, Node 3 RAM Watchdog */
#define CAN2_N3_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0350E14u)

/** \brief E18, Node 3 CC Control Register */
#define CAN2_N3_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0350E18u)

/** \brief E1C, Node 3 Nominal Bit Timing & Prescaler Register */
#define CAN2_N3_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF0350E1Cu)

/** \brief E20, Node 3 Timestamp Counter Configuration */
#define CAN2_N3_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0350E20u)

/** \brief E24, Node 3 Timestamp Counter Value */
#define CAN2_N3_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0350E24u)

/** \brief E28, Node 3 Timeout Counter Configuration */
#define CAN2_N3_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0350E28u)

/** \brief E2C, Node 3 Timeout Counter Value */
#define CAN2_N3_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF0350E2Cu)

/** \brief E40, Node 3 Error Counter Register */
#define CAN2_N3_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0350E40u)

/** \brief E44, Node 3 Protocol Status Register */
#define CAN2_N3_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0350E44u)

/** \brief E48, Node 3 Transmitter Delay Compensation Register */
#define CAN2_N3_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0350E48u)

/** \brief E50, Node 3 Interrupt Register */
#define CAN2_N3_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0350E50u)

/** \brief E54, Node 3 Interrupt Enable */
#define CAN2_N3_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0350E54u)

/** \brief E80, Node 3 Global Filter Configuration */
#define CAN2_N3_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0350E80u)

/** \brief E84, Node 3 Standard ID Filter Configuration */
#define CAN2_N3_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0350E84u)

/** \brief E88, Node 3 Extended ID Filter Configuration */
#define CAN2_N3_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0350E88u)

/** \brief E90, Node 3 Extended ID AND Mask */
#define CAN2_N3_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0350E90u)

/** \brief E94, Node 3 High Priority Message Status */
#define CAN2_N3_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0350E94u)

/** \brief E98, Node 3 New Data 1 */
#define CAN2_N3_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0350E98u)

/** \brief E9C, Node 3 New Data 2 */
#define CAN2_N3_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF0350E9Cu)

/** \brief EA0, Node 3 Rx FIFO 0 Configuration */
#define CAN2_N3_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF0350EA0u)
/** Alias (User Manual Name) for CAN2_N3_RX_F0C */
#define CAN2_N3_RXF0C (CAN2_N3_RX_F0C)

/** \brief EA4, Node 3 Rx FIFO 0 Status */
#define CAN2_N3_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF0350EA4u)
/** Alias (User Manual Name) for CAN2_N3_RX_F0S */
#define CAN2_N3_RXF0S (CAN2_N3_RX_F0S)

/** \brief EA8, Node 3 Rx FIFO 0 Acknowledge */
#define CAN2_N3_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF0350EA8u)
/** Alias (User Manual Name) for CAN2_N3_RX_F0A */
#define CAN2_N3_RXF0A (CAN2_N3_RX_F0A)

/** \brief EAC, Node 3 Rx Buffer Configuration */
#define CAN2_N3_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF0350EACu)
/** Alias (User Manual Name) for CAN2_N3_RX_BC */
#define CAN2_N3_RXBC (CAN2_N3_RX_BC)

/** \brief EB0, Node 3 Rx FIFO 1 Configuration */
#define CAN2_N3_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF0350EB0u)
/** Alias (User Manual Name) for CAN2_N3_RX_F1C */
#define CAN2_N3_RXF1C (CAN2_N3_RX_F1C)

/** \brief EB4, Node 3 Rx FIFO 1 Status */
#define CAN2_N3_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF0350EB4u)
/** Alias (User Manual Name) for CAN2_N3_RX_F1S */
#define CAN2_N3_RXF1S (CAN2_N3_RX_F1S)

/** \brief EB8, Node 3 Rx FIFO 1 Acknowledge */
#define CAN2_N3_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF0350EB8u)
/** Alias (User Manual Name) for CAN2_N3_RX_F1A */
#define CAN2_N3_RXF1A (CAN2_N3_RX_F1A)

/** \brief EBC, Node 3 Rx Buffer/FIFO Element Size Configuration */
#define CAN2_N3_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF0350EBCu)
/** Alias (User Manual Name) for CAN2_N3_RX_ESC */
#define CAN2_N3_RXESC (CAN2_N3_RX_ESC)

/** \brief EC0, Node 3 Tx Buffer Configuration */
#define CAN2_N3_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF0350EC0u)
/** Alias (User Manual Name) for CAN2_N3_TX_BC */
#define CAN2_N3_TXBC (CAN2_N3_TX_BC)

/** \brief EC4, Node 3 Tx FIFO/Queue Status */
#define CAN2_N3_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF0350EC4u)
/** Alias (User Manual Name) for CAN2_N3_TX_FQS */
#define CAN2_N3_TXFQS (CAN2_N3_TX_FQS)

/** \brief EC8, Node 3 Tx Buffer Element Size Configuration */
#define CAN2_N3_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF0350EC8u)
/** Alias (User Manual Name) for CAN2_N3_TX_ESC */
#define CAN2_N3_TXESC (CAN2_N3_TX_ESC)

/** \brief ECC, Node 3 Tx Buffer Request Pending */
#define CAN2_N3_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF0350ECCu)
/** Alias (User Manual Name) for CAN2_N3_TX_BRP */
#define CAN2_N3_TXBRP (CAN2_N3_TX_BRP)

/** \brief ED0, Node 3 Tx Buffer Add Request */
#define CAN2_N3_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF0350ED0u)
/** Alias (User Manual Name) for CAN2_N3_TX_BAR */
#define CAN2_N3_TXBAR (CAN2_N3_TX_BAR)

/** \brief ED4, Node 3 Tx Buffer Cancellation Request */
#define CAN2_N3_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF0350ED4u)
/** Alias (User Manual Name) for CAN2_N3_TX_BCR */
#define CAN2_N3_TXBCR (CAN2_N3_TX_BCR)

/** \brief ED8, Node 3 Tx Buffer Transmission Occurred */
#define CAN2_N3_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF0350ED8u)
/** Alias (User Manual Name) for CAN2_N3_TX_BTO */
#define CAN2_N3_TXBTO (CAN2_N3_TX_BTO)

/** \brief EDC, Node 3 Tx Buffer Cancellation Finished */
#define CAN2_N3_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF0350EDCu)
/** Alias (User Manual Name) for CAN2_N3_TX_BCF */
#define CAN2_N3_TXBCF (CAN2_N3_TX_BCF)

/** \brief EE0, Node 3 Tx Buffer Transmission Interrupt Enable */
#define CAN2_N3_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF0350EE0u)
/** Alias (User Manual Name) for CAN2_N3_TX_BTIE */
#define CAN2_N3_TXBTIE (CAN2_N3_TX_BTIE)

/** \brief EE4, Node 3 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN2_N3_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF0350EE4u)
/** Alias (User Manual Name) for CAN2_N3_TX_BCIE */
#define CAN2_N3_TXBCIE (CAN2_N3_TX_BCIE)

/** \brief EF0, Node 3 Tx Event FIFO Configuration */
#define CAN2_N3_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF0350EF0u)
/** Alias (User Manual Name) for CAN2_N3_TX_EFC */
#define CAN2_N3_TXEFC (CAN2_N3_TX_EFC)

/** \brief EF4, Node 3 Tx Event FIFO Status */
#define CAN2_N3_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF0350EF4u)
/** Alias (User Manual Name) for CAN2_N3_TX_EFS */
#define CAN2_N3_TXEFS (CAN2_N3_TX_EFS)

/** \brief EF8, Node 3 Tx Event FIFO Acknowledge */
#define CAN2_N3_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF0350EF8u)
/** Alias (User Manual Name) for CAN2_N3_TX_EFA */
#define CAN2_N3_TXEFA (CAN2_N3_TX_EFA)

/** \brief F60, Node 3 TSU Core Release Register  */
#define CAN2_N3_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0350F60u)

/** \brief F64, Node 3 Timestamp Configuration */
#define CAN2_N3_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0350F64u)

/** \brief F68, Node 3 Timestamp Status 1 */
#define CAN2_N3_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0350F68u)

/** \brief F6C, Node 3 Timestamp Status 2 */
#define CAN2_N3_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF0350F6Cu)

/** \brief F70, Node 3 Timestamp 0 */
#define CAN2_N3_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350F70u)

/** \brief F74, Node 3 Timestamp 1 */
#define CAN2_N3_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350F74u)

/** \brief F78, Node 3 Timestamp 2 */
#define CAN2_N3_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350F78u)

/** \brief F7C, Node 3 Timestamp 3 */
#define CAN2_N3_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350F7Cu)

/** \brief F80, Node 3 Timestamp 4 */
#define CAN2_N3_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350F80u)

/** \brief F84, Node 3 Timestamp 5 */
#define CAN2_N3_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350F84u)

/** \brief F88, Node 3 Timestamp 6 */
#define CAN2_N3_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350F88u)

/** \brief F8C, Node 3 Timestamp 7 */
#define CAN2_N3_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350F8Cu)

/** \brief F90, Node 3 Timestamp 8 */
#define CAN2_N3_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350F90u)

/** \brief F94, Node 3 Timestamp 9 */
#define CAN2_N3_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350F94u)

/** \brief F98, Node 3 Timestamp 10 */
#define CAN2_N3_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350F98u)

/** \brief F9C, Node 3 Timestamp 11 */
#define CAN2_N3_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350F9Cu)

/** \brief FA0, Node 3 Timestamp 12 */
#define CAN2_N3_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350FA0u)

/** \brief FA4, Node 3 Timestamp 13 */
#define CAN2_N3_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350FA4u)

/** \brief FA8, Node 3 Timestamp 14 */
#define CAN2_N3_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350FA8u)

/** \brief FAC, Node 3 Timestamp 15 */
#define CAN2_N3_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0350FACu)

/** \brief FB0, Node 3 Actual Timebase */
#define CAN2_N3_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF0350FB0u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_Registers_Cfg_Can3
 * \{  */
/** \brief 0, Embedded SRAM for messages */
#define CAN3_RAM ((void*)0xF0360000u)
#define CAN3_RAM_SIZE (0x5000u)

/** \brief 0, Clock Control Register */
#define CAN3_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_CLC*)0xF0370000u)

/** \brief 4, OCDS Control and Status Register */
#define CAN3_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_OCS*)0xF0370004u)

/** \brief 8, Module Identification Register */
#define CAN3_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ID*)0xF0370008u)

/** \brief C, Reset Control Register A */
#define CAN3_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLA*)0xF037000Cu)

/** \brief 10, Reset Control Register B */
#define CAN3_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLB*)0xF0370010u)

/** \brief 14, Reset Status Register */
#define CAN3_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_STAT*)0xF0370014u)

/** \brief 18, PROT Register Endinit */
#define CAN3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF0370018u)

/** \brief 1C, PROT Register Safe Endinit */
#define CAN3_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF037001Cu)

/** \brief 30, Write access enable register A */
#define CAN3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0370030u)

/** \brief 34, Write access enable register B */
#define CAN3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0370034u)

/** \brief 38, Read access enable register A */
#define CAN3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0370038u)

/** \brief 3C, Read access enable register B */
#define CAN3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF037003Cu)

/** \brief 40, VM access enable register */
#define CAN3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0370040u)

/** \brief 44, PRS access enable register */
#define CAN3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0370044u)

/** \brief 70, Module Control Register */
#define CAN3_MCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_MCR*)0xF0370070u)

/** \brief 100, Write access enable register A */
#define CAN3_N0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0370100u)

/** \brief 104, Write access enable register B */
#define CAN3_N0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0370104u)

/** \brief 108, Read access enable register A */
#define CAN3_N0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0370108u)

/** \brief 10C, Read access enable register B */
#define CAN3_N0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF037010Cu)

/** \brief 110, VM access enable register */
#define CAN3_N0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0370110u)

/** \brief 114, PRS access enable register */
#define CAN3_N0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0370114u)

/** \brief 120, Node 0 Start Address  */
#define CAN3_N0_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0370120u)

/** \brief 124, Node 0 End Address */
#define CAN3_N0_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0370124u)

/** \brief 128, Node 0 Interrupt Signalling Register  */
#define CAN3_N0_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0370128u)

/** \brief 12C, Node 0 Interrupt routing for Group 0  */
#define CAN3_N0_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF037012Cu)

/** \brief 130, Node 0 Interrupt routing for Group 1 */
#define CAN3_N0_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0370130u)

/** \brief 134, Node 0 Interrupt routing for Group 2 */
#define CAN3_N0_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0370134u)

/** \brief 138, Node 0 Timer Clock Control Register */
#define CAN3_N0_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0370138u)

/** \brief 13C, Node 0 Timer Transmit Trigger 0 Register */
#define CAN3_N0_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF037013Cu)

/** \brief 140, Node 0 Timer Transmit Trigger 1 Register */
#define CAN3_N0_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0370140u)

/** \brief 144, Node 0 Timer Transmit Trigger 2 Register */
#define CAN3_N0_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0370144u)

/** \brief 148, Node 0 Timer Receive Timeout Register */
#define CAN3_N0_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0370148u)

/** \brief 14C, Node 0 Port Control Register */
#define CAN3_N0_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF037014Cu)

/** \brief 150, Node 0 CRE Configuration Register */
#define CAN3_N0_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0370150u)

/** \brief 154, Node 0 CRE Configuration Start Address */
#define CAN3_N0_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0370154u)

/** \brief 158, Node 0 Receive Host Buffer 0  Configuration */
#define CAN3_N0_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0370158u)

/** \brief 15C, Node 0 Receive Host Buffer 0  Status */
#define CAN3_N0_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF037015Cu)

/** \brief 160, Node 0 Receive Host Buffer 1  Configuration */
#define CAN3_N0_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0370160u)

/** \brief 164, Node 0 Receive Host Buffer 1  Status */
#define CAN3_N0_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0370164u)

/** \brief 168, Node 0 Transmit Host Buffer Configuration */
#define CAN3_N0_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0370168u)

/** \brief 16C, Node 0 Transmit Host Buffer Status */
#define CAN3_N0_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF037016Cu)

/** \brief 170, Node 0 CRE Interrupt Register */
#define CAN3_N0_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0370170u)

/** \brief 174, Node 0 Frame Rate Measure Table Configuration */
#define CAN3_N0_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0370174u)

/** \brief 178, Rx Throughput Measure configuration */
#define CAN3_N0_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0370178u)

/** \brief 200, Node 0 Core Release Register */
#define CAN3_N0_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0370200u)

/** \brief 204, Node 0 Endian Register */
#define CAN3_N0_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0370204u)

/** \brief 20C, Node 0 Data Bit Timing & Prescaler Register */
#define CAN3_N0_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF037020Cu)

/** \brief 210, Node 0 Test Register */
#define CAN3_N0_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0370210u)

/** \brief 214, Node 0 RAM Watchdog */
#define CAN3_N0_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0370214u)

/** \brief 218, Node 0 CC Control Register */
#define CAN3_N0_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0370218u)

/** \brief 21C, Node 0 Nominal Bit Timing & Prescaler Register */
#define CAN3_N0_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF037021Cu)

/** \brief 220, Node 0 Timestamp Counter Configuration */
#define CAN3_N0_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0370220u)

/** \brief 224, Node 0 Timestamp Counter Value */
#define CAN3_N0_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0370224u)

/** \brief 228, Node 0 Timeout Counter Configuration */
#define CAN3_N0_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0370228u)

/** \brief 22C, Node 0 Timeout Counter Value */
#define CAN3_N0_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF037022Cu)

/** \brief 240, Node 0 Error Counter Register */
#define CAN3_N0_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0370240u)

/** \brief 244, Node 0 Protocol Status Register */
#define CAN3_N0_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0370244u)

/** \brief 248, Node 0 Transmitter Delay Compensation Register */
#define CAN3_N0_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0370248u)

/** \brief 250, Node 0 Interrupt Register */
#define CAN3_N0_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0370250u)

/** \brief 254, Node 0 Interrupt Enable */
#define CAN3_N0_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0370254u)

/** \brief 280, Node 0 Global Filter Configuration */
#define CAN3_N0_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0370280u)

/** \brief 284, Node 0 Standard ID Filter Configuration */
#define CAN3_N0_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0370284u)

/** \brief 288, Node 0 Extended ID Filter Configuration */
#define CAN3_N0_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0370288u)

/** \brief 290, Node 0 Extended ID AND Mask */
#define CAN3_N0_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0370290u)

/** \brief 294, Node 0 High Priority Message Status */
#define CAN3_N0_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0370294u)

/** \brief 298, Node 0 New Data 1 */
#define CAN3_N0_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0370298u)

/** \brief 29C, Node 0 New Data 2 */
#define CAN3_N0_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF037029Cu)

/** \brief 2A0, Node 0 Rx FIFO 0 Configuration */
#define CAN3_N0_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF03702A0u)
/** Alias (User Manual Name) for CAN3_N0_RX_F0C */
#define CAN3_N0_RXF0C (CAN3_N0_RX_F0C)

/** \brief 2A4, Node 0 Rx FIFO 0 Status */
#define CAN3_N0_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF03702A4u)
/** Alias (User Manual Name) for CAN3_N0_RX_F0S */
#define CAN3_N0_RXF0S (CAN3_N0_RX_F0S)

/** \brief 2A8, Node 0 Rx FIFO 0 Acknowledge */
#define CAN3_N0_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF03702A8u)
/** Alias (User Manual Name) for CAN3_N0_RX_F0A */
#define CAN3_N0_RXF0A (CAN3_N0_RX_F0A)

/** \brief 2AC, Node 0 Rx Buffer Configuration */
#define CAN3_N0_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF03702ACu)
/** Alias (User Manual Name) for CAN3_N0_RX_BC */
#define CAN3_N0_RXBC (CAN3_N0_RX_BC)

/** \brief 2B0, Node 0 Rx FIFO 1 Configuration */
#define CAN3_N0_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF03702B0u)
/** Alias (User Manual Name) for CAN3_N0_RX_F1C */
#define CAN3_N0_RXF1C (CAN3_N0_RX_F1C)

/** \brief 2B4, Node 0 Rx FIFO 1 Status */
#define CAN3_N0_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF03702B4u)
/** Alias (User Manual Name) for CAN3_N0_RX_F1S */
#define CAN3_N0_RXF1S (CAN3_N0_RX_F1S)

/** \brief 2B8, Node 0 Rx FIFO 1 Acknowledge */
#define CAN3_N0_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF03702B8u)
/** Alias (User Manual Name) for CAN3_N0_RX_F1A */
#define CAN3_N0_RXF1A (CAN3_N0_RX_F1A)

/** \brief 2BC, Node 0 Rx Buffer/FIFO Element Size Configuration */
#define CAN3_N0_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF03702BCu)
/** Alias (User Manual Name) for CAN3_N0_RX_ESC */
#define CAN3_N0_RXESC (CAN3_N0_RX_ESC)

/** \brief 2C0, Node 0 Tx Buffer Configuration */
#define CAN3_N0_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF03702C0u)
/** Alias (User Manual Name) for CAN3_N0_TX_BC */
#define CAN3_N0_TXBC (CAN3_N0_TX_BC)

/** \brief 2C4, Node 0 Tx FIFO/Queue Status */
#define CAN3_N0_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF03702C4u)
/** Alias (User Manual Name) for CAN3_N0_TX_FQS */
#define CAN3_N0_TXFQS (CAN3_N0_TX_FQS)

/** \brief 2C8, Node 0 Tx Buffer Element Size Configuration */
#define CAN3_N0_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF03702C8u)
/** Alias (User Manual Name) for CAN3_N0_TX_ESC */
#define CAN3_N0_TXESC (CAN3_N0_TX_ESC)

/** \brief 2CC, Node 0 Tx Buffer Request Pending */
#define CAN3_N0_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF03702CCu)
/** Alias (User Manual Name) for CAN3_N0_TX_BRP */
#define CAN3_N0_TXBRP (CAN3_N0_TX_BRP)

/** \brief 2D0, Node 0 Tx Buffer Add Request */
#define CAN3_N0_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF03702D0u)
/** Alias (User Manual Name) for CAN3_N0_TX_BAR */
#define CAN3_N0_TXBAR (CAN3_N0_TX_BAR)

/** \brief 2D4, Node 0 Tx Buffer Cancellation Request */
#define CAN3_N0_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF03702D4u)
/** Alias (User Manual Name) for CAN3_N0_TX_BCR */
#define CAN3_N0_TXBCR (CAN3_N0_TX_BCR)

/** \brief 2D8, Node 0 Tx Buffer Transmission Occurred */
#define CAN3_N0_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF03702D8u)
/** Alias (User Manual Name) for CAN3_N0_TX_BTO */
#define CAN3_N0_TXBTO (CAN3_N0_TX_BTO)

/** \brief 2DC, Node 0 Tx Buffer Cancellation Finished */
#define CAN3_N0_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF03702DCu)
/** Alias (User Manual Name) for CAN3_N0_TX_BCF */
#define CAN3_N0_TXBCF (CAN3_N0_TX_BCF)

/** \brief 2E0, Node 0 Tx Buffer Transmission Interrupt Enable */
#define CAN3_N0_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF03702E0u)
/** Alias (User Manual Name) for CAN3_N0_TX_BTIE */
#define CAN3_N0_TXBTIE (CAN3_N0_TX_BTIE)

/** \brief 2E4, Node 0 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN3_N0_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF03702E4u)
/** Alias (User Manual Name) for CAN3_N0_TX_BCIE */
#define CAN3_N0_TXBCIE (CAN3_N0_TX_BCIE)

/** \brief 2F0, Node 0 Tx Event FIFO Configuration */
#define CAN3_N0_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF03702F0u)
/** Alias (User Manual Name) for CAN3_N0_TX_EFC */
#define CAN3_N0_TXEFC (CAN3_N0_TX_EFC)

/** \brief 2F4, Node 0 Tx Event FIFO Status */
#define CAN3_N0_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF03702F4u)
/** Alias (User Manual Name) for CAN3_N0_TX_EFS */
#define CAN3_N0_TXEFS (CAN3_N0_TX_EFS)

/** \brief 2F8, Node 0 Tx Event FIFO Acknowledge */
#define CAN3_N0_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF03702F8u)
/** Alias (User Manual Name) for CAN3_N0_TX_EFA */
#define CAN3_N0_TXEFA (CAN3_N0_TX_EFA)

/** \brief 360, Node 0 TSU Core Release Register  */
#define CAN3_N0_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0370360u)

/** \brief 364, Node 0 Timestamp Configuration */
#define CAN3_N0_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0370364u)

/** \brief 368, Node 0 Timestamp Status 1 */
#define CAN3_N0_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0370368u)

/** \brief 36C, Node 0 Timestamp Status 2 */
#define CAN3_N0_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF037036Cu)

/** \brief 370, Node 0 Timestamp 0 */
#define CAN3_N0_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370370u)

/** \brief 374, Node 0 Timestamp 1 */
#define CAN3_N0_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370374u)

/** \brief 378, Node 0 Timestamp 2 */
#define CAN3_N0_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370378u)

/** \brief 37C, Node 0 Timestamp 3 */
#define CAN3_N0_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF037037Cu)

/** \brief 380, Node 0 Timestamp 4 */
#define CAN3_N0_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370380u)

/** \brief 384, Node 0 Timestamp 5 */
#define CAN3_N0_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370384u)

/** \brief 388, Node 0 Timestamp 6 */
#define CAN3_N0_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370388u)

/** \brief 38C, Node 0 Timestamp 7 */
#define CAN3_N0_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF037038Cu)

/** \brief 390, Node 0 Timestamp 8 */
#define CAN3_N0_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370390u)

/** \brief 394, Node 0 Timestamp 9 */
#define CAN3_N0_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370394u)

/** \brief 398, Node 0 Timestamp 10 */
#define CAN3_N0_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370398u)

/** \brief 39C, Node 0 Timestamp 11 */
#define CAN3_N0_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF037039Cu)

/** \brief 3A0, Node 0 Timestamp 12 */
#define CAN3_N0_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03703A0u)

/** \brief 3A4, Node 0 Timestamp 13 */
#define CAN3_N0_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03703A4u)

/** \brief 3A8, Node 0 Timestamp 14 */
#define CAN3_N0_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03703A8u)

/** \brief 3AC, Node 0 Timestamp 15 */
#define CAN3_N0_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03703ACu)

/** \brief 3B0, Node 0 Actual Timebase */
#define CAN3_N0_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF03703B0u)

/** \brief 500, Write access enable register A */
#define CAN3_N1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0370500u)

/** \brief 504, Write access enable register B */
#define CAN3_N1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0370504u)

/** \brief 508, Read access enable register A */
#define CAN3_N1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0370508u)

/** \brief 50C, Read access enable register B */
#define CAN3_N1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF037050Cu)

/** \brief 510, VM access enable register */
#define CAN3_N1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0370510u)

/** \brief 514, PRS access enable register */
#define CAN3_N1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0370514u)

/** \brief 520, Node 1 Start Address  */
#define CAN3_N1_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0370520u)

/** \brief 524, Node 1 End Address */
#define CAN3_N1_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0370524u)

/** \brief 528, Node 1 Interrupt Signalling Register  */
#define CAN3_N1_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0370528u)

/** \brief 52C, Node 1 Interrupt routing for Group 0  */
#define CAN3_N1_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF037052Cu)

/** \brief 530, Node 1 Interrupt routing for Group 1 */
#define CAN3_N1_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0370530u)

/** \brief 534, Node 1 Interrupt routing for Group 2 */
#define CAN3_N1_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0370534u)

/** \brief 538, Node 1 Timer Clock Control Register */
#define CAN3_N1_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0370538u)

/** \brief 53C, Node 1 Timer Transmit Trigger 0 Register */
#define CAN3_N1_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF037053Cu)

/** \brief 540, Node 1 Timer Transmit Trigger 1 Register */
#define CAN3_N1_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0370540u)

/** \brief 544, Node 1 Timer Transmit Trigger 2 Register */
#define CAN3_N1_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0370544u)

/** \brief 548, Node 1 Timer Receive Timeout Register */
#define CAN3_N1_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0370548u)

/** \brief 54C, Node 1 Port Control Register */
#define CAN3_N1_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF037054Cu)

/** \brief 550, Node 1 CRE Configuration Register */
#define CAN3_N1_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0370550u)

/** \brief 554, Node 1 CRE Configuration Start Address */
#define CAN3_N1_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0370554u)

/** \brief 558, Node 1 Receive Host Buffer 0  Configuration */
#define CAN3_N1_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0370558u)

/** \brief 55C, Node 1 Receive Host Buffer 0  Status */
#define CAN3_N1_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF037055Cu)

/** \brief 560, Node 1 Receive Host Buffer 1  Configuration */
#define CAN3_N1_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0370560u)

/** \brief 564, Node 1 Receive Host Buffer 1  Status */
#define CAN3_N1_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0370564u)

/** \brief 568, Node 1 Transmit Host Buffer Configuration */
#define CAN3_N1_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0370568u)

/** \brief 56C, Node 1 Transmit Host Buffer Status */
#define CAN3_N1_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF037056Cu)

/** \brief 570, Node 1 CRE Interrupt Register */
#define CAN3_N1_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0370570u)

/** \brief 574, Node 1 Frame Rate Measure Table Configuration */
#define CAN3_N1_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0370574u)

/** \brief 578, Rx Throughput Measure configuration */
#define CAN3_N1_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0370578u)

/** \brief 600, Node 1 Core Release Register */
#define CAN3_N1_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0370600u)

/** \brief 604, Node 1 Endian Register */
#define CAN3_N1_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0370604u)

/** \brief 60C, Node 1 Data Bit Timing & Prescaler Register */
#define CAN3_N1_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF037060Cu)

/** \brief 610, Node 1 Test Register */
#define CAN3_N1_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0370610u)

/** \brief 614, Node 1 RAM Watchdog */
#define CAN3_N1_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0370614u)

/** \brief 618, Node 1 CC Control Register */
#define CAN3_N1_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0370618u)

/** \brief 61C, Node 1 Nominal Bit Timing & Prescaler Register */
#define CAN3_N1_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF037061Cu)

/** \brief 620, Node 1 Timestamp Counter Configuration */
#define CAN3_N1_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0370620u)

/** \brief 624, Node 1 Timestamp Counter Value */
#define CAN3_N1_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0370624u)

/** \brief 628, Node 1 Timeout Counter Configuration */
#define CAN3_N1_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0370628u)

/** \brief 62C, Node 1 Timeout Counter Value */
#define CAN3_N1_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF037062Cu)

/** \brief 640, Node 1 Error Counter Register */
#define CAN3_N1_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0370640u)

/** \brief 644, Node 1 Protocol Status Register */
#define CAN3_N1_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0370644u)

/** \brief 648, Node 1 Transmitter Delay Compensation Register */
#define CAN3_N1_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0370648u)

/** \brief 650, Node 1 Interrupt Register */
#define CAN3_N1_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0370650u)

/** \brief 654, Node 1 Interrupt Enable */
#define CAN3_N1_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0370654u)

/** \brief 680, Node 1 Global Filter Configuration */
#define CAN3_N1_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0370680u)

/** \brief 684, Node 1 Standard ID Filter Configuration */
#define CAN3_N1_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0370684u)

/** \brief 688, Node 1 Extended ID Filter Configuration */
#define CAN3_N1_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0370688u)

/** \brief 690, Node 1 Extended ID AND Mask */
#define CAN3_N1_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0370690u)

/** \brief 694, Node 1 High Priority Message Status */
#define CAN3_N1_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0370694u)

/** \brief 698, Node 1 New Data 1 */
#define CAN3_N1_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0370698u)

/** \brief 69C, Node 1 New Data 2 */
#define CAN3_N1_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF037069Cu)

/** \brief 6A0, Node 1 Rx FIFO 0 Configuration */
#define CAN3_N1_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF03706A0u)
/** Alias (User Manual Name) for CAN3_N1_RX_F0C */
#define CAN3_N1_RXF0C (CAN3_N1_RX_F0C)

/** \brief 6A4, Node 1 Rx FIFO 0 Status */
#define CAN3_N1_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF03706A4u)
/** Alias (User Manual Name) for CAN3_N1_RX_F0S */
#define CAN3_N1_RXF0S (CAN3_N1_RX_F0S)

/** \brief 6A8, Node 1 Rx FIFO 0 Acknowledge */
#define CAN3_N1_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF03706A8u)
/** Alias (User Manual Name) for CAN3_N1_RX_F0A */
#define CAN3_N1_RXF0A (CAN3_N1_RX_F0A)

/** \brief 6AC, Node 1 Rx Buffer Configuration */
#define CAN3_N1_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF03706ACu)
/** Alias (User Manual Name) for CAN3_N1_RX_BC */
#define CAN3_N1_RXBC (CAN3_N1_RX_BC)

/** \brief 6B0, Node 1 Rx FIFO 1 Configuration */
#define CAN3_N1_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF03706B0u)
/** Alias (User Manual Name) for CAN3_N1_RX_F1C */
#define CAN3_N1_RXF1C (CAN3_N1_RX_F1C)

/** \brief 6B4, Node 1 Rx FIFO 1 Status */
#define CAN3_N1_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF03706B4u)
/** Alias (User Manual Name) for CAN3_N1_RX_F1S */
#define CAN3_N1_RXF1S (CAN3_N1_RX_F1S)

/** \brief 6B8, Node 1 Rx FIFO 1 Acknowledge */
#define CAN3_N1_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF03706B8u)
/** Alias (User Manual Name) for CAN3_N1_RX_F1A */
#define CAN3_N1_RXF1A (CAN3_N1_RX_F1A)

/** \brief 6BC, Node 1 Rx Buffer/FIFO Element Size Configuration */
#define CAN3_N1_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF03706BCu)
/** Alias (User Manual Name) for CAN3_N1_RX_ESC */
#define CAN3_N1_RXESC (CAN3_N1_RX_ESC)

/** \brief 6C0, Node 1 Tx Buffer Configuration */
#define CAN3_N1_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF03706C0u)
/** Alias (User Manual Name) for CAN3_N1_TX_BC */
#define CAN3_N1_TXBC (CAN3_N1_TX_BC)

/** \brief 6C4, Node 1 Tx FIFO/Queue Status */
#define CAN3_N1_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF03706C4u)
/** Alias (User Manual Name) for CAN3_N1_TX_FQS */
#define CAN3_N1_TXFQS (CAN3_N1_TX_FQS)

/** \brief 6C8, Node 1 Tx Buffer Element Size Configuration */
#define CAN3_N1_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF03706C8u)
/** Alias (User Manual Name) for CAN3_N1_TX_ESC */
#define CAN3_N1_TXESC (CAN3_N1_TX_ESC)

/** \brief 6CC, Node 1 Tx Buffer Request Pending */
#define CAN3_N1_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF03706CCu)
/** Alias (User Manual Name) for CAN3_N1_TX_BRP */
#define CAN3_N1_TXBRP (CAN3_N1_TX_BRP)

/** \brief 6D0, Node 1 Tx Buffer Add Request */
#define CAN3_N1_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF03706D0u)
/** Alias (User Manual Name) for CAN3_N1_TX_BAR */
#define CAN3_N1_TXBAR (CAN3_N1_TX_BAR)

/** \brief 6D4, Node 1 Tx Buffer Cancellation Request */
#define CAN3_N1_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF03706D4u)
/** Alias (User Manual Name) for CAN3_N1_TX_BCR */
#define CAN3_N1_TXBCR (CAN3_N1_TX_BCR)

/** \brief 6D8, Node 1 Tx Buffer Transmission Occurred */
#define CAN3_N1_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF03706D8u)
/** Alias (User Manual Name) for CAN3_N1_TX_BTO */
#define CAN3_N1_TXBTO (CAN3_N1_TX_BTO)

/** \brief 6DC, Node 1 Tx Buffer Cancellation Finished */
#define CAN3_N1_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF03706DCu)
/** Alias (User Manual Name) for CAN3_N1_TX_BCF */
#define CAN3_N1_TXBCF (CAN3_N1_TX_BCF)

/** \brief 6E0, Node 1 Tx Buffer Transmission Interrupt Enable */
#define CAN3_N1_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF03706E0u)
/** Alias (User Manual Name) for CAN3_N1_TX_BTIE */
#define CAN3_N1_TXBTIE (CAN3_N1_TX_BTIE)

/** \brief 6E4, Node 1 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN3_N1_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF03706E4u)
/** Alias (User Manual Name) for CAN3_N1_TX_BCIE */
#define CAN3_N1_TXBCIE (CAN3_N1_TX_BCIE)

/** \brief 6F0, Node 1 Tx Event FIFO Configuration */
#define CAN3_N1_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF03706F0u)
/** Alias (User Manual Name) for CAN3_N1_TX_EFC */
#define CAN3_N1_TXEFC (CAN3_N1_TX_EFC)

/** \brief 6F4, Node 1 Tx Event FIFO Status */
#define CAN3_N1_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF03706F4u)
/** Alias (User Manual Name) for CAN3_N1_TX_EFS */
#define CAN3_N1_TXEFS (CAN3_N1_TX_EFS)

/** \brief 6F8, Node 1 Tx Event FIFO Acknowledge */
#define CAN3_N1_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF03706F8u)
/** Alias (User Manual Name) for CAN3_N1_TX_EFA */
#define CAN3_N1_TXEFA (CAN3_N1_TX_EFA)

/** \brief 760, Node 1 TSU Core Release Register  */
#define CAN3_N1_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0370760u)

/** \brief 764, Node 1 Timestamp Configuration */
#define CAN3_N1_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0370764u)

/** \brief 768, Node 1 Timestamp Status 1 */
#define CAN3_N1_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0370768u)

/** \brief 76C, Node 1 Timestamp Status 2 */
#define CAN3_N1_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF037076Cu)

/** \brief 770, Node 1 Timestamp 0 */
#define CAN3_N1_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370770u)

/** \brief 774, Node 1 Timestamp 1 */
#define CAN3_N1_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370774u)

/** \brief 778, Node 1 Timestamp 2 */
#define CAN3_N1_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370778u)

/** \brief 77C, Node 1 Timestamp 3 */
#define CAN3_N1_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF037077Cu)

/** \brief 780, Node 1 Timestamp 4 */
#define CAN3_N1_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370780u)

/** \brief 784, Node 1 Timestamp 5 */
#define CAN3_N1_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370784u)

/** \brief 788, Node 1 Timestamp 6 */
#define CAN3_N1_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370788u)

/** \brief 78C, Node 1 Timestamp 7 */
#define CAN3_N1_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF037078Cu)

/** \brief 790, Node 1 Timestamp 8 */
#define CAN3_N1_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370790u)

/** \brief 794, Node 1 Timestamp 9 */
#define CAN3_N1_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370794u)

/** \brief 798, Node 1 Timestamp 10 */
#define CAN3_N1_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370798u)

/** \brief 79C, Node 1 Timestamp 11 */
#define CAN3_N1_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF037079Cu)

/** \brief 7A0, Node 1 Timestamp 12 */
#define CAN3_N1_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03707A0u)

/** \brief 7A4, Node 1 Timestamp 13 */
#define CAN3_N1_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03707A4u)

/** \brief 7A8, Node 1 Timestamp 14 */
#define CAN3_N1_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03707A8u)

/** \brief 7AC, Node 1 Timestamp 15 */
#define CAN3_N1_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03707ACu)

/** \brief 7B0, Node 1 Actual Timebase */
#define CAN3_N1_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF03707B0u)

/** \brief 900, Write access enable register A */
#define CAN3_N2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0370900u)

/** \brief 904, Write access enable register B */
#define CAN3_N2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0370904u)

/** \brief 908, Read access enable register A */
#define CAN3_N2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0370908u)

/** \brief 90C, Read access enable register B */
#define CAN3_N2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF037090Cu)

/** \brief 910, VM access enable register */
#define CAN3_N2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0370910u)

/** \brief 914, PRS access enable register */
#define CAN3_N2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0370914u)

/** \brief 920, Node 2 Start Address  */
#define CAN3_N2_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0370920u)

/** \brief 924, Node 2 End Address */
#define CAN3_N2_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0370924u)

/** \brief 928, Node 2 Interrupt Signalling Register  */
#define CAN3_N2_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0370928u)

/** \brief 92C, Node 2 Interrupt routing for Group 0  */
#define CAN3_N2_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF037092Cu)

/** \brief 930, Node 2 Interrupt routing for Group 1 */
#define CAN3_N2_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0370930u)

/** \brief 934, Node 2 Interrupt routing for Group 2 */
#define CAN3_N2_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0370934u)

/** \brief 938, Node 2 Timer Clock Control Register */
#define CAN3_N2_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0370938u)

/** \brief 93C, Node 2 Timer Transmit Trigger 0 Register */
#define CAN3_N2_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF037093Cu)

/** \brief 940, Node 2 Timer Transmit Trigger 1 Register */
#define CAN3_N2_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0370940u)

/** \brief 944, Node 2 Timer Transmit Trigger 2 Register */
#define CAN3_N2_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0370944u)

/** \brief 948, Node 2 Timer Receive Timeout Register */
#define CAN3_N2_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0370948u)

/** \brief 94C, Node 2 Port Control Register */
#define CAN3_N2_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF037094Cu)

/** \brief 950, Node 2 CRE Configuration Register */
#define CAN3_N2_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0370950u)

/** \brief 954, Node 2 CRE Configuration Start Address */
#define CAN3_N2_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0370954u)

/** \brief 958, Node 2 Receive Host Buffer 0  Configuration */
#define CAN3_N2_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0370958u)

/** \brief 95C, Node 2 Receive Host Buffer 0  Status */
#define CAN3_N2_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF037095Cu)

/** \brief 960, Node 2 Receive Host Buffer 1  Configuration */
#define CAN3_N2_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0370960u)

/** \brief 964, Node 2 Receive Host Buffer 1  Status */
#define CAN3_N2_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0370964u)

/** \brief 968, Node 2 Transmit Host Buffer Configuration */
#define CAN3_N2_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0370968u)

/** \brief 96C, Node 2 Transmit Host Buffer Status */
#define CAN3_N2_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF037096Cu)

/** \brief 970, Node 2 CRE Interrupt Register */
#define CAN3_N2_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0370970u)

/** \brief 974, Node 2 Frame Rate Measure Table Configuration */
#define CAN3_N2_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0370974u)

/** \brief 978, Rx Throughput Measure configuration */
#define CAN3_N2_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0370978u)

/** \brief A00, Node 2 Core Release Register */
#define CAN3_N2_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0370A00u)

/** \brief A04, Node 2 Endian Register */
#define CAN3_N2_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0370A04u)

/** \brief A0C, Node 2 Data Bit Timing & Prescaler Register */
#define CAN3_N2_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF0370A0Cu)

/** \brief A10, Node 2 Test Register */
#define CAN3_N2_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0370A10u)

/** \brief A14, Node 2 RAM Watchdog */
#define CAN3_N2_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0370A14u)

/** \brief A18, Node 2 CC Control Register */
#define CAN3_N2_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0370A18u)

/** \brief A1C, Node 2 Nominal Bit Timing & Prescaler Register */
#define CAN3_N2_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF0370A1Cu)

/** \brief A20, Node 2 Timestamp Counter Configuration */
#define CAN3_N2_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0370A20u)

/** \brief A24, Node 2 Timestamp Counter Value */
#define CAN3_N2_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0370A24u)

/** \brief A28, Node 2 Timeout Counter Configuration */
#define CAN3_N2_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0370A28u)

/** \brief A2C, Node 2 Timeout Counter Value */
#define CAN3_N2_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF0370A2Cu)

/** \brief A40, Node 2 Error Counter Register */
#define CAN3_N2_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0370A40u)

/** \brief A44, Node 2 Protocol Status Register */
#define CAN3_N2_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0370A44u)

/** \brief A48, Node 2 Transmitter Delay Compensation Register */
#define CAN3_N2_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0370A48u)

/** \brief A50, Node 2 Interrupt Register */
#define CAN3_N2_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0370A50u)

/** \brief A54, Node 2 Interrupt Enable */
#define CAN3_N2_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0370A54u)

/** \brief A80, Node 2 Global Filter Configuration */
#define CAN3_N2_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0370A80u)

/** \brief A84, Node 2 Standard ID Filter Configuration */
#define CAN3_N2_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0370A84u)

/** \brief A88, Node 2 Extended ID Filter Configuration */
#define CAN3_N2_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0370A88u)

/** \brief A90, Node 2 Extended ID AND Mask */
#define CAN3_N2_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0370A90u)

/** \brief A94, Node 2 High Priority Message Status */
#define CAN3_N2_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0370A94u)

/** \brief A98, Node 2 New Data 1 */
#define CAN3_N2_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0370A98u)

/** \brief A9C, Node 2 New Data 2 */
#define CAN3_N2_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF0370A9Cu)

/** \brief AA0, Node 2 Rx FIFO 0 Configuration */
#define CAN3_N2_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF0370AA0u)
/** Alias (User Manual Name) for CAN3_N2_RX_F0C */
#define CAN3_N2_RXF0C (CAN3_N2_RX_F0C)

/** \brief AA4, Node 2 Rx FIFO 0 Status */
#define CAN3_N2_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF0370AA4u)
/** Alias (User Manual Name) for CAN3_N2_RX_F0S */
#define CAN3_N2_RXF0S (CAN3_N2_RX_F0S)

/** \brief AA8, Node 2 Rx FIFO 0 Acknowledge */
#define CAN3_N2_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF0370AA8u)
/** Alias (User Manual Name) for CAN3_N2_RX_F0A */
#define CAN3_N2_RXF0A (CAN3_N2_RX_F0A)

/** \brief AAC, Node 2 Rx Buffer Configuration */
#define CAN3_N2_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF0370AACu)
/** Alias (User Manual Name) for CAN3_N2_RX_BC */
#define CAN3_N2_RXBC (CAN3_N2_RX_BC)

/** \brief AB0, Node 2 Rx FIFO 1 Configuration */
#define CAN3_N2_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF0370AB0u)
/** Alias (User Manual Name) for CAN3_N2_RX_F1C */
#define CAN3_N2_RXF1C (CAN3_N2_RX_F1C)

/** \brief AB4, Node 2 Rx FIFO 1 Status */
#define CAN3_N2_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF0370AB4u)
/** Alias (User Manual Name) for CAN3_N2_RX_F1S */
#define CAN3_N2_RXF1S (CAN3_N2_RX_F1S)

/** \brief AB8, Node 2 Rx FIFO 1 Acknowledge */
#define CAN3_N2_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF0370AB8u)
/** Alias (User Manual Name) for CAN3_N2_RX_F1A */
#define CAN3_N2_RXF1A (CAN3_N2_RX_F1A)

/** \brief ABC, Node 2 Rx Buffer/FIFO Element Size Configuration */
#define CAN3_N2_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF0370ABCu)
/** Alias (User Manual Name) for CAN3_N2_RX_ESC */
#define CAN3_N2_RXESC (CAN3_N2_RX_ESC)

/** \brief AC0, Node 2 Tx Buffer Configuration */
#define CAN3_N2_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF0370AC0u)
/** Alias (User Manual Name) for CAN3_N2_TX_BC */
#define CAN3_N2_TXBC (CAN3_N2_TX_BC)

/** \brief AC4, Node 2 Tx FIFO/Queue Status */
#define CAN3_N2_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF0370AC4u)
/** Alias (User Manual Name) for CAN3_N2_TX_FQS */
#define CAN3_N2_TXFQS (CAN3_N2_TX_FQS)

/** \brief AC8, Node 2 Tx Buffer Element Size Configuration */
#define CAN3_N2_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF0370AC8u)
/** Alias (User Manual Name) for CAN3_N2_TX_ESC */
#define CAN3_N2_TXESC (CAN3_N2_TX_ESC)

/** \brief ACC, Node 2 Tx Buffer Request Pending */
#define CAN3_N2_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF0370ACCu)
/** Alias (User Manual Name) for CAN3_N2_TX_BRP */
#define CAN3_N2_TXBRP (CAN3_N2_TX_BRP)

/** \brief AD0, Node 2 Tx Buffer Add Request */
#define CAN3_N2_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF0370AD0u)
/** Alias (User Manual Name) for CAN3_N2_TX_BAR */
#define CAN3_N2_TXBAR (CAN3_N2_TX_BAR)

/** \brief AD4, Node 2 Tx Buffer Cancellation Request */
#define CAN3_N2_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF0370AD4u)
/** Alias (User Manual Name) for CAN3_N2_TX_BCR */
#define CAN3_N2_TXBCR (CAN3_N2_TX_BCR)

/** \brief AD8, Node 2 Tx Buffer Transmission Occurred */
#define CAN3_N2_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF0370AD8u)
/** Alias (User Manual Name) for CAN3_N2_TX_BTO */
#define CAN3_N2_TXBTO (CAN3_N2_TX_BTO)

/** \brief ADC, Node 2 Tx Buffer Cancellation Finished */
#define CAN3_N2_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF0370ADCu)
/** Alias (User Manual Name) for CAN3_N2_TX_BCF */
#define CAN3_N2_TXBCF (CAN3_N2_TX_BCF)

/** \brief AE0, Node 2 Tx Buffer Transmission Interrupt Enable */
#define CAN3_N2_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF0370AE0u)
/** Alias (User Manual Name) for CAN3_N2_TX_BTIE */
#define CAN3_N2_TXBTIE (CAN3_N2_TX_BTIE)

/** \brief AE4, Node 2 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN3_N2_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF0370AE4u)
/** Alias (User Manual Name) for CAN3_N2_TX_BCIE */
#define CAN3_N2_TXBCIE (CAN3_N2_TX_BCIE)

/** \brief AF0, Node 2 Tx Event FIFO Configuration */
#define CAN3_N2_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF0370AF0u)
/** Alias (User Manual Name) for CAN3_N2_TX_EFC */
#define CAN3_N2_TXEFC (CAN3_N2_TX_EFC)

/** \brief AF4, Node 2 Tx Event FIFO Status */
#define CAN3_N2_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF0370AF4u)
/** Alias (User Manual Name) for CAN3_N2_TX_EFS */
#define CAN3_N2_TXEFS (CAN3_N2_TX_EFS)

/** \brief AF8, Node 2 Tx Event FIFO Acknowledge */
#define CAN3_N2_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF0370AF8u)
/** Alias (User Manual Name) for CAN3_N2_TX_EFA */
#define CAN3_N2_TXEFA (CAN3_N2_TX_EFA)

/** \brief B60, Node 2 TSU Core Release Register  */
#define CAN3_N2_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0370B60u)

/** \brief B64, Node 2 Timestamp Configuration */
#define CAN3_N2_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0370B64u)

/** \brief B68, Node 2 Timestamp Status 1 */
#define CAN3_N2_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0370B68u)

/** \brief B6C, Node 2 Timestamp Status 2 */
#define CAN3_N2_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF0370B6Cu)

/** \brief B70, Node 2 Timestamp 0 */
#define CAN3_N2_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370B70u)

/** \brief B74, Node 2 Timestamp 1 */
#define CAN3_N2_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370B74u)

/** \brief B78, Node 2 Timestamp 2 */
#define CAN3_N2_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370B78u)

/** \brief B7C, Node 2 Timestamp 3 */
#define CAN3_N2_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370B7Cu)

/** \brief B80, Node 2 Timestamp 4 */
#define CAN3_N2_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370B80u)

/** \brief B84, Node 2 Timestamp 5 */
#define CAN3_N2_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370B84u)

/** \brief B88, Node 2 Timestamp 6 */
#define CAN3_N2_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370B88u)

/** \brief B8C, Node 2 Timestamp 7 */
#define CAN3_N2_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370B8Cu)

/** \brief B90, Node 2 Timestamp 8 */
#define CAN3_N2_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370B90u)

/** \brief B94, Node 2 Timestamp 9 */
#define CAN3_N2_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370B94u)

/** \brief B98, Node 2 Timestamp 10 */
#define CAN3_N2_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370B98u)

/** \brief B9C, Node 2 Timestamp 11 */
#define CAN3_N2_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370B9Cu)

/** \brief BA0, Node 2 Timestamp 12 */
#define CAN3_N2_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370BA0u)

/** \brief BA4, Node 2 Timestamp 13 */
#define CAN3_N2_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370BA4u)

/** \brief BA8, Node 2 Timestamp 14 */
#define CAN3_N2_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370BA8u)

/** \brief BAC, Node 2 Timestamp 15 */
#define CAN3_N2_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370BACu)

/** \brief BB0, Node 2 Actual Timebase */
#define CAN3_N2_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF0370BB0u)

/** \brief D00, Write access enable register A */
#define CAN3_N3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0370D00u)

/** \brief D04, Write access enable register B */
#define CAN3_N3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0370D04u)

/** \brief D08, Read access enable register A */
#define CAN3_N3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0370D08u)

/** \brief D0C, Read access enable register B */
#define CAN3_N3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF0370D0Cu)

/** \brief D10, VM access enable register */
#define CAN3_N3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0370D10u)

/** \brief D14, PRS access enable register */
#define CAN3_N3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0370D14u)

/** \brief D20, Node 3 Start Address  */
#define CAN3_N3_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0370D20u)

/** \brief D24, Node 3 End Address */
#define CAN3_N3_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0370D24u)

/** \brief D28, Node 3 Interrupt Signalling Register  */
#define CAN3_N3_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0370D28u)

/** \brief D2C, Node 3 Interrupt routing for Group 0  */
#define CAN3_N3_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF0370D2Cu)

/** \brief D30, Node 3 Interrupt routing for Group 1 */
#define CAN3_N3_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0370D30u)

/** \brief D34, Node 3 Interrupt routing for Group 2 */
#define CAN3_N3_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0370D34u)

/** \brief D38, Node 3 Timer Clock Control Register */
#define CAN3_N3_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0370D38u)

/** \brief D3C, Node 3 Timer Transmit Trigger 0 Register */
#define CAN3_N3_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF0370D3Cu)

/** \brief D40, Node 3 Timer Transmit Trigger 1 Register */
#define CAN3_N3_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0370D40u)

/** \brief D44, Node 3 Timer Transmit Trigger 2 Register */
#define CAN3_N3_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0370D44u)

/** \brief D48, Node 3 Timer Receive Timeout Register */
#define CAN3_N3_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0370D48u)

/** \brief D4C, Node 3 Port Control Register */
#define CAN3_N3_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF0370D4Cu)

/** \brief D50, Node 3 CRE Configuration Register */
#define CAN3_N3_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0370D50u)

/** \brief D54, Node 3 CRE Configuration Start Address */
#define CAN3_N3_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0370D54u)

/** \brief D58, Node 3 Receive Host Buffer 0  Configuration */
#define CAN3_N3_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0370D58u)

/** \brief D5C, Node 3 Receive Host Buffer 0  Status */
#define CAN3_N3_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0370D5Cu)

/** \brief D60, Node 3 Receive Host Buffer 1  Configuration */
#define CAN3_N3_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0370D60u)

/** \brief D64, Node 3 Receive Host Buffer 1  Status */
#define CAN3_N3_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0370D64u)

/** \brief D68, Node 3 Transmit Host Buffer Configuration */
#define CAN3_N3_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0370D68u)

/** \brief D6C, Node 3 Transmit Host Buffer Status */
#define CAN3_N3_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF0370D6Cu)

/** \brief D70, Node 3 CRE Interrupt Register */
#define CAN3_N3_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0370D70u)

/** \brief D74, Node 3 Frame Rate Measure Table Configuration */
#define CAN3_N3_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0370D74u)

/** \brief D78, Rx Throughput Measure configuration */
#define CAN3_N3_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0370D78u)

/** \brief E00, Node 3 Core Release Register */
#define CAN3_N3_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0370E00u)

/** \brief E04, Node 3 Endian Register */
#define CAN3_N3_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0370E04u)

/** \brief E0C, Node 3 Data Bit Timing & Prescaler Register */
#define CAN3_N3_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF0370E0Cu)

/** \brief E10, Node 3 Test Register */
#define CAN3_N3_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0370E10u)

/** \brief E14, Node 3 RAM Watchdog */
#define CAN3_N3_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0370E14u)

/** \brief E18, Node 3 CC Control Register */
#define CAN3_N3_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0370E18u)

/** \brief E1C, Node 3 Nominal Bit Timing & Prescaler Register */
#define CAN3_N3_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF0370E1Cu)

/** \brief E20, Node 3 Timestamp Counter Configuration */
#define CAN3_N3_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0370E20u)

/** \brief E24, Node 3 Timestamp Counter Value */
#define CAN3_N3_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0370E24u)

/** \brief E28, Node 3 Timeout Counter Configuration */
#define CAN3_N3_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0370E28u)

/** \brief E2C, Node 3 Timeout Counter Value */
#define CAN3_N3_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF0370E2Cu)

/** \brief E40, Node 3 Error Counter Register */
#define CAN3_N3_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0370E40u)

/** \brief E44, Node 3 Protocol Status Register */
#define CAN3_N3_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0370E44u)

/** \brief E48, Node 3 Transmitter Delay Compensation Register */
#define CAN3_N3_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0370E48u)

/** \brief E50, Node 3 Interrupt Register */
#define CAN3_N3_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0370E50u)

/** \brief E54, Node 3 Interrupt Enable */
#define CAN3_N3_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0370E54u)

/** \brief E80, Node 3 Global Filter Configuration */
#define CAN3_N3_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0370E80u)

/** \brief E84, Node 3 Standard ID Filter Configuration */
#define CAN3_N3_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0370E84u)

/** \brief E88, Node 3 Extended ID Filter Configuration */
#define CAN3_N3_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0370E88u)

/** \brief E90, Node 3 Extended ID AND Mask */
#define CAN3_N3_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0370E90u)

/** \brief E94, Node 3 High Priority Message Status */
#define CAN3_N3_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0370E94u)

/** \brief E98, Node 3 New Data 1 */
#define CAN3_N3_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0370E98u)

/** \brief E9C, Node 3 New Data 2 */
#define CAN3_N3_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF0370E9Cu)

/** \brief EA0, Node 3 Rx FIFO 0 Configuration */
#define CAN3_N3_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF0370EA0u)
/** Alias (User Manual Name) for CAN3_N3_RX_F0C */
#define CAN3_N3_RXF0C (CAN3_N3_RX_F0C)

/** \brief EA4, Node 3 Rx FIFO 0 Status */
#define CAN3_N3_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF0370EA4u)
/** Alias (User Manual Name) for CAN3_N3_RX_F0S */
#define CAN3_N3_RXF0S (CAN3_N3_RX_F0S)

/** \brief EA8, Node 3 Rx FIFO 0 Acknowledge */
#define CAN3_N3_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF0370EA8u)
/** Alias (User Manual Name) for CAN3_N3_RX_F0A */
#define CAN3_N3_RXF0A (CAN3_N3_RX_F0A)

/** \brief EAC, Node 3 Rx Buffer Configuration */
#define CAN3_N3_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF0370EACu)
/** Alias (User Manual Name) for CAN3_N3_RX_BC */
#define CAN3_N3_RXBC (CAN3_N3_RX_BC)

/** \brief EB0, Node 3 Rx FIFO 1 Configuration */
#define CAN3_N3_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF0370EB0u)
/** Alias (User Manual Name) for CAN3_N3_RX_F1C */
#define CAN3_N3_RXF1C (CAN3_N3_RX_F1C)

/** \brief EB4, Node 3 Rx FIFO 1 Status */
#define CAN3_N3_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF0370EB4u)
/** Alias (User Manual Name) for CAN3_N3_RX_F1S */
#define CAN3_N3_RXF1S (CAN3_N3_RX_F1S)

/** \brief EB8, Node 3 Rx FIFO 1 Acknowledge */
#define CAN3_N3_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF0370EB8u)
/** Alias (User Manual Name) for CAN3_N3_RX_F1A */
#define CAN3_N3_RXF1A (CAN3_N3_RX_F1A)

/** \brief EBC, Node 3 Rx Buffer/FIFO Element Size Configuration */
#define CAN3_N3_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF0370EBCu)
/** Alias (User Manual Name) for CAN3_N3_RX_ESC */
#define CAN3_N3_RXESC (CAN3_N3_RX_ESC)

/** \brief EC0, Node 3 Tx Buffer Configuration */
#define CAN3_N3_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF0370EC0u)
/** Alias (User Manual Name) for CAN3_N3_TX_BC */
#define CAN3_N3_TXBC (CAN3_N3_TX_BC)

/** \brief EC4, Node 3 Tx FIFO/Queue Status */
#define CAN3_N3_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF0370EC4u)
/** Alias (User Manual Name) for CAN3_N3_TX_FQS */
#define CAN3_N3_TXFQS (CAN3_N3_TX_FQS)

/** \brief EC8, Node 3 Tx Buffer Element Size Configuration */
#define CAN3_N3_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF0370EC8u)
/** Alias (User Manual Name) for CAN3_N3_TX_ESC */
#define CAN3_N3_TXESC (CAN3_N3_TX_ESC)

/** \brief ECC, Node 3 Tx Buffer Request Pending */
#define CAN3_N3_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF0370ECCu)
/** Alias (User Manual Name) for CAN3_N3_TX_BRP */
#define CAN3_N3_TXBRP (CAN3_N3_TX_BRP)

/** \brief ED0, Node 3 Tx Buffer Add Request */
#define CAN3_N3_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF0370ED0u)
/** Alias (User Manual Name) for CAN3_N3_TX_BAR */
#define CAN3_N3_TXBAR (CAN3_N3_TX_BAR)

/** \brief ED4, Node 3 Tx Buffer Cancellation Request */
#define CAN3_N3_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF0370ED4u)
/** Alias (User Manual Name) for CAN3_N3_TX_BCR */
#define CAN3_N3_TXBCR (CAN3_N3_TX_BCR)

/** \brief ED8, Node 3 Tx Buffer Transmission Occurred */
#define CAN3_N3_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF0370ED8u)
/** Alias (User Manual Name) for CAN3_N3_TX_BTO */
#define CAN3_N3_TXBTO (CAN3_N3_TX_BTO)

/** \brief EDC, Node 3 Tx Buffer Cancellation Finished */
#define CAN3_N3_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF0370EDCu)
/** Alias (User Manual Name) for CAN3_N3_TX_BCF */
#define CAN3_N3_TXBCF (CAN3_N3_TX_BCF)

/** \brief EE0, Node 3 Tx Buffer Transmission Interrupt Enable */
#define CAN3_N3_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF0370EE0u)
/** Alias (User Manual Name) for CAN3_N3_TX_BTIE */
#define CAN3_N3_TXBTIE (CAN3_N3_TX_BTIE)

/** \brief EE4, Node 3 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN3_N3_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF0370EE4u)
/** Alias (User Manual Name) for CAN3_N3_TX_BCIE */
#define CAN3_N3_TXBCIE (CAN3_N3_TX_BCIE)

/** \brief EF0, Node 3 Tx Event FIFO Configuration */
#define CAN3_N3_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF0370EF0u)
/** Alias (User Manual Name) for CAN3_N3_TX_EFC */
#define CAN3_N3_TXEFC (CAN3_N3_TX_EFC)

/** \brief EF4, Node 3 Tx Event FIFO Status */
#define CAN3_N3_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF0370EF4u)
/** Alias (User Manual Name) for CAN3_N3_TX_EFS */
#define CAN3_N3_TXEFS (CAN3_N3_TX_EFS)

/** \brief EF8, Node 3 Tx Event FIFO Acknowledge */
#define CAN3_N3_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF0370EF8u)
/** Alias (User Manual Name) for CAN3_N3_TX_EFA */
#define CAN3_N3_TXEFA (CAN3_N3_TX_EFA)

/** \brief F60, Node 3 TSU Core Release Register  */
#define CAN3_N3_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0370F60u)

/** \brief F64, Node 3 Timestamp Configuration */
#define CAN3_N3_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0370F64u)

/** \brief F68, Node 3 Timestamp Status 1 */
#define CAN3_N3_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0370F68u)

/** \brief F6C, Node 3 Timestamp Status 2 */
#define CAN3_N3_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF0370F6Cu)

/** \brief F70, Node 3 Timestamp 0 */
#define CAN3_N3_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370F70u)

/** \brief F74, Node 3 Timestamp 1 */
#define CAN3_N3_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370F74u)

/** \brief F78, Node 3 Timestamp 2 */
#define CAN3_N3_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370F78u)

/** \brief F7C, Node 3 Timestamp 3 */
#define CAN3_N3_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370F7Cu)

/** \brief F80, Node 3 Timestamp 4 */
#define CAN3_N3_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370F80u)

/** \brief F84, Node 3 Timestamp 5 */
#define CAN3_N3_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370F84u)

/** \brief F88, Node 3 Timestamp 6 */
#define CAN3_N3_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370F88u)

/** \brief F8C, Node 3 Timestamp 7 */
#define CAN3_N3_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370F8Cu)

/** \brief F90, Node 3 Timestamp 8 */
#define CAN3_N3_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370F90u)

/** \brief F94, Node 3 Timestamp 9 */
#define CAN3_N3_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370F94u)

/** \brief F98, Node 3 Timestamp 10 */
#define CAN3_N3_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370F98u)

/** \brief F9C, Node 3 Timestamp 11 */
#define CAN3_N3_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370F9Cu)

/** \brief FA0, Node 3 Timestamp 12 */
#define CAN3_N3_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370FA0u)

/** \brief FA4, Node 3 Timestamp 13 */
#define CAN3_N3_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370FA4u)

/** \brief FA8, Node 3 Timestamp 14 */
#define CAN3_N3_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370FA8u)

/** \brief FAC, Node 3 Timestamp 15 */
#define CAN3_N3_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0370FACu)

/** \brief FB0, Node 3 Actual Timebase */
#define CAN3_N3_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF0370FB0u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_Registers_Cfg_Can4
 * \{  */
/** \brief 0, Embedded SRAM for messages */
#define CAN4_RAM ((void*)0xF0380000u)
#define CAN4_RAM_SIZE (0x5000u)

/** \brief 0, Clock Control Register */
#define CAN4_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_CLC*)0xF0390000u)

/** \brief 4, OCDS Control and Status Register */
#define CAN4_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_OCS*)0xF0390004u)

/** \brief 8, Module Identification Register */
#define CAN4_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ID*)0xF0390008u)

/** \brief C, Reset Control Register A */
#define CAN4_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLA*)0xF039000Cu)

/** \brief 10, Reset Control Register B */
#define CAN4_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLB*)0xF0390010u)

/** \brief 14, Reset Status Register */
#define CAN4_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_STAT*)0xF0390014u)

/** \brief 18, PROT Register Endinit */
#define CAN4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF0390018u)

/** \brief 1C, PROT Register Safe Endinit */
#define CAN4_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF039001Cu)

/** \brief 30, Write access enable register A */
#define CAN4_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0390030u)

/** \brief 34, Write access enable register B */
#define CAN4_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0390034u)

/** \brief 38, Read access enable register A */
#define CAN4_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0390038u)

/** \brief 3C, Read access enable register B */
#define CAN4_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF039003Cu)

/** \brief 40, VM access enable register */
#define CAN4_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0390040u)

/** \brief 44, PRS access enable register */
#define CAN4_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0390044u)

/** \brief 70, Module Control Register */
#define CAN4_MCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_MCR*)0xF0390070u)

/** \brief 100, Write access enable register A */
#define CAN4_N0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0390100u)

/** \brief 104, Write access enable register B */
#define CAN4_N0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0390104u)

/** \brief 108, Read access enable register A */
#define CAN4_N0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0390108u)

/** \brief 10C, Read access enable register B */
#define CAN4_N0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF039010Cu)

/** \brief 110, VM access enable register */
#define CAN4_N0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0390110u)

/** \brief 114, PRS access enable register */
#define CAN4_N0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0390114u)

/** \brief 120, Node 0 Start Address  */
#define CAN4_N0_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0390120u)

/** \brief 124, Node 0 End Address */
#define CAN4_N0_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0390124u)

/** \brief 128, Node 0 Interrupt Signalling Register  */
#define CAN4_N0_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0390128u)

/** \brief 12C, Node 0 Interrupt routing for Group 0  */
#define CAN4_N0_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF039012Cu)

/** \brief 130, Node 0 Interrupt routing for Group 1 */
#define CAN4_N0_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0390130u)

/** \brief 134, Node 0 Interrupt routing for Group 2 */
#define CAN4_N0_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0390134u)

/** \brief 138, Node 0 Timer Clock Control Register */
#define CAN4_N0_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0390138u)

/** \brief 13C, Node 0 Timer Transmit Trigger 0 Register */
#define CAN4_N0_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF039013Cu)

/** \brief 140, Node 0 Timer Transmit Trigger 1 Register */
#define CAN4_N0_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0390140u)

/** \brief 144, Node 0 Timer Transmit Trigger 2 Register */
#define CAN4_N0_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0390144u)

/** \brief 148, Node 0 Timer Receive Timeout Register */
#define CAN4_N0_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0390148u)

/** \brief 14C, Node 0 Port Control Register */
#define CAN4_N0_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF039014Cu)

/** \brief 150, Node 0 CRE Configuration Register */
#define CAN4_N0_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0390150u)

/** \brief 154, Node 0 CRE Configuration Start Address */
#define CAN4_N0_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0390154u)

/** \brief 158, Node 0 Receive Host Buffer 0  Configuration */
#define CAN4_N0_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0390158u)

/** \brief 15C, Node 0 Receive Host Buffer 0  Status */
#define CAN4_N0_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF039015Cu)

/** \brief 160, Node 0 Receive Host Buffer 1  Configuration */
#define CAN4_N0_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0390160u)

/** \brief 164, Node 0 Receive Host Buffer 1  Status */
#define CAN4_N0_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0390164u)

/** \brief 168, Node 0 Transmit Host Buffer Configuration */
#define CAN4_N0_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0390168u)

/** \brief 16C, Node 0 Transmit Host Buffer Status */
#define CAN4_N0_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF039016Cu)

/** \brief 170, Node 0 CRE Interrupt Register */
#define CAN4_N0_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0390170u)

/** \brief 174, Node 0 Frame Rate Measure Table Configuration */
#define CAN4_N0_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0390174u)

/** \brief 178, Rx Throughput Measure configuration */
#define CAN4_N0_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0390178u)

/** \brief 200, Node 0 Core Release Register */
#define CAN4_N0_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0390200u)

/** \brief 204, Node 0 Endian Register */
#define CAN4_N0_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0390204u)

/** \brief 20C, Node 0 Data Bit Timing & Prescaler Register */
#define CAN4_N0_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF039020Cu)

/** \brief 210, Node 0 Test Register */
#define CAN4_N0_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0390210u)

/** \brief 214, Node 0 RAM Watchdog */
#define CAN4_N0_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0390214u)

/** \brief 218, Node 0 CC Control Register */
#define CAN4_N0_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0390218u)

/** \brief 21C, Node 0 Nominal Bit Timing & Prescaler Register */
#define CAN4_N0_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF039021Cu)

/** \brief 220, Node 0 Timestamp Counter Configuration */
#define CAN4_N0_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0390220u)

/** \brief 224, Node 0 Timestamp Counter Value */
#define CAN4_N0_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0390224u)

/** \brief 228, Node 0 Timeout Counter Configuration */
#define CAN4_N0_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0390228u)

/** \brief 22C, Node 0 Timeout Counter Value */
#define CAN4_N0_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF039022Cu)

/** \brief 240, Node 0 Error Counter Register */
#define CAN4_N0_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0390240u)

/** \brief 244, Node 0 Protocol Status Register */
#define CAN4_N0_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0390244u)

/** \brief 248, Node 0 Transmitter Delay Compensation Register */
#define CAN4_N0_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0390248u)

/** \brief 250, Node 0 Interrupt Register */
#define CAN4_N0_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0390250u)

/** \brief 254, Node 0 Interrupt Enable */
#define CAN4_N0_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0390254u)

/** \brief 280, Node 0 Global Filter Configuration */
#define CAN4_N0_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0390280u)

/** \brief 284, Node 0 Standard ID Filter Configuration */
#define CAN4_N0_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0390284u)

/** \brief 288, Node 0 Extended ID Filter Configuration */
#define CAN4_N0_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0390288u)

/** \brief 290, Node 0 Extended ID AND Mask */
#define CAN4_N0_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0390290u)

/** \brief 294, Node 0 High Priority Message Status */
#define CAN4_N0_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0390294u)

/** \brief 298, Node 0 New Data 1 */
#define CAN4_N0_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0390298u)

/** \brief 29C, Node 0 New Data 2 */
#define CAN4_N0_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF039029Cu)

/** \brief 2A0, Node 0 Rx FIFO 0 Configuration */
#define CAN4_N0_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF03902A0u)
/** Alias (User Manual Name) for CAN4_N0_RX_F0C */
#define CAN4_N0_RXF0C (CAN4_N0_RX_F0C)

/** \brief 2A4, Node 0 Rx FIFO 0 Status */
#define CAN4_N0_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF03902A4u)
/** Alias (User Manual Name) for CAN4_N0_RX_F0S */
#define CAN4_N0_RXF0S (CAN4_N0_RX_F0S)

/** \brief 2A8, Node 0 Rx FIFO 0 Acknowledge */
#define CAN4_N0_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF03902A8u)
/** Alias (User Manual Name) for CAN4_N0_RX_F0A */
#define CAN4_N0_RXF0A (CAN4_N0_RX_F0A)

/** \brief 2AC, Node 0 Rx Buffer Configuration */
#define CAN4_N0_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF03902ACu)
/** Alias (User Manual Name) for CAN4_N0_RX_BC */
#define CAN4_N0_RXBC (CAN4_N0_RX_BC)

/** \brief 2B0, Node 0 Rx FIFO 1 Configuration */
#define CAN4_N0_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF03902B0u)
/** Alias (User Manual Name) for CAN4_N0_RX_F1C */
#define CAN4_N0_RXF1C (CAN4_N0_RX_F1C)

/** \brief 2B4, Node 0 Rx FIFO 1 Status */
#define CAN4_N0_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF03902B4u)
/** Alias (User Manual Name) for CAN4_N0_RX_F1S */
#define CAN4_N0_RXF1S (CAN4_N0_RX_F1S)

/** \brief 2B8, Node 0 Rx FIFO 1 Acknowledge */
#define CAN4_N0_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF03902B8u)
/** Alias (User Manual Name) for CAN4_N0_RX_F1A */
#define CAN4_N0_RXF1A (CAN4_N0_RX_F1A)

/** \brief 2BC, Node 0 Rx Buffer/FIFO Element Size Configuration */
#define CAN4_N0_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF03902BCu)
/** Alias (User Manual Name) for CAN4_N0_RX_ESC */
#define CAN4_N0_RXESC (CAN4_N0_RX_ESC)

/** \brief 2C0, Node 0 Tx Buffer Configuration */
#define CAN4_N0_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF03902C0u)
/** Alias (User Manual Name) for CAN4_N0_TX_BC */
#define CAN4_N0_TXBC (CAN4_N0_TX_BC)

/** \brief 2C4, Node 0 Tx FIFO/Queue Status */
#define CAN4_N0_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF03902C4u)
/** Alias (User Manual Name) for CAN4_N0_TX_FQS */
#define CAN4_N0_TXFQS (CAN4_N0_TX_FQS)

/** \brief 2C8, Node 0 Tx Buffer Element Size Configuration */
#define CAN4_N0_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF03902C8u)
/** Alias (User Manual Name) for CAN4_N0_TX_ESC */
#define CAN4_N0_TXESC (CAN4_N0_TX_ESC)

/** \brief 2CC, Node 0 Tx Buffer Request Pending */
#define CAN4_N0_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF03902CCu)
/** Alias (User Manual Name) for CAN4_N0_TX_BRP */
#define CAN4_N0_TXBRP (CAN4_N0_TX_BRP)

/** \brief 2D0, Node 0 Tx Buffer Add Request */
#define CAN4_N0_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF03902D0u)
/** Alias (User Manual Name) for CAN4_N0_TX_BAR */
#define CAN4_N0_TXBAR (CAN4_N0_TX_BAR)

/** \brief 2D4, Node 0 Tx Buffer Cancellation Request */
#define CAN4_N0_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF03902D4u)
/** Alias (User Manual Name) for CAN4_N0_TX_BCR */
#define CAN4_N0_TXBCR (CAN4_N0_TX_BCR)

/** \brief 2D8, Node 0 Tx Buffer Transmission Occurred */
#define CAN4_N0_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF03902D8u)
/** Alias (User Manual Name) for CAN4_N0_TX_BTO */
#define CAN4_N0_TXBTO (CAN4_N0_TX_BTO)

/** \brief 2DC, Node 0 Tx Buffer Cancellation Finished */
#define CAN4_N0_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF03902DCu)
/** Alias (User Manual Name) for CAN4_N0_TX_BCF */
#define CAN4_N0_TXBCF (CAN4_N0_TX_BCF)

/** \brief 2E0, Node 0 Tx Buffer Transmission Interrupt Enable */
#define CAN4_N0_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF03902E0u)
/** Alias (User Manual Name) for CAN4_N0_TX_BTIE */
#define CAN4_N0_TXBTIE (CAN4_N0_TX_BTIE)

/** \brief 2E4, Node 0 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN4_N0_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF03902E4u)
/** Alias (User Manual Name) for CAN4_N0_TX_BCIE */
#define CAN4_N0_TXBCIE (CAN4_N0_TX_BCIE)

/** \brief 2F0, Node 0 Tx Event FIFO Configuration */
#define CAN4_N0_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF03902F0u)
/** Alias (User Manual Name) for CAN4_N0_TX_EFC */
#define CAN4_N0_TXEFC (CAN4_N0_TX_EFC)

/** \brief 2F4, Node 0 Tx Event FIFO Status */
#define CAN4_N0_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF03902F4u)
/** Alias (User Manual Name) for CAN4_N0_TX_EFS */
#define CAN4_N0_TXEFS (CAN4_N0_TX_EFS)

/** \brief 2F8, Node 0 Tx Event FIFO Acknowledge */
#define CAN4_N0_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF03902F8u)
/** Alias (User Manual Name) for CAN4_N0_TX_EFA */
#define CAN4_N0_TXEFA (CAN4_N0_TX_EFA)

/** \brief 360, Node 0 TSU Core Release Register  */
#define CAN4_N0_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0390360u)

/** \brief 364, Node 0 Timestamp Configuration */
#define CAN4_N0_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0390364u)

/** \brief 368, Node 0 Timestamp Status 1 */
#define CAN4_N0_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0390368u)

/** \brief 36C, Node 0 Timestamp Status 2 */
#define CAN4_N0_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF039036Cu)

/** \brief 370, Node 0 Timestamp 0 */
#define CAN4_N0_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390370u)

/** \brief 374, Node 0 Timestamp 1 */
#define CAN4_N0_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390374u)

/** \brief 378, Node 0 Timestamp 2 */
#define CAN4_N0_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390378u)

/** \brief 37C, Node 0 Timestamp 3 */
#define CAN4_N0_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF039037Cu)

/** \brief 380, Node 0 Timestamp 4 */
#define CAN4_N0_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390380u)

/** \brief 384, Node 0 Timestamp 5 */
#define CAN4_N0_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390384u)

/** \brief 388, Node 0 Timestamp 6 */
#define CAN4_N0_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390388u)

/** \brief 38C, Node 0 Timestamp 7 */
#define CAN4_N0_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF039038Cu)

/** \brief 390, Node 0 Timestamp 8 */
#define CAN4_N0_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390390u)

/** \brief 394, Node 0 Timestamp 9 */
#define CAN4_N0_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390394u)

/** \brief 398, Node 0 Timestamp 10 */
#define CAN4_N0_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390398u)

/** \brief 39C, Node 0 Timestamp 11 */
#define CAN4_N0_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF039039Cu)

/** \brief 3A0, Node 0 Timestamp 12 */
#define CAN4_N0_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03903A0u)

/** \brief 3A4, Node 0 Timestamp 13 */
#define CAN4_N0_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03903A4u)

/** \brief 3A8, Node 0 Timestamp 14 */
#define CAN4_N0_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03903A8u)

/** \brief 3AC, Node 0 Timestamp 15 */
#define CAN4_N0_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03903ACu)

/** \brief 3B0, Node 0 Actual Timebase */
#define CAN4_N0_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF03903B0u)

/** \brief 500, Write access enable register A */
#define CAN4_N1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0390500u)

/** \brief 504, Write access enable register B */
#define CAN4_N1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0390504u)

/** \brief 508, Read access enable register A */
#define CAN4_N1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0390508u)

/** \brief 50C, Read access enable register B */
#define CAN4_N1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF039050Cu)

/** \brief 510, VM access enable register */
#define CAN4_N1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0390510u)

/** \brief 514, PRS access enable register */
#define CAN4_N1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0390514u)

/** \brief 520, Node 1 Start Address  */
#define CAN4_N1_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0390520u)

/** \brief 524, Node 1 End Address */
#define CAN4_N1_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0390524u)

/** \brief 528, Node 1 Interrupt Signalling Register  */
#define CAN4_N1_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0390528u)

/** \brief 52C, Node 1 Interrupt routing for Group 0  */
#define CAN4_N1_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF039052Cu)

/** \brief 530, Node 1 Interrupt routing for Group 1 */
#define CAN4_N1_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0390530u)

/** \brief 534, Node 1 Interrupt routing for Group 2 */
#define CAN4_N1_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0390534u)

/** \brief 538, Node 1 Timer Clock Control Register */
#define CAN4_N1_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0390538u)

/** \brief 53C, Node 1 Timer Transmit Trigger 0 Register */
#define CAN4_N1_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF039053Cu)

/** \brief 540, Node 1 Timer Transmit Trigger 1 Register */
#define CAN4_N1_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0390540u)

/** \brief 544, Node 1 Timer Transmit Trigger 2 Register */
#define CAN4_N1_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0390544u)

/** \brief 548, Node 1 Timer Receive Timeout Register */
#define CAN4_N1_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0390548u)

/** \brief 54C, Node 1 Port Control Register */
#define CAN4_N1_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF039054Cu)

/** \brief 550, Node 1 CRE Configuration Register */
#define CAN4_N1_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0390550u)

/** \brief 554, Node 1 CRE Configuration Start Address */
#define CAN4_N1_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0390554u)

/** \brief 558, Node 1 Receive Host Buffer 0  Configuration */
#define CAN4_N1_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0390558u)

/** \brief 55C, Node 1 Receive Host Buffer 0  Status */
#define CAN4_N1_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF039055Cu)

/** \brief 560, Node 1 Receive Host Buffer 1  Configuration */
#define CAN4_N1_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0390560u)

/** \brief 564, Node 1 Receive Host Buffer 1  Status */
#define CAN4_N1_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0390564u)

/** \brief 568, Node 1 Transmit Host Buffer Configuration */
#define CAN4_N1_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0390568u)

/** \brief 56C, Node 1 Transmit Host Buffer Status */
#define CAN4_N1_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF039056Cu)

/** \brief 570, Node 1 CRE Interrupt Register */
#define CAN4_N1_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0390570u)

/** \brief 574, Node 1 Frame Rate Measure Table Configuration */
#define CAN4_N1_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0390574u)

/** \brief 578, Rx Throughput Measure configuration */
#define CAN4_N1_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0390578u)

/** \brief 600, Node 1 Core Release Register */
#define CAN4_N1_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0390600u)

/** \brief 604, Node 1 Endian Register */
#define CAN4_N1_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0390604u)

/** \brief 60C, Node 1 Data Bit Timing & Prescaler Register */
#define CAN4_N1_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF039060Cu)

/** \brief 610, Node 1 Test Register */
#define CAN4_N1_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0390610u)

/** \brief 614, Node 1 RAM Watchdog */
#define CAN4_N1_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0390614u)

/** \brief 618, Node 1 CC Control Register */
#define CAN4_N1_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0390618u)

/** \brief 61C, Node 1 Nominal Bit Timing & Prescaler Register */
#define CAN4_N1_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF039061Cu)

/** \brief 620, Node 1 Timestamp Counter Configuration */
#define CAN4_N1_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0390620u)

/** \brief 624, Node 1 Timestamp Counter Value */
#define CAN4_N1_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0390624u)

/** \brief 628, Node 1 Timeout Counter Configuration */
#define CAN4_N1_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0390628u)

/** \brief 62C, Node 1 Timeout Counter Value */
#define CAN4_N1_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF039062Cu)

/** \brief 640, Node 1 Error Counter Register */
#define CAN4_N1_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0390640u)

/** \brief 644, Node 1 Protocol Status Register */
#define CAN4_N1_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0390644u)

/** \brief 648, Node 1 Transmitter Delay Compensation Register */
#define CAN4_N1_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0390648u)

/** \brief 650, Node 1 Interrupt Register */
#define CAN4_N1_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0390650u)

/** \brief 654, Node 1 Interrupt Enable */
#define CAN4_N1_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0390654u)

/** \brief 680, Node 1 Global Filter Configuration */
#define CAN4_N1_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0390680u)

/** \brief 684, Node 1 Standard ID Filter Configuration */
#define CAN4_N1_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0390684u)

/** \brief 688, Node 1 Extended ID Filter Configuration */
#define CAN4_N1_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0390688u)

/** \brief 690, Node 1 Extended ID AND Mask */
#define CAN4_N1_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0390690u)

/** \brief 694, Node 1 High Priority Message Status */
#define CAN4_N1_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0390694u)

/** \brief 698, Node 1 New Data 1 */
#define CAN4_N1_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0390698u)

/** \brief 69C, Node 1 New Data 2 */
#define CAN4_N1_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF039069Cu)

/** \brief 6A0, Node 1 Rx FIFO 0 Configuration */
#define CAN4_N1_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF03906A0u)
/** Alias (User Manual Name) for CAN4_N1_RX_F0C */
#define CAN4_N1_RXF0C (CAN4_N1_RX_F0C)

/** \brief 6A4, Node 1 Rx FIFO 0 Status */
#define CAN4_N1_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF03906A4u)
/** Alias (User Manual Name) for CAN4_N1_RX_F0S */
#define CAN4_N1_RXF0S (CAN4_N1_RX_F0S)

/** \brief 6A8, Node 1 Rx FIFO 0 Acknowledge */
#define CAN4_N1_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF03906A8u)
/** Alias (User Manual Name) for CAN4_N1_RX_F0A */
#define CAN4_N1_RXF0A (CAN4_N1_RX_F0A)

/** \brief 6AC, Node 1 Rx Buffer Configuration */
#define CAN4_N1_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF03906ACu)
/** Alias (User Manual Name) for CAN4_N1_RX_BC */
#define CAN4_N1_RXBC (CAN4_N1_RX_BC)

/** \brief 6B0, Node 1 Rx FIFO 1 Configuration */
#define CAN4_N1_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF03906B0u)
/** Alias (User Manual Name) for CAN4_N1_RX_F1C */
#define CAN4_N1_RXF1C (CAN4_N1_RX_F1C)

/** \brief 6B4, Node 1 Rx FIFO 1 Status */
#define CAN4_N1_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF03906B4u)
/** Alias (User Manual Name) for CAN4_N1_RX_F1S */
#define CAN4_N1_RXF1S (CAN4_N1_RX_F1S)

/** \brief 6B8, Node 1 Rx FIFO 1 Acknowledge */
#define CAN4_N1_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF03906B8u)
/** Alias (User Manual Name) for CAN4_N1_RX_F1A */
#define CAN4_N1_RXF1A (CAN4_N1_RX_F1A)

/** \brief 6BC, Node 1 Rx Buffer/FIFO Element Size Configuration */
#define CAN4_N1_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF03906BCu)
/** Alias (User Manual Name) for CAN4_N1_RX_ESC */
#define CAN4_N1_RXESC (CAN4_N1_RX_ESC)

/** \brief 6C0, Node 1 Tx Buffer Configuration */
#define CAN4_N1_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF03906C0u)
/** Alias (User Manual Name) for CAN4_N1_TX_BC */
#define CAN4_N1_TXBC (CAN4_N1_TX_BC)

/** \brief 6C4, Node 1 Tx FIFO/Queue Status */
#define CAN4_N1_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF03906C4u)
/** Alias (User Manual Name) for CAN4_N1_TX_FQS */
#define CAN4_N1_TXFQS (CAN4_N1_TX_FQS)

/** \brief 6C8, Node 1 Tx Buffer Element Size Configuration */
#define CAN4_N1_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF03906C8u)
/** Alias (User Manual Name) for CAN4_N1_TX_ESC */
#define CAN4_N1_TXESC (CAN4_N1_TX_ESC)

/** \brief 6CC, Node 1 Tx Buffer Request Pending */
#define CAN4_N1_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF03906CCu)
/** Alias (User Manual Name) for CAN4_N1_TX_BRP */
#define CAN4_N1_TXBRP (CAN4_N1_TX_BRP)

/** \brief 6D0, Node 1 Tx Buffer Add Request */
#define CAN4_N1_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF03906D0u)
/** Alias (User Manual Name) for CAN4_N1_TX_BAR */
#define CAN4_N1_TXBAR (CAN4_N1_TX_BAR)

/** \brief 6D4, Node 1 Tx Buffer Cancellation Request */
#define CAN4_N1_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF03906D4u)
/** Alias (User Manual Name) for CAN4_N1_TX_BCR */
#define CAN4_N1_TXBCR (CAN4_N1_TX_BCR)

/** \brief 6D8, Node 1 Tx Buffer Transmission Occurred */
#define CAN4_N1_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF03906D8u)
/** Alias (User Manual Name) for CAN4_N1_TX_BTO */
#define CAN4_N1_TXBTO (CAN4_N1_TX_BTO)

/** \brief 6DC, Node 1 Tx Buffer Cancellation Finished */
#define CAN4_N1_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF03906DCu)
/** Alias (User Manual Name) for CAN4_N1_TX_BCF */
#define CAN4_N1_TXBCF (CAN4_N1_TX_BCF)

/** \brief 6E0, Node 1 Tx Buffer Transmission Interrupt Enable */
#define CAN4_N1_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF03906E0u)
/** Alias (User Manual Name) for CAN4_N1_TX_BTIE */
#define CAN4_N1_TXBTIE (CAN4_N1_TX_BTIE)

/** \brief 6E4, Node 1 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN4_N1_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF03906E4u)
/** Alias (User Manual Name) for CAN4_N1_TX_BCIE */
#define CAN4_N1_TXBCIE (CAN4_N1_TX_BCIE)

/** \brief 6F0, Node 1 Tx Event FIFO Configuration */
#define CAN4_N1_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF03906F0u)
/** Alias (User Manual Name) for CAN4_N1_TX_EFC */
#define CAN4_N1_TXEFC (CAN4_N1_TX_EFC)

/** \brief 6F4, Node 1 Tx Event FIFO Status */
#define CAN4_N1_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF03906F4u)
/** Alias (User Manual Name) for CAN4_N1_TX_EFS */
#define CAN4_N1_TXEFS (CAN4_N1_TX_EFS)

/** \brief 6F8, Node 1 Tx Event FIFO Acknowledge */
#define CAN4_N1_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF03906F8u)
/** Alias (User Manual Name) for CAN4_N1_TX_EFA */
#define CAN4_N1_TXEFA (CAN4_N1_TX_EFA)

/** \brief 760, Node 1 TSU Core Release Register  */
#define CAN4_N1_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0390760u)

/** \brief 764, Node 1 Timestamp Configuration */
#define CAN4_N1_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0390764u)

/** \brief 768, Node 1 Timestamp Status 1 */
#define CAN4_N1_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0390768u)

/** \brief 76C, Node 1 Timestamp Status 2 */
#define CAN4_N1_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF039076Cu)

/** \brief 770, Node 1 Timestamp 0 */
#define CAN4_N1_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390770u)

/** \brief 774, Node 1 Timestamp 1 */
#define CAN4_N1_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390774u)

/** \brief 778, Node 1 Timestamp 2 */
#define CAN4_N1_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390778u)

/** \brief 77C, Node 1 Timestamp 3 */
#define CAN4_N1_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF039077Cu)

/** \brief 780, Node 1 Timestamp 4 */
#define CAN4_N1_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390780u)

/** \brief 784, Node 1 Timestamp 5 */
#define CAN4_N1_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390784u)

/** \brief 788, Node 1 Timestamp 6 */
#define CAN4_N1_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390788u)

/** \brief 78C, Node 1 Timestamp 7 */
#define CAN4_N1_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF039078Cu)

/** \brief 790, Node 1 Timestamp 8 */
#define CAN4_N1_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390790u)

/** \brief 794, Node 1 Timestamp 9 */
#define CAN4_N1_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390794u)

/** \brief 798, Node 1 Timestamp 10 */
#define CAN4_N1_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390798u)

/** \brief 79C, Node 1 Timestamp 11 */
#define CAN4_N1_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF039079Cu)

/** \brief 7A0, Node 1 Timestamp 12 */
#define CAN4_N1_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03907A0u)

/** \brief 7A4, Node 1 Timestamp 13 */
#define CAN4_N1_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03907A4u)

/** \brief 7A8, Node 1 Timestamp 14 */
#define CAN4_N1_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03907A8u)

/** \brief 7AC, Node 1 Timestamp 15 */
#define CAN4_N1_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF03907ACu)

/** \brief 7B0, Node 1 Actual Timebase */
#define CAN4_N1_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF03907B0u)

/** \brief 900, Write access enable register A */
#define CAN4_N2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0390900u)

/** \brief 904, Write access enable register B */
#define CAN4_N2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0390904u)

/** \brief 908, Read access enable register A */
#define CAN4_N2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0390908u)

/** \brief 90C, Read access enable register B */
#define CAN4_N2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF039090Cu)

/** \brief 910, VM access enable register */
#define CAN4_N2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0390910u)

/** \brief 914, PRS access enable register */
#define CAN4_N2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0390914u)

/** \brief 920, Node 2 Start Address  */
#define CAN4_N2_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0390920u)

/** \brief 924, Node 2 End Address */
#define CAN4_N2_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0390924u)

/** \brief 928, Node 2 Interrupt Signalling Register  */
#define CAN4_N2_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0390928u)

/** \brief 92C, Node 2 Interrupt routing for Group 0  */
#define CAN4_N2_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF039092Cu)

/** \brief 930, Node 2 Interrupt routing for Group 1 */
#define CAN4_N2_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0390930u)

/** \brief 934, Node 2 Interrupt routing for Group 2 */
#define CAN4_N2_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0390934u)

/** \brief 938, Node 2 Timer Clock Control Register */
#define CAN4_N2_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0390938u)

/** \brief 93C, Node 2 Timer Transmit Trigger 0 Register */
#define CAN4_N2_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF039093Cu)

/** \brief 940, Node 2 Timer Transmit Trigger 1 Register */
#define CAN4_N2_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0390940u)

/** \brief 944, Node 2 Timer Transmit Trigger 2 Register */
#define CAN4_N2_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0390944u)

/** \brief 948, Node 2 Timer Receive Timeout Register */
#define CAN4_N2_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0390948u)

/** \brief 94C, Node 2 Port Control Register */
#define CAN4_N2_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF039094Cu)

/** \brief 950, Node 2 CRE Configuration Register */
#define CAN4_N2_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0390950u)

/** \brief 954, Node 2 CRE Configuration Start Address */
#define CAN4_N2_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0390954u)

/** \brief 958, Node 2 Receive Host Buffer 0  Configuration */
#define CAN4_N2_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0390958u)

/** \brief 95C, Node 2 Receive Host Buffer 0  Status */
#define CAN4_N2_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF039095Cu)

/** \brief 960, Node 2 Receive Host Buffer 1  Configuration */
#define CAN4_N2_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0390960u)

/** \brief 964, Node 2 Receive Host Buffer 1  Status */
#define CAN4_N2_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0390964u)

/** \brief 968, Node 2 Transmit Host Buffer Configuration */
#define CAN4_N2_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0390968u)

/** \brief 96C, Node 2 Transmit Host Buffer Status */
#define CAN4_N2_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF039096Cu)

/** \brief 970, Node 2 CRE Interrupt Register */
#define CAN4_N2_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0390970u)

/** \brief 974, Node 2 Frame Rate Measure Table Configuration */
#define CAN4_N2_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0390974u)

/** \brief 978, Rx Throughput Measure configuration */
#define CAN4_N2_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0390978u)

/** \brief A00, Node 2 Core Release Register */
#define CAN4_N2_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0390A00u)

/** \brief A04, Node 2 Endian Register */
#define CAN4_N2_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0390A04u)

/** \brief A0C, Node 2 Data Bit Timing & Prescaler Register */
#define CAN4_N2_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF0390A0Cu)

/** \brief A10, Node 2 Test Register */
#define CAN4_N2_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0390A10u)

/** \brief A14, Node 2 RAM Watchdog */
#define CAN4_N2_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0390A14u)

/** \brief A18, Node 2 CC Control Register */
#define CAN4_N2_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0390A18u)

/** \brief A1C, Node 2 Nominal Bit Timing & Prescaler Register */
#define CAN4_N2_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF0390A1Cu)

/** \brief A20, Node 2 Timestamp Counter Configuration */
#define CAN4_N2_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0390A20u)

/** \brief A24, Node 2 Timestamp Counter Value */
#define CAN4_N2_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0390A24u)

/** \brief A28, Node 2 Timeout Counter Configuration */
#define CAN4_N2_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0390A28u)

/** \brief A2C, Node 2 Timeout Counter Value */
#define CAN4_N2_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF0390A2Cu)

/** \brief A40, Node 2 Error Counter Register */
#define CAN4_N2_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0390A40u)

/** \brief A44, Node 2 Protocol Status Register */
#define CAN4_N2_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0390A44u)

/** \brief A48, Node 2 Transmitter Delay Compensation Register */
#define CAN4_N2_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0390A48u)

/** \brief A50, Node 2 Interrupt Register */
#define CAN4_N2_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0390A50u)

/** \brief A54, Node 2 Interrupt Enable */
#define CAN4_N2_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0390A54u)

/** \brief A80, Node 2 Global Filter Configuration */
#define CAN4_N2_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0390A80u)

/** \brief A84, Node 2 Standard ID Filter Configuration */
#define CAN4_N2_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0390A84u)

/** \brief A88, Node 2 Extended ID Filter Configuration */
#define CAN4_N2_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0390A88u)

/** \brief A90, Node 2 Extended ID AND Mask */
#define CAN4_N2_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0390A90u)

/** \brief A94, Node 2 High Priority Message Status */
#define CAN4_N2_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0390A94u)

/** \brief A98, Node 2 New Data 1 */
#define CAN4_N2_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0390A98u)

/** \brief A9C, Node 2 New Data 2 */
#define CAN4_N2_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF0390A9Cu)

/** \brief AA0, Node 2 Rx FIFO 0 Configuration */
#define CAN4_N2_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF0390AA0u)
/** Alias (User Manual Name) for CAN4_N2_RX_F0C */
#define CAN4_N2_RXF0C (CAN4_N2_RX_F0C)

/** \brief AA4, Node 2 Rx FIFO 0 Status */
#define CAN4_N2_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF0390AA4u)
/** Alias (User Manual Name) for CAN4_N2_RX_F0S */
#define CAN4_N2_RXF0S (CAN4_N2_RX_F0S)

/** \brief AA8, Node 2 Rx FIFO 0 Acknowledge */
#define CAN4_N2_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF0390AA8u)
/** Alias (User Manual Name) for CAN4_N2_RX_F0A */
#define CAN4_N2_RXF0A (CAN4_N2_RX_F0A)

/** \brief AAC, Node 2 Rx Buffer Configuration */
#define CAN4_N2_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF0390AACu)
/** Alias (User Manual Name) for CAN4_N2_RX_BC */
#define CAN4_N2_RXBC (CAN4_N2_RX_BC)

/** \brief AB0, Node 2 Rx FIFO 1 Configuration */
#define CAN4_N2_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF0390AB0u)
/** Alias (User Manual Name) for CAN4_N2_RX_F1C */
#define CAN4_N2_RXF1C (CAN4_N2_RX_F1C)

/** \brief AB4, Node 2 Rx FIFO 1 Status */
#define CAN4_N2_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF0390AB4u)
/** Alias (User Manual Name) for CAN4_N2_RX_F1S */
#define CAN4_N2_RXF1S (CAN4_N2_RX_F1S)

/** \brief AB8, Node 2 Rx FIFO 1 Acknowledge */
#define CAN4_N2_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF0390AB8u)
/** Alias (User Manual Name) for CAN4_N2_RX_F1A */
#define CAN4_N2_RXF1A (CAN4_N2_RX_F1A)

/** \brief ABC, Node 2 Rx Buffer/FIFO Element Size Configuration */
#define CAN4_N2_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF0390ABCu)
/** Alias (User Manual Name) for CAN4_N2_RX_ESC */
#define CAN4_N2_RXESC (CAN4_N2_RX_ESC)

/** \brief AC0, Node 2 Tx Buffer Configuration */
#define CAN4_N2_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF0390AC0u)
/** Alias (User Manual Name) for CAN4_N2_TX_BC */
#define CAN4_N2_TXBC (CAN4_N2_TX_BC)

/** \brief AC4, Node 2 Tx FIFO/Queue Status */
#define CAN4_N2_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF0390AC4u)
/** Alias (User Manual Name) for CAN4_N2_TX_FQS */
#define CAN4_N2_TXFQS (CAN4_N2_TX_FQS)

/** \brief AC8, Node 2 Tx Buffer Element Size Configuration */
#define CAN4_N2_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF0390AC8u)
/** Alias (User Manual Name) for CAN4_N2_TX_ESC */
#define CAN4_N2_TXESC (CAN4_N2_TX_ESC)

/** \brief ACC, Node 2 Tx Buffer Request Pending */
#define CAN4_N2_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF0390ACCu)
/** Alias (User Manual Name) for CAN4_N2_TX_BRP */
#define CAN4_N2_TXBRP (CAN4_N2_TX_BRP)

/** \brief AD0, Node 2 Tx Buffer Add Request */
#define CAN4_N2_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF0390AD0u)
/** Alias (User Manual Name) for CAN4_N2_TX_BAR */
#define CAN4_N2_TXBAR (CAN4_N2_TX_BAR)

/** \brief AD4, Node 2 Tx Buffer Cancellation Request */
#define CAN4_N2_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF0390AD4u)
/** Alias (User Manual Name) for CAN4_N2_TX_BCR */
#define CAN4_N2_TXBCR (CAN4_N2_TX_BCR)

/** \brief AD8, Node 2 Tx Buffer Transmission Occurred */
#define CAN4_N2_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF0390AD8u)
/** Alias (User Manual Name) for CAN4_N2_TX_BTO */
#define CAN4_N2_TXBTO (CAN4_N2_TX_BTO)

/** \brief ADC, Node 2 Tx Buffer Cancellation Finished */
#define CAN4_N2_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF0390ADCu)
/** Alias (User Manual Name) for CAN4_N2_TX_BCF */
#define CAN4_N2_TXBCF (CAN4_N2_TX_BCF)

/** \brief AE0, Node 2 Tx Buffer Transmission Interrupt Enable */
#define CAN4_N2_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF0390AE0u)
/** Alias (User Manual Name) for CAN4_N2_TX_BTIE */
#define CAN4_N2_TXBTIE (CAN4_N2_TX_BTIE)

/** \brief AE4, Node 2 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN4_N2_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF0390AE4u)
/** Alias (User Manual Name) for CAN4_N2_TX_BCIE */
#define CAN4_N2_TXBCIE (CAN4_N2_TX_BCIE)

/** \brief AF0, Node 2 Tx Event FIFO Configuration */
#define CAN4_N2_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF0390AF0u)
/** Alias (User Manual Name) for CAN4_N2_TX_EFC */
#define CAN4_N2_TXEFC (CAN4_N2_TX_EFC)

/** \brief AF4, Node 2 Tx Event FIFO Status */
#define CAN4_N2_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF0390AF4u)
/** Alias (User Manual Name) for CAN4_N2_TX_EFS */
#define CAN4_N2_TXEFS (CAN4_N2_TX_EFS)

/** \brief AF8, Node 2 Tx Event FIFO Acknowledge */
#define CAN4_N2_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF0390AF8u)
/** Alias (User Manual Name) for CAN4_N2_TX_EFA */
#define CAN4_N2_TXEFA (CAN4_N2_TX_EFA)

/** \brief B60, Node 2 TSU Core Release Register  */
#define CAN4_N2_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0390B60u)

/** \brief B64, Node 2 Timestamp Configuration */
#define CAN4_N2_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0390B64u)

/** \brief B68, Node 2 Timestamp Status 1 */
#define CAN4_N2_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0390B68u)

/** \brief B6C, Node 2 Timestamp Status 2 */
#define CAN4_N2_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF0390B6Cu)

/** \brief B70, Node 2 Timestamp 0 */
#define CAN4_N2_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390B70u)

/** \brief B74, Node 2 Timestamp 1 */
#define CAN4_N2_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390B74u)

/** \brief B78, Node 2 Timestamp 2 */
#define CAN4_N2_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390B78u)

/** \brief B7C, Node 2 Timestamp 3 */
#define CAN4_N2_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390B7Cu)

/** \brief B80, Node 2 Timestamp 4 */
#define CAN4_N2_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390B80u)

/** \brief B84, Node 2 Timestamp 5 */
#define CAN4_N2_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390B84u)

/** \brief B88, Node 2 Timestamp 6 */
#define CAN4_N2_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390B88u)

/** \brief B8C, Node 2 Timestamp 7 */
#define CAN4_N2_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390B8Cu)

/** \brief B90, Node 2 Timestamp 8 */
#define CAN4_N2_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390B90u)

/** \brief B94, Node 2 Timestamp 9 */
#define CAN4_N2_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390B94u)

/** \brief B98, Node 2 Timestamp 10 */
#define CAN4_N2_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390B98u)

/** \brief B9C, Node 2 Timestamp 11 */
#define CAN4_N2_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390B9Cu)

/** \brief BA0, Node 2 Timestamp 12 */
#define CAN4_N2_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390BA0u)

/** \brief BA4, Node 2 Timestamp 13 */
#define CAN4_N2_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390BA4u)

/** \brief BA8, Node 2 Timestamp 14 */
#define CAN4_N2_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390BA8u)

/** \brief BAC, Node 2 Timestamp 15 */
#define CAN4_N2_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390BACu)

/** \brief BB0, Node 2 Actual Timebase */
#define CAN4_N2_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF0390BB0u)

/** \brief D00, Write access enable register A */
#define CAN4_N3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF0390D00u)

/** \brief D04, Write access enable register B */
#define CAN4_N3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF0390D04u)

/** \brief D08, Read access enable register A */
#define CAN4_N3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF0390D08u)

/** \brief D0C, Read access enable register B */
#define CAN4_N3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF0390D0Cu)

/** \brief D10, VM access enable register */
#define CAN4_N3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF0390D10u)

/** \brief D14, PRS access enable register */
#define CAN4_N3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF0390D14u)

/** \brief D20, Node 3 Start Address  */
#define CAN4_N3_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF0390D20u)

/** \brief D24, Node 3 End Address */
#define CAN4_N3_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF0390D24u)

/** \brief D28, Node 3 Interrupt Signalling Register  */
#define CAN4_N3_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF0390D28u)

/** \brief D2C, Node 3 Interrupt routing for Group 0  */
#define CAN4_N3_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF0390D2Cu)

/** \brief D30, Node 3 Interrupt routing for Group 1 */
#define CAN4_N3_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF0390D30u)

/** \brief D34, Node 3 Interrupt routing for Group 2 */
#define CAN4_N3_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF0390D34u)

/** \brief D38, Node 3 Timer Clock Control Register */
#define CAN4_N3_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF0390D38u)

/** \brief D3C, Node 3 Timer Transmit Trigger 0 Register */
#define CAN4_N3_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF0390D3Cu)

/** \brief D40, Node 3 Timer Transmit Trigger 1 Register */
#define CAN4_N3_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF0390D40u)

/** \brief D44, Node 3 Timer Transmit Trigger 2 Register */
#define CAN4_N3_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF0390D44u)

/** \brief D48, Node 3 Timer Receive Timeout Register */
#define CAN4_N3_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF0390D48u)

/** \brief D4C, Node 3 Port Control Register */
#define CAN4_N3_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF0390D4Cu)

/** \brief D50, Node 3 CRE Configuration Register */
#define CAN4_N3_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF0390D50u)

/** \brief D54, Node 3 CRE Configuration Start Address */
#define CAN4_N3_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF0390D54u)

/** \brief D58, Node 3 Receive Host Buffer 0  Configuration */
#define CAN4_N3_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0390D58u)

/** \brief D5C, Node 3 Receive Host Buffer 0  Status */
#define CAN4_N3_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0390D5Cu)

/** \brief D60, Node 3 Receive Host Buffer 1  Configuration */
#define CAN4_N3_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF0390D60u)

/** \brief D64, Node 3 Receive Host Buffer 1  Status */
#define CAN4_N3_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF0390D64u)

/** \brief D68, Node 3 Transmit Host Buffer Configuration */
#define CAN4_N3_CRE_HBUF_TX_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF0390D68u)

/** \brief D6C, Node 3 Transmit Host Buffer Status */
#define CAN4_N3_CRE_HBUF_TX_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF0390D6Cu)

/** \brief D70, Node 3 CRE Interrupt Register */
#define CAN4_N3_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF0390D70u)

/** \brief D74, Node 3 Frame Rate Measure Table Configuration */
#define CAN4_N3_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF0390D74u)

/** \brief D78, Rx Throughput Measure configuration */
#define CAN4_N3_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF0390D78u)

/** \brief E00, Node 3 Core Release Register */
#define CAN4_N3_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF0390E00u)

/** \brief E04, Node 3 Endian Register */
#define CAN4_N3_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF0390E04u)

/** \brief E0C, Node 3 Data Bit Timing & Prescaler Register */
#define CAN4_N3_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF0390E0Cu)

/** \brief E10, Node 3 Test Register */
#define CAN4_N3_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF0390E10u)

/** \brief E14, Node 3 RAM Watchdog */
#define CAN4_N3_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF0390E14u)

/** \brief E18, Node 3 CC Control Register */
#define CAN4_N3_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF0390E18u)

/** \brief E1C, Node 3 Nominal Bit Timing & Prescaler Register */
#define CAN4_N3_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF0390E1Cu)

/** \brief E20, Node 3 Timestamp Counter Configuration */
#define CAN4_N3_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF0390E20u)

/** \brief E24, Node 3 Timestamp Counter Value */
#define CAN4_N3_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF0390E24u)

/** \brief E28, Node 3 Timeout Counter Configuration */
#define CAN4_N3_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF0390E28u)

/** \brief E2C, Node 3 Timeout Counter Value */
#define CAN4_N3_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF0390E2Cu)

/** \brief E40, Node 3 Error Counter Register */
#define CAN4_N3_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF0390E40u)

/** \brief E44, Node 3 Protocol Status Register */
#define CAN4_N3_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF0390E44u)

/** \brief E48, Node 3 Transmitter Delay Compensation Register */
#define CAN4_N3_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF0390E48u)

/** \brief E50, Node 3 Interrupt Register */
#define CAN4_N3_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF0390E50u)

/** \brief E54, Node 3 Interrupt Enable */
#define CAN4_N3_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF0390E54u)

/** \brief E80, Node 3 Global Filter Configuration */
#define CAN4_N3_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF0390E80u)

/** \brief E84, Node 3 Standard ID Filter Configuration */
#define CAN4_N3_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF0390E84u)

/** \brief E88, Node 3 Extended ID Filter Configuration */
#define CAN4_N3_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF0390E88u)

/** \brief E90, Node 3 Extended ID AND Mask */
#define CAN4_N3_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF0390E90u)

/** \brief E94, Node 3 High Priority Message Status */
#define CAN4_N3_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF0390E94u)

/** \brief E98, Node 3 New Data 1 */
#define CAN4_N3_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF0390E98u)

/** \brief E9C, Node 3 New Data 2 */
#define CAN4_N3_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF0390E9Cu)

/** \brief EA0, Node 3 Rx FIFO 0 Configuration */
#define CAN4_N3_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF0390EA0u)
/** Alias (User Manual Name) for CAN4_N3_RX_F0C */
#define CAN4_N3_RXF0C (CAN4_N3_RX_F0C)

/** \brief EA4, Node 3 Rx FIFO 0 Status */
#define CAN4_N3_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF0390EA4u)
/** Alias (User Manual Name) for CAN4_N3_RX_F0S */
#define CAN4_N3_RXF0S (CAN4_N3_RX_F0S)

/** \brief EA8, Node 3 Rx FIFO 0 Acknowledge */
#define CAN4_N3_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF0390EA8u)
/** Alias (User Manual Name) for CAN4_N3_RX_F0A */
#define CAN4_N3_RXF0A (CAN4_N3_RX_F0A)

/** \brief EAC, Node 3 Rx Buffer Configuration */
#define CAN4_N3_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF0390EACu)
/** Alias (User Manual Name) for CAN4_N3_RX_BC */
#define CAN4_N3_RXBC (CAN4_N3_RX_BC)

/** \brief EB0, Node 3 Rx FIFO 1 Configuration */
#define CAN4_N3_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF0390EB0u)
/** Alias (User Manual Name) for CAN4_N3_RX_F1C */
#define CAN4_N3_RXF1C (CAN4_N3_RX_F1C)

/** \brief EB4, Node 3 Rx FIFO 1 Status */
#define CAN4_N3_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF0390EB4u)
/** Alias (User Manual Name) for CAN4_N3_RX_F1S */
#define CAN4_N3_RXF1S (CAN4_N3_RX_F1S)

/** \brief EB8, Node 3 Rx FIFO 1 Acknowledge */
#define CAN4_N3_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF0390EB8u)
/** Alias (User Manual Name) for CAN4_N3_RX_F1A */
#define CAN4_N3_RXF1A (CAN4_N3_RX_F1A)

/** \brief EBC, Node 3 Rx Buffer/FIFO Element Size Configuration */
#define CAN4_N3_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF0390EBCu)
/** Alias (User Manual Name) for CAN4_N3_RX_ESC */
#define CAN4_N3_RXESC (CAN4_N3_RX_ESC)

/** \brief EC0, Node 3 Tx Buffer Configuration */
#define CAN4_N3_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF0390EC0u)
/** Alias (User Manual Name) for CAN4_N3_TX_BC */
#define CAN4_N3_TXBC (CAN4_N3_TX_BC)

/** \brief EC4, Node 3 Tx FIFO/Queue Status */
#define CAN4_N3_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF0390EC4u)
/** Alias (User Manual Name) for CAN4_N3_TX_FQS */
#define CAN4_N3_TXFQS (CAN4_N3_TX_FQS)

/** \brief EC8, Node 3 Tx Buffer Element Size Configuration */
#define CAN4_N3_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF0390EC8u)
/** Alias (User Manual Name) for CAN4_N3_TX_ESC */
#define CAN4_N3_TXESC (CAN4_N3_TX_ESC)

/** \brief ECC, Node 3 Tx Buffer Request Pending */
#define CAN4_N3_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF0390ECCu)
/** Alias (User Manual Name) for CAN4_N3_TX_BRP */
#define CAN4_N3_TXBRP (CAN4_N3_TX_BRP)

/** \brief ED0, Node 3 Tx Buffer Add Request */
#define CAN4_N3_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF0390ED0u)
/** Alias (User Manual Name) for CAN4_N3_TX_BAR */
#define CAN4_N3_TXBAR (CAN4_N3_TX_BAR)

/** \brief ED4, Node 3 Tx Buffer Cancellation Request */
#define CAN4_N3_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF0390ED4u)
/** Alias (User Manual Name) for CAN4_N3_TX_BCR */
#define CAN4_N3_TXBCR (CAN4_N3_TX_BCR)

/** \brief ED8, Node 3 Tx Buffer Transmission Occurred */
#define CAN4_N3_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF0390ED8u)
/** Alias (User Manual Name) for CAN4_N3_TX_BTO */
#define CAN4_N3_TXBTO (CAN4_N3_TX_BTO)

/** \brief EDC, Node 3 Tx Buffer Cancellation Finished */
#define CAN4_N3_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF0390EDCu)
/** Alias (User Manual Name) for CAN4_N3_TX_BCF */
#define CAN4_N3_TXBCF (CAN4_N3_TX_BCF)

/** \brief EE0, Node 3 Tx Buffer Transmission Interrupt Enable */
#define CAN4_N3_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF0390EE0u)
/** Alias (User Manual Name) for CAN4_N3_TX_BTIE */
#define CAN4_N3_TXBTIE (CAN4_N3_TX_BTIE)

/** \brief EE4, Node 3 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN4_N3_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF0390EE4u)
/** Alias (User Manual Name) for CAN4_N3_TX_BCIE */
#define CAN4_N3_TXBCIE (CAN4_N3_TX_BCIE)

/** \brief EF0, Node 3 Tx Event FIFO Configuration */
#define CAN4_N3_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF0390EF0u)
/** Alias (User Manual Name) for CAN4_N3_TX_EFC */
#define CAN4_N3_TXEFC (CAN4_N3_TX_EFC)

/** \brief EF4, Node 3 Tx Event FIFO Status */
#define CAN4_N3_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF0390EF4u)
/** Alias (User Manual Name) for CAN4_N3_TX_EFS */
#define CAN4_N3_TXEFS (CAN4_N3_TX_EFS)

/** \brief EF8, Node 3 Tx Event FIFO Acknowledge */
#define CAN4_N3_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF0390EF8u)
/** Alias (User Manual Name) for CAN4_N3_TX_EFA */
#define CAN4_N3_TXEFA (CAN4_N3_TX_EFA)

/** \brief F60, Node 3 TSU Core Release Register  */
#define CAN4_N3_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF0390F60u)

/** \brief F64, Node 3 Timestamp Configuration */
#define CAN4_N3_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF0390F64u)

/** \brief F68, Node 3 Timestamp Status 1 */
#define CAN4_N3_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF0390F68u)

/** \brief F6C, Node 3 Timestamp Status 2 */
#define CAN4_N3_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF0390F6Cu)

/** \brief F70, Node 3 Timestamp 0 */
#define CAN4_N3_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390F70u)

/** \brief F74, Node 3 Timestamp 1 */
#define CAN4_N3_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390F74u)

/** \brief F78, Node 3 Timestamp 2 */
#define CAN4_N3_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390F78u)

/** \brief F7C, Node 3 Timestamp 3 */
#define CAN4_N3_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390F7Cu)

/** \brief F80, Node 3 Timestamp 4 */
#define CAN4_N3_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390F80u)

/** \brief F84, Node 3 Timestamp 5 */
#define CAN4_N3_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390F84u)

/** \brief F88, Node 3 Timestamp 6 */
#define CAN4_N3_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390F88u)

/** \brief F8C, Node 3 Timestamp 7 */
#define CAN4_N3_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390F8Cu)

/** \brief F90, Node 3 Timestamp 8 */
#define CAN4_N3_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390F90u)

/** \brief F94, Node 3 Timestamp 9 */
#define CAN4_N3_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390F94u)

/** \brief F98, Node 3 Timestamp 10 */
#define CAN4_N3_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390F98u)

/** \brief F9C, Node 3 Timestamp 11 */
#define CAN4_N3_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390F9Cu)

/** \brief FA0, Node 3 Timestamp 12 */
#define CAN4_N3_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390FA0u)

/** \brief FA4, Node 3 Timestamp 13 */
#define CAN4_N3_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390FA4u)

/** \brief FA8, Node 3 Timestamp 14 */
#define CAN4_N3_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390FA8u)

/** \brief FAC, Node 3 Timestamp 15 */
#define CAN4_N3_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF0390FACu)

/** \brief FB0, Node 3 Actual Timebase */
#define CAN4_N3_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF0390FB0u)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXCAN_REG_H */
