begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===-- RegisterContext_mips.h --------------------------------*- C++ -*-===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|liblldb_RegisterContext_mips64_H_
end_ifndef

begin_define
define|#
directive|define
name|liblldb_RegisterContext_mips64_H_
end_define

begin_comment
comment|// eh_frame and DWARF Register numbers (eRegisterKindEHFrame& eRegisterKindDWARF)
end_comment

begin_enum
enum|enum
block|{
comment|// GP Registers
name|dwarf_zero_mips
init|=
literal|0
block|,
name|dwarf_r1_mips
block|,
name|dwarf_r2_mips
block|,
name|dwarf_r3_mips
block|,
name|dwarf_r4_mips
block|,
name|dwarf_r5_mips
block|,
name|dwarf_r6_mips
block|,
name|dwarf_r7_mips
block|,
name|dwarf_r8_mips
block|,
name|dwarf_r9_mips
block|,
name|dwarf_r10_mips
block|,
name|dwarf_r11_mips
block|,
name|dwarf_r12_mips
block|,
name|dwarf_r13_mips
block|,
name|dwarf_r14_mips
block|,
name|dwarf_r15_mips
block|,
name|dwarf_r16_mips
block|,
name|dwarf_r17_mips
block|,
name|dwarf_r18_mips
block|,
name|dwarf_r19_mips
block|,
name|dwarf_r20_mips
block|,
name|dwarf_r21_mips
block|,
name|dwarf_r22_mips
block|,
name|dwarf_r23_mips
block|,
name|dwarf_r24_mips
block|,
name|dwarf_r25_mips
block|,
name|dwarf_r26_mips
block|,
name|dwarf_r27_mips
block|,
name|dwarf_gp_mips
block|,
name|dwarf_sp_mips
block|,
name|dwarf_r30_mips
block|,
name|dwarf_ra_mips
block|,
name|dwarf_sr_mips
block|,
name|dwarf_lo_mips
block|,
name|dwarf_hi_mips
block|,
name|dwarf_bad_mips
block|,
name|dwarf_cause_mips
block|,
name|dwarf_pc_mips
block|,
name|dwarf_f0_mips
block|,
name|dwarf_f1_mips
block|,
name|dwarf_f2_mips
block|,
name|dwarf_f3_mips
block|,
name|dwarf_f4_mips
block|,
name|dwarf_f5_mips
block|,
name|dwarf_f6_mips
block|,
name|dwarf_f7_mips
block|,
name|dwarf_f8_mips
block|,
name|dwarf_f9_mips
block|,
name|dwarf_f10_mips
block|,
name|dwarf_f11_mips
block|,
name|dwarf_f12_mips
block|,
name|dwarf_f13_mips
block|,
name|dwarf_f14_mips
block|,
name|dwarf_f15_mips
block|,
name|dwarf_f16_mips
block|,
name|dwarf_f17_mips
block|,
name|dwarf_f18_mips
block|,
name|dwarf_f19_mips
block|,
name|dwarf_f20_mips
block|,
name|dwarf_f21_mips
block|,
name|dwarf_f22_mips
block|,
name|dwarf_f23_mips
block|,
name|dwarf_f24_mips
block|,
name|dwarf_f25_mips
block|,
name|dwarf_f26_mips
block|,
name|dwarf_f27_mips
block|,
name|dwarf_f28_mips
block|,
name|dwarf_f29_mips
block|,
name|dwarf_f30_mips
block|,
name|dwarf_f31_mips
block|,
name|dwarf_fcsr_mips
block|,
name|dwarf_fir_mips
block|,
name|dwarf_w0_mips
block|,
name|dwarf_w1_mips
block|,
name|dwarf_w2_mips
block|,
name|dwarf_w3_mips
block|,
name|dwarf_w4_mips
block|,
name|dwarf_w5_mips
block|,
name|dwarf_w6_mips
block|,
name|dwarf_w7_mips
block|,
name|dwarf_w8_mips
block|,
name|dwarf_w9_mips
block|,
name|dwarf_w10_mips
block|,
name|dwarf_w11_mips
block|,
name|dwarf_w12_mips
block|,
name|dwarf_w13_mips
block|,
name|dwarf_w14_mips
block|,
name|dwarf_w15_mips
block|,
name|dwarf_w16_mips
block|,
name|dwarf_w17_mips
block|,
name|dwarf_w18_mips
block|,
name|dwarf_w19_mips
block|,
name|dwarf_w20_mips
block|,
name|dwarf_w21_mips
block|,
name|dwarf_w22_mips
block|,
name|dwarf_w23_mips
block|,
name|dwarf_w24_mips
block|,
name|dwarf_w25_mips
block|,
name|dwarf_w26_mips
block|,
name|dwarf_w27_mips
block|,
name|dwarf_w28_mips
block|,
name|dwarf_w29_mips
block|,
name|dwarf_w30_mips
block|,
name|dwarf_w31_mips
block|,
name|dwarf_mcsr_mips
block|,
name|dwarf_mir_mips
block|,
name|dwarf_config5_mips
block|,
name|dwarf_ic_mips
block|,
name|dwarf_dummy_mips
block|}
enum|;
end_enum

begin_enum
enum|enum
block|{
name|dwarf_zero_mips64
init|=
literal|0
block|,
name|dwarf_r1_mips64
block|,
name|dwarf_r2_mips64
block|,
name|dwarf_r3_mips64
block|,
name|dwarf_r4_mips64
block|,
name|dwarf_r5_mips64
block|,
name|dwarf_r6_mips64
block|,
name|dwarf_r7_mips64
block|,
name|dwarf_r8_mips64
block|,
name|dwarf_r9_mips64
block|,
name|dwarf_r10_mips64
block|,
name|dwarf_r11_mips64
block|,
name|dwarf_r12_mips64
block|,
name|dwarf_r13_mips64
block|,
name|dwarf_r14_mips64
block|,
name|dwarf_r15_mips64
block|,
name|dwarf_r16_mips64
block|,
name|dwarf_r17_mips64
block|,
name|dwarf_r18_mips64
block|,
name|dwarf_r19_mips64
block|,
name|dwarf_r20_mips64
block|,
name|dwarf_r21_mips64
block|,
name|dwarf_r22_mips64
block|,
name|dwarf_r23_mips64
block|,
name|dwarf_r24_mips64
block|,
name|dwarf_r25_mips64
block|,
name|dwarf_r26_mips64
block|,
name|dwarf_r27_mips64
block|,
name|dwarf_gp_mips64
block|,
name|dwarf_sp_mips64
block|,
name|dwarf_r30_mips64
block|,
name|dwarf_ra_mips64
block|,
name|dwarf_sr_mips64
block|,
name|dwarf_lo_mips64
block|,
name|dwarf_hi_mips64
block|,
name|dwarf_bad_mips64
block|,
name|dwarf_cause_mips64
block|,
name|dwarf_pc_mips64
block|,
name|dwarf_f0_mips64
block|,
name|dwarf_f1_mips64
block|,
name|dwarf_f2_mips64
block|,
name|dwarf_f3_mips64
block|,
name|dwarf_f4_mips64
block|,
name|dwarf_f5_mips64
block|,
name|dwarf_f6_mips64
block|,
name|dwarf_f7_mips64
block|,
name|dwarf_f8_mips64
block|,
name|dwarf_f9_mips64
block|,
name|dwarf_f10_mips64
block|,
name|dwarf_f11_mips64
block|,
name|dwarf_f12_mips64
block|,
name|dwarf_f13_mips64
block|,
name|dwarf_f14_mips64
block|,
name|dwarf_f15_mips64
block|,
name|dwarf_f16_mips64
block|,
name|dwarf_f17_mips64
block|,
name|dwarf_f18_mips64
block|,
name|dwarf_f19_mips64
block|,
name|dwarf_f20_mips64
block|,
name|dwarf_f21_mips64
block|,
name|dwarf_f22_mips64
block|,
name|dwarf_f23_mips64
block|,
name|dwarf_f24_mips64
block|,
name|dwarf_f25_mips64
block|,
name|dwarf_f26_mips64
block|,
name|dwarf_f27_mips64
block|,
name|dwarf_f28_mips64
block|,
name|dwarf_f29_mips64
block|,
name|dwarf_f30_mips64
block|,
name|dwarf_f31_mips64
block|,
name|dwarf_fcsr_mips64
block|,
name|dwarf_fir_mips64
block|,
name|dwarf_ic_mips64
block|,
name|dwarf_dummy_mips64
block|,
name|dwarf_w0_mips64
block|,
name|dwarf_w1_mips64
block|,
name|dwarf_w2_mips64
block|,
name|dwarf_w3_mips64
block|,
name|dwarf_w4_mips64
block|,
name|dwarf_w5_mips64
block|,
name|dwarf_w6_mips64
block|,
name|dwarf_w7_mips64
block|,
name|dwarf_w8_mips64
block|,
name|dwarf_w9_mips64
block|,
name|dwarf_w10_mips64
block|,
name|dwarf_w11_mips64
block|,
name|dwarf_w12_mips64
block|,
name|dwarf_w13_mips64
block|,
name|dwarf_w14_mips64
block|,
name|dwarf_w15_mips64
block|,
name|dwarf_w16_mips64
block|,
name|dwarf_w17_mips64
block|,
name|dwarf_w18_mips64
block|,
name|dwarf_w19_mips64
block|,
name|dwarf_w20_mips64
block|,
name|dwarf_w21_mips64
block|,
name|dwarf_w22_mips64
block|,
name|dwarf_w23_mips64
block|,
name|dwarf_w24_mips64
block|,
name|dwarf_w25_mips64
block|,
name|dwarf_w26_mips64
block|,
name|dwarf_w27_mips64
block|,
name|dwarf_w28_mips64
block|,
name|dwarf_w29_mips64
block|,
name|dwarf_w30_mips64
block|,
name|dwarf_w31_mips64
block|,
name|dwarf_mcsr_mips64
block|,
name|dwarf_mir_mips64
block|,
name|dwarf_config5_mips64
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|IOVEC_mips
block|{
name|void
modifier|*
name|iov_base
decl_stmt|;
name|size_t
name|iov_len
decl_stmt|;
block|}
struct|;
end_struct

begin_comment
comment|// GP registers
end_comment

begin_struct
struct|struct
name|GPR_linux_mips
block|{
name|uint64_t
name|zero
decl_stmt|;
name|uint64_t
name|r1
decl_stmt|;
name|uint64_t
name|r2
decl_stmt|;
name|uint64_t
name|r3
decl_stmt|;
name|uint64_t
name|r4
decl_stmt|;
name|uint64_t
name|r5
decl_stmt|;
name|uint64_t
name|r6
decl_stmt|;
name|uint64_t
name|r7
decl_stmt|;
name|uint64_t
name|r8
decl_stmt|;
name|uint64_t
name|r9
decl_stmt|;
name|uint64_t
name|r10
decl_stmt|;
name|uint64_t
name|r11
decl_stmt|;
name|uint64_t
name|r12
decl_stmt|;
name|uint64_t
name|r13
decl_stmt|;
name|uint64_t
name|r14
decl_stmt|;
name|uint64_t
name|r15
decl_stmt|;
name|uint64_t
name|r16
decl_stmt|;
name|uint64_t
name|r17
decl_stmt|;
name|uint64_t
name|r18
decl_stmt|;
name|uint64_t
name|r19
decl_stmt|;
name|uint64_t
name|r20
decl_stmt|;
name|uint64_t
name|r21
decl_stmt|;
name|uint64_t
name|r22
decl_stmt|;
name|uint64_t
name|r23
decl_stmt|;
name|uint64_t
name|r24
decl_stmt|;
name|uint64_t
name|r25
decl_stmt|;
name|uint64_t
name|r26
decl_stmt|;
name|uint64_t
name|r27
decl_stmt|;
name|uint64_t
name|gp
decl_stmt|;
name|uint64_t
name|sp
decl_stmt|;
name|uint64_t
name|r30
decl_stmt|;
name|uint64_t
name|ra
decl_stmt|;
name|uint64_t
name|mullo
decl_stmt|;
name|uint64_t
name|mulhi
decl_stmt|;
name|uint64_t
name|pc
decl_stmt|;
name|uint64_t
name|badvaddr
decl_stmt|;
name|uint64_t
name|sr
decl_stmt|;
name|uint64_t
name|cause
decl_stmt|;
name|uint64_t
name|config5
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|FPR_linux_mips
block|{
name|uint64_t
name|f0
decl_stmt|;
name|uint64_t
name|f1
decl_stmt|;
name|uint64_t
name|f2
decl_stmt|;
name|uint64_t
name|f3
decl_stmt|;
name|uint64_t
name|f4
decl_stmt|;
name|uint64_t
name|f5
decl_stmt|;
name|uint64_t
name|f6
decl_stmt|;
name|uint64_t
name|f7
decl_stmt|;
name|uint64_t
name|f8
decl_stmt|;
name|uint64_t
name|f9
decl_stmt|;
name|uint64_t
name|f10
decl_stmt|;
name|uint64_t
name|f11
decl_stmt|;
name|uint64_t
name|f12
decl_stmt|;
name|uint64_t
name|f13
decl_stmt|;
name|uint64_t
name|f14
decl_stmt|;
name|uint64_t
name|f15
decl_stmt|;
name|uint64_t
name|f16
decl_stmt|;
name|uint64_t
name|f17
decl_stmt|;
name|uint64_t
name|f18
decl_stmt|;
name|uint64_t
name|f19
decl_stmt|;
name|uint64_t
name|f20
decl_stmt|;
name|uint64_t
name|f21
decl_stmt|;
name|uint64_t
name|f22
decl_stmt|;
name|uint64_t
name|f23
decl_stmt|;
name|uint64_t
name|f24
decl_stmt|;
name|uint64_t
name|f25
decl_stmt|;
name|uint64_t
name|f26
decl_stmt|;
name|uint64_t
name|f27
decl_stmt|;
name|uint64_t
name|f28
decl_stmt|;
name|uint64_t
name|f29
decl_stmt|;
name|uint64_t
name|f30
decl_stmt|;
name|uint64_t
name|f31
decl_stmt|;
name|uint32_t
name|fcsr
decl_stmt|;
name|uint32_t
name|fir
decl_stmt|;
name|uint32_t
name|config5
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|MSAReg
block|{
name|uint8_t
name|byte
index|[
literal|16
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|MSA_linux_mips
block|{
name|MSAReg
name|w0
decl_stmt|;
name|MSAReg
name|w1
decl_stmt|;
name|MSAReg
name|w2
decl_stmt|;
name|MSAReg
name|w3
decl_stmt|;
name|MSAReg
name|w4
decl_stmt|;
name|MSAReg
name|w5
decl_stmt|;
name|MSAReg
name|w6
decl_stmt|;
name|MSAReg
name|w7
decl_stmt|;
name|MSAReg
name|w8
decl_stmt|;
name|MSAReg
name|w9
decl_stmt|;
name|MSAReg
name|w10
decl_stmt|;
name|MSAReg
name|w11
decl_stmt|;
name|MSAReg
name|w12
decl_stmt|;
name|MSAReg
name|w13
decl_stmt|;
name|MSAReg
name|w14
decl_stmt|;
name|MSAReg
name|w15
decl_stmt|;
name|MSAReg
name|w16
decl_stmt|;
name|MSAReg
name|w17
decl_stmt|;
name|MSAReg
name|w18
decl_stmt|;
name|MSAReg
name|w19
decl_stmt|;
name|MSAReg
name|w20
decl_stmt|;
name|MSAReg
name|w21
decl_stmt|;
name|MSAReg
name|w22
decl_stmt|;
name|MSAReg
name|w23
decl_stmt|;
name|MSAReg
name|w24
decl_stmt|;
name|MSAReg
name|w25
decl_stmt|;
name|MSAReg
name|w26
decl_stmt|;
name|MSAReg
name|w27
decl_stmt|;
name|MSAReg
name|w28
decl_stmt|;
name|MSAReg
name|w29
decl_stmt|;
name|MSAReg
name|w30
decl_stmt|;
name|MSAReg
name|w31
decl_stmt|;
name|uint32_t
name|fcsr
decl_stmt|;
comment|/* FPU control status register */
name|uint32_t
name|fir
decl_stmt|;
comment|/* FPU implementaion revision */
name|uint32_t
name|mcsr
decl_stmt|;
comment|/* MSA control status register */
name|uint32_t
name|mir
decl_stmt|;
comment|/* MSA implementation revision */
name|uint32_t
name|config5
decl_stmt|;
comment|/* Config5 register */
block|}
struct|;
end_struct

begin_struct
struct|struct
name|UserArea
block|{
name|GPR_linux_mips
name|gpr
decl_stmt|;
comment|// General purpose registers.
name|FPR_linux_mips
name|fpr
decl_stmt|;
comment|// Floating point registers.
name|MSA_linux_mips
name|msa
decl_stmt|;
comment|// MSA registers.
block|}
struct|;
end_struct

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|// liblldb_RegisterContext_mips64_H_
end_comment

end_unit

