
---------- Begin Simulation Statistics ----------
final_tick                                 5382351000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74264                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675120                       # Number of bytes of host memory used
host_op_rate                                   139967                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   134.65                       # Real time elapsed on the host
host_tick_rate                               39971673                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      18847133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005382                       # Number of seconds simulated
sim_ticks                                  5382351000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12128650                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5848821                       # number of cc regfile writes
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      18847133                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.076470                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.076470                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    530891                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   291656                       # number of floating regfile writes
system.cpu.idleCycles                           87038                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                59500                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2186894                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.854809                       # Inst execution rate
system.cpu.iew.exec_refs                      4072447                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1665744                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  880024                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2444507                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 79                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1806                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1701884                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20534189                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2406703                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            105872                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19966471                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6905                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                705410                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  50312                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                719146                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            212                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        43175                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          16325                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22619685                       # num instructions consuming a value
system.cpu.iew.wb_count                      19900113                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609364                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13783623                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.848645                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19927673                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30951993                       # number of integer regfile reads
system.cpu.int_regfile_writes                15932409                       # number of integer regfile writes
system.cpu.ipc                               0.928962                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.928962                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            198877      0.99%      0.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15352581     76.49%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                86122      0.43%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                117634      0.59%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               42889      0.21%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  464      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                22654      0.11%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                33595      0.17%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              121884      0.61%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                330      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2329052     11.60%     91.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1523549      7.59%     98.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           92986      0.46%     99.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         149669      0.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20072344                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  503401                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              995102                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       471258                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             617037                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      292968                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014596                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  241622     82.47%     82.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     82.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     20      0.01%     82.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.00%     82.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    905      0.31%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   149      0.05%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  23052      7.87%     90.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16151      5.51%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               510      0.17%     96.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            10557      3.60%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19663034                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50133319                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     19428855                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21604393                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20534002                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20072344                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 187                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1687044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             13101                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            121                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2104242                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10677665                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.879844                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.371993                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5389849     50.48%     50.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              774561      7.25%     57.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              908222      8.51%     66.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              938656      8.79%     75.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              769463      7.21%     82.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              614122      5.75%     87.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              686035      6.42%     94.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              373357      3.50%     97.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              223400      2.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10677665                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.864644                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             72541                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18904                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2444507                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1701884                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8423322                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         10764703                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    54                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        30291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69304                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          583                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122976                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            585                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2396383                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1944069                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             60625                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               998670                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  924646                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             92.587742                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  122770                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           59457                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              49997                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9460                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          469                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1678044                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             49365                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     10435764                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.806014                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.656813                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         5758236     55.18%     55.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1091143     10.46%     65.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          553277      5.30%     70.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          935857      8.97%     79.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          242582      2.32%     82.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          368605      3.53%     85.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          334566      3.21%     88.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          190868      1.83%     90.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          960630      9.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     10435764                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000001                       # Number of instructions committed
system.cpu.commit.opsCommitted               18847133                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3855806                       # Number of memory references committed
system.cpu.commit.loads                       2239682                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    2096089                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     432909                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18491276                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                105987                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       186599      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14415807     76.49%     77.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        83587      0.44%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       113626      0.60%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42444      0.23%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        11366      0.06%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        23970      0.13%     78.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       113367      0.60%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2173523     11.53%     91.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1467717      7.79%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        66159      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       148407      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18847133                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        960630                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3480223                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3480223                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3480223                       # number of overall hits
system.cpu.dcache.overall_hits::total         3480223                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        69946                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          69946                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        69946                       # number of overall misses
system.cpu.dcache.overall_misses::total         69946                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4433610997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4433610997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4433610997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4433610997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3550169                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3550169                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3550169                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3550169                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019702                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019702                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019702                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019702                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63386.197881                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63386.197881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63386.197881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63386.197881                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16781                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               371                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.231806                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        40547                       # number of writebacks
system.cpu.dcache.writebacks::total             40547                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        25207                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25207                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        25207                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25207                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        44739                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44739                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44739                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44739                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3145602997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3145602997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3145602997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3145602997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012602                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012602                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012602                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012602                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70310.087329                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70310.087329                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70310.087329                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70310.087329                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44225                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1899150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1899150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34893                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34893                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1917299000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1917299000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1934043                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1934043                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54947.955177                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54947.955177                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22639                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22639                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    710285000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    710285000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57963.522115                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57963.522115                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1581073                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1581073                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        35053                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35053                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2516311997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2516311997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021690                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021690                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71785.924086                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71785.924086                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2568                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2568                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32485                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32485                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2435317997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2435317997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74967.461813                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74967.461813                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5382351000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.309360                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3524962                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44737                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.792990                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.309360                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994745                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994745                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7145075                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7145075                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5382351000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2008333                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               5308318                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3014761                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                295941                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  50312                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               917871                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 11514                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               21104402                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 61850                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2408370                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1665750                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           662                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         18316                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5382351000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5382351000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5382351000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2233153                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11528688                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2396383                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1097413                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       8380227                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  123620                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  289                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2177                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                   1771291                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 19214                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10677665                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.039111                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.179061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  7043887     65.97%     65.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   163005      1.53%     67.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   391145      3.66%     71.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   307735      2.88%     74.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   212506      1.99%     76.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   232850      2.18%     78.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   262781      2.46%     80.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   196569      1.84%     82.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1867187     17.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10677665                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.222615                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.070971                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1753538                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1753538                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1753538                       # number of overall hits
system.cpu.icache.overall_hits::total         1753538                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17753                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17753                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17753                       # number of overall misses
system.cpu.icache.overall_misses::total         17753                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    330667000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    330667000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    330667000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    330667000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1771291                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1771291                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1771291                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1771291                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010023                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18625.978708                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18625.978708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18625.978708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18625.978708                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          253                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    84.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        16751                       # number of writebacks
system.cpu.icache.writebacks::total             16751                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          492                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          492                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          492                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          492                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        17261                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17261                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17261                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17261                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    286675500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    286675500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    286675500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    286675500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009745                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009745                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009745                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009745                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16608.278779                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16608.278779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16608.278779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16608.278779                       # average overall mshr miss latency
system.cpu.icache.replacements                  16751                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1753538                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1753538                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17753                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17753                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    330667000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    330667000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1771291                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1771291                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18625.978708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18625.978708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          492                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          492                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17261                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17261                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    286675500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    286675500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16608.278779                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16608.278779                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5382351000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.094960                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1770799                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17261                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            102.589595                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.094960                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984560                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984560                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          504                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3559843                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3559843                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5382351000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1771622                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           469                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5382351000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5382351000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5382351000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      468611                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  204823                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 5401                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 212                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  85759                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5258                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    279                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5382351000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  50312                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2165180                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1715659                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2620                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3146817                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3597077                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20916194                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  9332                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 128692                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    481                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3418668                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               2                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            23270036                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    54932610                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 32572379                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    616614                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20863668                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  2406330                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      47                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  27                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1706364                       # count of insts added to the skid buffer
system.cpu.rob.reads                         29990262                       # The number of ROB reads
system.cpu.rob.writes                        41293867                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18847133                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                15903                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7077                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22980                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               15903                       # number of overall hits
system.l2.overall_hits::.cpu.data                7077                       # number of overall hits
system.l2.overall_hits::total                   22980                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1354                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              37660                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39014                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1354                       # number of overall misses
system.l2.overall_misses::.cpu.data             37660                       # number of overall misses
system.l2.overall_misses::total                 39014                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     93507000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3002278500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3095785500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     93507000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3002278500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3095785500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            17257                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44737                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61994                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           17257                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44737                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61994                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.078461                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.841809                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.629319                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.078461                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.841809                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.629319                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69059.822747                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79720.618694                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79350.630543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69059.822747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79720.618694                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79350.630543                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27398                       # number of writebacks
system.l2.writebacks::total                     27398                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         37660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39014                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        37660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39014                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     79671250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2618728750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2698400000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     79671250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2618728750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2698400000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.078461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.841809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.629319                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.078461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.841809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.629319                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 58841.395864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69536.079395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69164.915159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 58841.395864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69536.079395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69164.915159                       # average overall mshr miss latency
system.l2.replacements                          30869                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        40547                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40547                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        40547                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40547                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        16750                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16750                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        16750                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16750                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3712                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3712                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           28780                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28780                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2346844000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2346844000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32492                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32492                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.885756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.885756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81544.266852                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81544.266852                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        28780                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28780                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2053939750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2053939750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.885756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.885756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71366.912787                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71366.912787                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          15903                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15903                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     93507000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     93507000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        17257                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17257                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.078461                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.078461                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69059.822747                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69059.822747                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     79671250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     79671250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.078461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.078461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 58841.395864                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 58841.395864                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8880                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8880                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    655434500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    655434500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.725194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.725194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73810.191441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73810.191441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8880                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8880                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    564789000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    564789000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.725194                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.725194                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63602.364865                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63602.364865                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5382351000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7663.517761                       # Cycle average of tags in use
system.l2.tags.total_refs                      122952                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39061                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.147692                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.270877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       252.101033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7402.145852                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.030774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.903582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.935488                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          617                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5896                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1612                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1022709                       # Number of tag accesses
system.l2.tags.data_accesses                  1022709                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5382351000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     27398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     37660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000792484250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1676                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1676                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              104437                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25720                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27398                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39014                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27398                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.41                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27398                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.276253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.430553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.245830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1671     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1676                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.335322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.318467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.763945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1400     83.53%     83.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.12%     83.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              265     15.81%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.42%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1676                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2496896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1753472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    463.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    325.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5382090500                       # Total gap between requests
system.mem_ctrls.avgGap                      81040.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        86656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2410240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1752192                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 16100027.664490852505                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 447804314.508659899235                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 325543986.261765539646                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1354                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        37660                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        27398                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     34989250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1375946000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 120954327750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25841.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36536.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4414713.77                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        86656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2410240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2496896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        86656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1753472                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1753472                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1354                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        37660                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39014                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        27398                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         27398                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     16100028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    447804315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        463904342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     16100028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     16100028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    325781801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       325781801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    325781801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     16100028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    447804315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       789686143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39014                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               27378                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2337                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1589                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1731                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1770                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1703                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               679422750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             195070000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1410935250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17414.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36164.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19130                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14620                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            49.03                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.40                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32633                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.188705                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.486445                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   144.357959                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21351     65.43%     65.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7137     21.87%     87.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1760      5.39%     92.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          985      3.02%     95.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          699      2.14%     97.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          291      0.89%     98.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          164      0.50%     99.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           72      0.22%     99.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          174      0.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32633                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2496896                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1752192                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              463.904342                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              325.543986                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.17                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5382351000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       117160260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        62253180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      139794060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      71472240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 424716240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2374284270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     67425600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3257105850                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   605.145567                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    155545250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    179660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5047145750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       115903620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        61589055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      138765900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71440920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 424716240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2367788550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     72895680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3253099965                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   604.401304                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    169757250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    179660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5032933750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5382351000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10234                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27398                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2892                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28780                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28780                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10234                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       108318                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       108318                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 108318                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4250368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4250368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4250368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39014                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39014    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39014                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5382351000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            44724000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48767500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             29506                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67945                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16751                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7149                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32492                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32492                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17261                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12245                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51269                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       133703                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                184972                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2176512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5458176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7634688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30873                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1753728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92869                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006568                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081046                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92261     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    606      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92869                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5382351000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          118786000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          25892498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          67106500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
