(pcb C:\Users\dmouse\ownCloud\Projects\KiCAD\stackable_z80_computer\boards\ppi_slot_select_expanded\ppi_slot_select_expanded.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "7.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  118935 -25420.4  119213 -25481  119481 -25580.7  119731 -25717.5
            119960 -25888.5  120161 -26090.3  120333 -26318.7  120469 -26569.2
            120569 -26836.5  120630 -27115.4  120650 -27400  120650 -118650
            120630 -118935  120569 -119213  120469 -119481  120333 -119731
            120161 -119960  119960 -120161  119731 -120333  119481 -120469
            119213 -120569  118935 -120630  118650 -120650  27400 -120650
            27115.4 -120630  26836.5 -120569  26569.2 -120469  26318.7 -120333
            26090.3 -120161  25888.5 -119960  25717.5 -119731  25580.7 -119481
            25481 -119213  25420.4 -118935  25400 -118650  25400 -27400
            25420.4 -27115.4  25481 -26836.5  25580.7 -26569.2  25717.5 -26318.7
            25888.5 -26090.3  26090.3 -25888.5  26318.7 -25717.5  26569.2 -25580.7
            26836.5 -25481  27115.4 -25420.4  27400 -25400  118650 -25400
            118935 -25420.4)
    )
    (plane /GND (polygon F.Cu 0  25654 -25654  120650 -25654  120650 -120142  120396 -120396
            25654 -120396  25654 -25654))
    (plane /GND (polygon B.Cu 0  25654 -25654  120650 -25654  120650 -120142  120396 -120396
            25654 -120396  25654 -25654))
    (via "Via[0-1]_600:400_um" "Via[0-1]_800:600_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (place C14 110236.000000 -34544.000000 front 180.000000 (PN 0.1uF))
      (place C13 56912.000000 -34544.000000 front 180.000000 (PN 0.1uF))
      (place C12 70243.000000 -89408.000000 front 180.000000 (PN 0.1uF))
      (place C11 96905.000000 -34544.000000 front 180.000000 (PN 0.1uF))
      (place C10 70243.000000 -34544.000000 front 180.000000 (PN 0.1uF))
      (place C9 83574.000000 -89408.000000 front 180.000000 (PN 0.1uF))
      (place C8 96905.000000 -65786.000000 front 180.000000 (PN 0.1uF))
      (place C7 96905.000000 -89408.000000 front 180.000000 (PN 0.1uF))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place U14 102616.000000 -38354.000000 front 0.000000 (PN 74LS240))
      (place U11 89285.000000 -38354.000000 front 0.000000 (PN 74LS273))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U13 49292.000000 -38354.000000 front 0.000000 (PN 74LS153))
      (place U10 62623.000000 -38354.000000 front 0.000000 (PN 74LS153))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U12 62623.000000 -93218.000000 front 0.000000 (PN 74LS21))
      (place U9 75954.000000 -93218.000000 front 0.000000 (PN 74LS21))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (place U8 89285.000000 -69596.000000 front 0.000000 (PN 74LS04))
      (place U6 102616.000000 -93218.000000 front 0.000000 (PN 74LS21))
      (place U5 102616.000000 -69596.000000 front 0.000000 (PN 74LS21))
      (place U1 35961.000000 -93218.000000 front 0.000000 (PN 74LS00))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (place U7 89285.000000 -93218.000000 front 0.000000 (PN 74LS138))
    )
    (component "Package_LCC:PLCC-44_THT-Socket"
      (place U2 67310.000000 -66802.000000 front 0.000000 (PN 82C55A_PLCC))
    )
    (component MountingHole:MountingHole_3.2mm_M3_ISO7380_Pad
      (place H1 28925.000000 -28925.000000 front 0.000000 (PN MountingHole_Pad))
      (place H2 117125.000000 -28925.000000 front 0.000000 (PN MountingHole_Pad))
      (place H4 28925.000000 -117125.000000 front 0.000000 (PN MountingHole_Pad))
      (place H3 117125.000000 -117125.000000 front 0.000000 (PN MountingHole_Pad))
    )
    (component "Symbol:OSHW-Logo2_7.3x6mm_SilkScreen"
      (place REF** 38608.000000 -114046.000000 front 0.000000 (PN "OSHW-Logo2_7.3x6mm_SilkScreen"))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::2"
      (place U4 75954.000000 -38354.000000 front 0.000000 (PN 74LS139))
    )
    (component LED_THT:LED_D3.0mm
      (place D1 28956.000000 -71374.000000 front 90.000000 (PN PWR_LED))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm::1
      (place C4 83574.000000 -34544.000000 front 180.000000 (PN 0.1uF))
      (place C1 43581.000000 -89408.000000 front 180.000000 (PN 0.1uF))
      (place C2 81074.000000 -79502.000000 front -90.000000 (PN 0.1uF))
      (place C3 56912.000000 -89408.000000 front 180.000000 (PN 0.1uF))
      (place C5 110236.000000 -65786.000000 front 180.000000 (PN 0.1uF))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place CP1 37592.000000 -82510.000000 front 90.000000 (PN 10uF))
      (place CP2 45212.000000 -82510.000000 front 90.000000 (PN 0.1uF))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm::2
      (place C6 110236.000000 -89408.000000 front 180.000000 (PN 0.1uF))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x10_P2.54mm_Vertical
      (place J4 30607.000000 -61214.000000 front 180.000000 (PN GPIO))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN2 39846.000000 -58674.000000 front 90.000000 (PN 4.7k))
      (place RN1 44196.000000 -58674.000000 front 90.000000 (PN 4.7k))
    )
    (component "Connector_IDC:IDC-Header_2x20_P2.54mm_Horizontal"
      (place J1 115570.000000 -42545.000000 front 0.000000 (PN "Exp. Conn. A"))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::2"
      (place U3 49292.000000 -93218.000000 front 0.000000 (PN 74LS32))
    )
    (component "Connector_IDC:IDC-Header_2x10_P2.54mm_Horizontal"
      (place J3 30607.000000 -103505.000000 front 180.000000 (PN Power))
    )
    (component "Connector_IDC:IDC-Header_2x17_P2.54mm_Horizontal"
      (place J2 62865.000000 -30480.000000 front 90.000000 (PN "Exp. Conn. B"))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R1 35814.000000 -61214.000000 front -90.000000 (PN 470))
    )
  )
  (library
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (outline (path signal 120  -1370 1370  -1370 -1370))
      (outline (path signal 120  -1370 1370  3870 1370))
      (outline (path signal 120  3870 1370  3870 -1370))
      (outline (path signal 120  -1370 -1370  3870 -1370))
      (outline (path signal 50  -1500 -1500  4000 -1500))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 50  4000 -1500  4000 1500))
      (outline (path signal 50  4000 1500  -1500 1500))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 270  1635 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_LCC:PLCC-44_THT-Socket"
      (outline (path signal 120  10580 -18200  10580 5500))
      (outline (path signal 120  -2270 5500  -12120 5500))
      (outline (path signal 120  -12120 5500  -13120 4500))
      (outline (path signal 120  10580 5500  -270 5500))
      (outline (path signal 120  -13120 -18200  10580 -18200))
      (outline (path signal 120  -13120 4500  -13120 -18200))
      (outline (path signal 50  10980 -18600  10980 5900))
      (outline (path signal 50  -13520 5900  -13520 -18600))
      (outline (path signal 50  -13520 -18600  10980 -18600))
      (outline (path signal 50  10980 5900  -13520 5900))
      (outline (path signal 100  10480 -18100  10480 5400))
      (outline (path signal 100  -1270 4400  -770 5400))
      (outline (path signal 100  7940 -15560  7940 2860))
      (outline (path signal 100  7940 2860  -10480 2860))
      (outline (path signal 100  -1770 5400  -1270 4400))
      (outline (path signal 100  -13020 4400  -13020 -18100))
      (outline (path signal 100  10480 5400  -12020 5400))
      (outline (path signal 100  -13020 -18100  10480 -18100))
      (outline (path signal 100  -12020 5400  -13020 4400))
      (outline (path signal 100  -10480 -15560  7940 -15560))
      (outline (path signal 100  -10480 2860  -10480 -15560))
      (pin Rect[A]Pad_1422.4x1422.4_um 1 0 0)
      (pin Round[A]Pad_1422.4_um 2 -2540 2540)
      (pin Round[A]Pad_1422.4_um 3 -2540 0)
      (pin Round[A]Pad_1422.4_um 4 -5080 2540)
      (pin Round[A]Pad_1422.4_um 5 -5080 0)
      (pin Round[A]Pad_1422.4_um 6 -7620 2540)
      (pin Round[A]Pad_1422.4_um 7 -10160 0)
      (pin Round[A]Pad_1422.4_um 8 -7620 0)
      (pin Round[A]Pad_1422.4_um 9 -10160 -2540)
      (pin Round[A]Pad_1422.4_um 10 -7620 -2540)
      (pin Round[A]Pad_1422.4_um 11 -10160 -5080)
      (pin Round[A]Pad_1422.4_um 12 -7620 -5080)
      (pin Round[A]Pad_1422.4_um 13 -10160 -7620)
      (pin Round[A]Pad_1422.4_um 14 -7620 -7620)
      (pin Round[A]Pad_1422.4_um 15 -10160 -10160)
      (pin Round[A]Pad_1422.4_um 16 -7620 -10160)
      (pin Round[A]Pad_1422.4_um 17 -10160 -12700)
      (pin Round[A]Pad_1422.4_um 18 -7620 -15240)
      (pin Round[A]Pad_1422.4_um 19 -7620 -12700)
      (pin Round[A]Pad_1422.4_um 20 -5080 -15240)
      (pin Round[A]Pad_1422.4_um 21 -5080 -12700)
      (pin Round[A]Pad_1422.4_um 22 -2540 -15240)
      (pin Round[A]Pad_1422.4_um 23 -2540 -12700)
      (pin Round[A]Pad_1422.4_um 24 0 -15240)
      (pin Round[A]Pad_1422.4_um 25 0 -12700)
      (pin Round[A]Pad_1422.4_um 26 2540 -15240)
      (pin Round[A]Pad_1422.4_um 27 2540 -12700)
      (pin Round[A]Pad_1422.4_um 28 5080 -15240)
      (pin Round[A]Pad_1422.4_um 29 7620 -12700)
      (pin Round[A]Pad_1422.4_um 30 5080 -12700)
      (pin Round[A]Pad_1422.4_um 31 7620 -10160)
      (pin Round[A]Pad_1422.4_um 32 5080 -10160)
      (pin Round[A]Pad_1422.4_um 33 7620 -7620)
      (pin Round[A]Pad_1422.4_um 34 5080 -7620)
      (pin Round[A]Pad_1422.4_um 35 7620 -5080)
      (pin Round[A]Pad_1422.4_um 36 5080 -5080)
      (pin Round[A]Pad_1422.4_um 37 7620 -2540)
      (pin Round[A]Pad_1422.4_um 38 5080 -2540)
      (pin Round[A]Pad_1422.4_um 39 7620 0)
      (pin Round[A]Pad_1422.4_um 40 5080 2540)
      (pin Round[A]Pad_1422.4_um 41 5080 0)
      (pin Round[A]Pad_1422.4_um 42 2540 2540)
      (pin Round[A]Pad_1422.4_um 43 2540 0)
      (pin Round[A]Pad_1422.4_um 44 0 2540)
    )
    (image MountingHole:MountingHole_3.2mm_M3_ISO7380_Pad
      (outline (path signal 150  2850 0  2830.73 -330.865  2773.18 -657.255  2678.12 -974.757
            2546.85 -1279.08  2381.14 -1566.1  2183.23 -1831.94  1955.79 -2073.01
            1701.9 -2286.05  1425 -2468.17  1128.83 -2616.92  817.389 -2730.27
            494.897 -2806.7  165.713 -2845.18  -165.713 -2845.18  -494.897 -2806.7
            -817.389 -2730.27  -1128.83 -2616.92  -1425 -2468.17  -1701.9 -2286.05
            -1955.79 -2073.01  -2183.23 -1831.94  -2381.14 -1566.1  -2546.85 -1279.08
            -2678.12 -974.757  -2773.18 -657.255  -2830.73 -330.865  -2850 0
            -2830.73 330.865  -2773.18 657.255  -2678.12 974.757  -2546.85 1279.08
            -2381.14 1566.1  -2183.23 1831.94  -1955.79 2073.01  -1701.9 2286.05
            -1425 2468.17  -1128.83 2616.92  -817.389 2730.27  -494.897 2806.7
            -165.713 2845.18  165.713 2845.18  494.897 2806.7  817.389 2730.27
            1128.83 2616.92  1425 2468.17  1701.9 2286.05  1955.79 2073.01
            2183.23 1831.94  2381.14 1566.1  2546.85 1279.08  2678.12 974.757
            2773.18 657.255  2830.73 330.865  2850 0))
      (outline (path signal 50  3100 0  3080.51 -347.09  3022.28 -689.815  2926.04 -1023.87
            2793 -1345.04  2624.84 -1649.3  2423.68 -1932.82  2192.03 -2192.03
            1932.82 -2423.68  1649.3 -2624.84  1345.04 -2793  1023.87 -2926.04
            689.815 -3022.28  347.09 -3080.51  0 -3100  -347.09 -3080.51
            -689.815 -3022.28  -1023.87 -2926.04  -1345.04 -2793  -1649.3 -2624.84
            -1932.82 -2423.68  -2192.03 -2192.03  -2423.68 -1932.82  -2624.84 -1649.3
            -2793 -1345.04  -2926.04 -1023.87  -3022.28 -689.815  -3080.51 -347.09
            -3100 0  -3080.51 347.09  -3022.28 689.815  -2926.04 1023.87
            -2793 1345.04  -2624.84 1649.3  -2423.68 1932.82  -2192.03 2192.03
            -1932.82 2423.68  -1649.3 2624.84  -1345.04 2793  -1023.87 2926.04
            -689.815 3022.28  -347.09 3080.51  0 3100  347.09 3080.51  689.815 3022.28
            1023.87 2926.04  1345.04 2793  1649.3 2624.84  1932.82 2423.68
            2192.03 2192.03  2423.68 1932.82  2624.84 1649.3  2793 1345.04
            2926.04 1023.87  3022.28 689.815  3080.51 347.09  3100 0))
      (pin Round[A]Pad_5700_um 1 0 0)
    )
    (image "Symbol:OSHW-Logo2_7.3x6mm_SilkScreen"
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::2"
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image LED_THT:LED_D3.0mm
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 0  233.818 1714.76  251.392 1672.34  233.818 1629.91  221.931 1624.98
            223.913 1621.91  14.203 1465.56  -172.438 1282.29  -332.584 1075.46
            -463.291 848.884  -562.158 606.709  -627.371 353.389  -657.73 93.578
            -652.678 -167.952  -612.309 -426.397  -537.362 -677.009  -429.216 -915.185
            -289.857 -1136.55  -121.844 -1337.04  71.736 -1512.96  70.265 -1514.82
            76.91 -1517.57  94.484 -1560  76.91 -1602.43  34.484 -1620  -1.297 -1605.18
            -2.768 -1607.04  -7.837 -1602.47  -7.942 -1602.43  -7.975 -1602.35
            -195.482 -1433.48  -364.741 -1236.98  -507.836 -1020.69  -622.477 -788.054
            -706.83 -542.81  -759.544 -288.878  -779.776 -30.323  -767.201 228.718
            -722.021 484.098  -644.96 731.73  -537.25 967.651  -400.615 1188.09
            -237.243 1389.5  -49.747 1568.68  158.871 1722.76  160.852 1719.68
            191.392 1732.34))
      (outline (path signal 0  232.589 1083.56  250.163 1041.13  233.039 999.79  233.356 999.485
            92.797 829.333  -20.11 639.7  -102.712 435.041  -153.07 220.163
            -170 0.113  -153.105 -219.94  -102.78 -434.826  -20.21 -639.498
            92.667 -829.149  233.2 -999.323  232.88 -999.631  250 -1040.96
            232.426 -1083.39  190 -1100.96  147.574 -1083.39  147.119 -1082.29
            146.8 -1082.6  7.207 -915.945  -107.862 -731.503  -196.174 -532.855
            -256.013 -323.86  -286.217 -108.575  -286.2 108.818  -255.962 324.099
            -196.09 533.085  -107.747 731.718  7.351 916.142  146.969 1082.78
            147.286 1082.47  147.737 1083.56  190.163 1101.13))
      (outline (path signal 0  2392.26 1083.56  2392.71 1082.47  2393.03 1082.78  2532.65 916.142
            2647.75 731.718  2736.09 533.085  2795.96 324.099  2826.2 108.818
            2826.22 -108.575  2796.01 -323.86  2736.17 -532.855  2647.86 -731.503
            2532.79 -915.945  2393.2 -1082.6  2392.88 -1082.29  2392.43 -1083.39
            2350 -1100.96  2307.57 -1083.39  2290 -1040.96  2307.12 -999.631
            2306.8 -999.323  2447.33 -829.149  2560.21 -639.498  2642.78 -434.826
            2693.11 -219.94  2710 0.113  2693.07 220.163  2642.71 435.041
            2560.11 639.7  2447.2 829.333  2306.64 999.485  2306.96 999.79
            2289.84 1041.13  2307.41 1083.56  2349.84 1101.13))
      (outline (path signal 0  2379.15 1719.68  2381.13 1722.76  2589.75 1568.68  2777.24 1389.5
            2940.61 1188.09  3077.25 967.651  3184.96 731.73  3262.02 484.098
            3307.2 228.718  3319.78 -30.323  3299.54 -288.878  3246.83 -542.81
            3162.48 -788.054  3047.84 -1020.69  2904.74 -1236.98  2735.48 -1433.48
            2547.97 -1602.35  2547.94 -1602.43  2547.84 -1602.47  2542.77 -1607.04
            2541.3 -1605.18  2505.52 -1620  2463.09 -1602.43  2445.52 -1560
            2463.09 -1517.57  2469.73 -1514.82  2468.26 -1512.96  2661.84 -1337.04
            2829.86 -1136.55  2969.22 -915.185  3077.36 -677.009  3152.31 -426.397
            3192.68 -167.952  3197.73 93.578  3167.37 353.389  3102.16 606.709
            3003.29 848.884  2872.58 1075.46  2712.44 1282.29  2525.8 1465.56
            2316.09 1621.91  2318.07 1624.98  2306.18 1629.91  2288.61 1672.34
            2306.18 1714.76  2348.61 1732.34))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 0  1538.38 1931.44  1801.21 1876.25  2053.96 1785.47  2291.85 1660.82
            2510.35 1504.67  2705.32 1319.98  2873.07 1110.26  3010.41 879.472
            3114.74 632.005  3184.08 372.55  3217.11 106.029  3213.22 -162.504
            3172.46 -427.954  3095.62 -685.287  2984.15 -929.621  2840.16 -1156.32
            2666.4 -1361.09  2470.87 -1535.82  2470.83 -1535.91  2470.72 -1535.96
            2466.15 -1540.04  2464.86 -1538.38  2435.48 -1550.56  2400.12 -1535.91
            2385.48 -1500.56  2400.12 -1465.2  2406.09 -1462.72  2404.81 -1461.07
            2599.86 -1286.07  2768.24 -1085.26  2906.55 -862.674  3012.02 -622.781
            3082.54 -370.392  3116.69 -110.571  3113.79 151.469  3073.89 410.47
            2997.79 661.234  2887.03 898.731  2743.82 1118.19  2571.04 1315.22
            2372.15 1485.86  2151.14 1626.68  1912.46 1734.86  1660.88 1808.23
            1401.47 1845.32  1139.41 1845.38  879.975 1808.42  628.366 1735.17
            389.63 1627.1  168.56 1486.38  -30.41 1315.84  -203.286 1118.9
            -346.601 899.501  -457.478 662.057  -533.693 411.328  -573.716 152.347
            -576.745 -109.692  -542.718 -369.529  -472.319 -621.952  -366.96 -861.895
            -228.754 -1084.54  -60.476 -1285.43  134.499 -1460.53  133.213 -1462.18
            139.165 -1464.64  153.81 -1500  139.165 -1535.36  103.81 -1550
            74.406 -1537.82  73.121 -1539.47  68.568 -1535.4  68.455 -1535.36
            68.419 -1535.27  -127.047 -1360.43  -300.715 -1155.58  -444.591 -928.805
            -555.944 -684.418  -632.664 -427.048  -673.294 -161.579  -677.065 106.955
            -643.904 373.461  -574.44 632.883  -469.992 880.3  -332.54 1111.02
            -164.691 1320.67  30.37 1505.26  248.945 1661.31  486.887 1785.84
            739.682 1876.5  1002.54 1931.57  1270.46 1950))
      (outline (path signal 100  2770 0  2750.57 -240.617  2692.8 -475.002  2598.18 -697.085
            2469.16 -901.113  2309.09 -1081.8  2122.1 -1234.48  1913.04 -1355.18
            1687.33 -1440.78  1450.81 -1489.06  1209.6 -1498.78  969.961 -1469.69
            738.093 -1402.52  520 -1299.04  321.332 -1161.91  147.234 -994.684
            2.215 -801.699  -109.969 -587.95  -186.413 -358.973  -225.136 -120.7
            -225.136 120.7  -186.413 358.973  -109.969 587.95  2.215 801.699
            147.234 994.684  321.332 1161.91  520 1299.04  738.093 1402.52
            969.961 1469.69  1209.6 1498.78  1450.81 1489.06  1687.33 1440.78
            1913.04 1355.18  2122.1 1234.48  2309.09 1081.8  2469.16 901.113
            2598.18 697.085  2692.8 475.002  2750.57 240.617  2770 0))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm::1
      (outline (path signal 120  -1370 1370  -1370 -1370))
      (outline (path signal 120  -1370 1370  3870 1370))
      (outline (path signal 120  -1370 -1370  3870 -1370))
      (outline (path signal 120  3870 1370  3870 -1370))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 50  -1500 -1500  4000 -1500))
      (outline (path signal 50  4000 1500  -1500 1500))
      (outline (path signal 50  4000 -1500  4000 1500))
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  3870 0  3850.9 -315.806  3793.87 -627.007  3699.74 -929.065
            3569.89 -1217.58  3406.22 -1488.33  3211.1 -1737.38  2987.38 -1961.1
            2738.33 -2156.22  2467.57 -2319.89  2179.07 -2449.74  1877.01 -2543.87
            1565.81 -2600.9  1250 -2620  934.194 -2600.9  622.993 -2543.87
            320.935 -2449.74  32.425 -2319.89  -238.33 -2156.22  -487.381 -1961.1
            -711.098 -1737.38  -906.218 -1488.33  -1069.89 -1217.58  -1199.74 -929.065
            -1293.87 -627.007  -1350.9 -315.806  -1370 0  -1350.9 315.806
            -1293.87 627.007  -1199.74 929.065  -1069.89 1217.58  -906.218 1488.33
            -711.098 1737.38  -487.381 1961.1  -238.33 2156.22  32.425 2319.89
            320.935 2449.74  622.993 2543.87  934.194 2600.9  1250 2620
            1565.81 2600.9  1877.01 2543.87  2179.07 2449.74  2467.57 2319.89
            2738.33 2156.22  2987.38 1961.1  3211.1 1737.38  3406.22 1488.33
            3569.89 1217.58  3699.74 929.065  3793.87 627.007  3850.9 315.806
            3870 0))
      (outline (path signal 50  4000 0  3980.7 -325.251  3923.06 -645.937  3827.9 -957.554
            3696.56 -1255.73  3530.87 -1536.28  3333.16 -1795.26  3106.2 -2029.04
            2853.19 -2234.34  2577.68 -2408.27  2283.53 -2548.4  1974.87 -2652.75
            1656.03 -2719.86  1331.49 -2748.79  1005.81 -2739.14  683.559 -2691.03
            369.258 -2605.15  67.321 -2482.69  -218.014 -2325.39  -482.742 -2135.44
            -723.145 -1915.52  -935.85 -1668.7  -1117.87 -1398.46  -1266.65 -1108.59
            -1380.1 -803.156  -1456.63 -486.448  -1495.17 -162.912  -1495.17 162.912
            -1456.63 486.448  -1380.1 803.156  -1266.65 1108.59  -1117.87 1398.46
            -935.85 1668.7  -723.145 1915.52  -482.742 2135.44  -218.014 2325.39
            67.321 2482.69  369.258 2605.15  683.559 2691.03  1005.81 2739.14
            1331.49 2748.79  1656.03 2719.86  1974.87 2652.75  2283.53 2548.4
            2577.68 2408.27  2853.19 2234.34  3106.2 2029.04  3333.16 1795.26
            3530.87 1536.28  3696.56 1255.73  3827.9 957.554  3923.06 645.937
            3980.7 325.251  4000 0))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 100  3750 0  3731.05 -307.221  3674.49 -609.784  3581.18 -903.104
            3452.53 -1182.73  3290.49 -1444.43  3097.52 -1684.24  2876.55 -1898.51
            2630.91 -2084.01  2364.35 -2237.91  2080.89 -2357.89  1784.83 -2442.12
            1480.67 -2489.34  1173.01 -2498.81  866.521 -2470.41  565.843 -2404.56
            275.535 -2302.26  0 -2165.06  -256.587 -1995.04  -490.335 -1794.78
            -697.701 -1567.31  -875.543 -1316.08  -1021.16 -1044.9  -1132.36 -757.882
            -1207.43 -459.374  -1245.26 -153.902  -1245.26 153.902  -1207.43 459.374
            -1132.36 757.882  -1021.16 1044.9  -875.543 1316.08  -697.701 1567.31
            -490.335 1794.78  -256.587 1995.04  0 2165.06  275.535 2302.26
            565.843 2404.56  866.521 2470.41  1173.01 2498.81  1480.67 2489.34
            1784.83 2442.12  2080.89 2357.89  2364.35 2237.91  2630.91 2084.01
            2876.55 1898.51  3097.52 1684.24  3290.49 1444.43  3452.53 1182.73
            3581.18 903.104  3674.49 609.784  3731.05 307.221  3750 0))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm::2
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (outline (path signal 50  4000 -1500  4000 1500))
      (outline (path signal 50  4000 1500  -1500 1500))
      (outline (path signal 50  -1500 -1500  4000 -1500))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 120  3870 1370  3870 -1370))
      (outline (path signal 120  -1370 -1370  3870 -1370))
      (outline (path signal 120  -1370 1370  3870 1370))
      (outline (path signal 120  -1370 1370  -1370 -1370))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x10_P2.54mm_Vertical
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -24190))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 -24190  3870 -24190))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  3870 1330  3870 -24190))
      (outline (path signal 50  -1800 1800  -1800 -24650))
      (outline (path signal 50  -1800 -24650  4350 -24650))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -24650  4350 1800))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -24130  -1270 0))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -24130))
      (outline (path signal 100  3810 -24130  -1270 -24130))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (image "Connector_IDC:IDC-Header_2x20_P2.54mm_Horizontal"
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 120  4270 -22080  13390 -22080))
      (outline (path signal 120  4270 -26180  13390 -26180))
      (outline (path signal 120  4270 -53470  4270 5210))
      (outline (path signal 120  13390 5210  13390 -53470))
      (outline (path signal 120  13390 -53470  4270 -53470))
      (outline (path signal 50  -1350 5600  -1350 -53860))
      (outline (path signal 50  -1350 -53860  13780 -53860))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 50  13780 -53860  13780 5600))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -13020  4380 -13020))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -15560  4380 -15560))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -18100  4380 -18100))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -20640  4380 -20640))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  -320 -23180  4380 -23180))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  -320 -25720  4380 -25720))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  -320 -28260  4380 -28260))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  -320 -30800  4380 -30800))
      (outline (path signal 100  -320 -32700  -320 -33340))
      (outline (path signal 100  -320 -33340  4380 -33340))
      (outline (path signal 100  -320 -35240  -320 -35880))
      (outline (path signal 100  -320 -35880  4380 -35880))
      (outline (path signal 100  -320 -37780  -320 -38420))
      (outline (path signal 100  -320 -38420  4380 -38420))
      (outline (path signal 100  -320 -40320  -320 -40960))
      (outline (path signal 100  -320 -40960  4380 -40960))
      (outline (path signal 100  -320 -42860  -320 -43500))
      (outline (path signal 100  -320 -43500  4380 -43500))
      (outline (path signal 100  -320 -45400  -320 -46040))
      (outline (path signal 100  -320 -46040  4380 -46040))
      (outline (path signal 100  -320 -47940  -320 -48580))
      (outline (path signal 100  -320 -48580  4380 -48580))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  4380 -12380  -320 -12380))
      (outline (path signal 100  4380 -14920  -320 -14920))
      (outline (path signal 100  4380 -17460  -320 -17460))
      (outline (path signal 100  4380 -20000  -320 -20000))
      (outline (path signal 100  4380 -22080  13280 -22080))
      (outline (path signal 100  4380 -22540  -320 -22540))
      (outline (path signal 100  4380 -25080  -320 -25080))
      (outline (path signal 100  4380 -26180  13280 -26180))
      (outline (path signal 100  4380 -27620  -320 -27620))
      (outline (path signal 100  4380 -30160  -320 -30160))
      (outline (path signal 100  4380 -32700  -320 -32700))
      (outline (path signal 100  4380 -35240  -320 -35240))
      (outline (path signal 100  4380 -37780  -320 -37780))
      (outline (path signal 100  4380 -40320  -320 -40320))
      (outline (path signal 100  4380 -42860  -320 -42860))
      (outline (path signal 100  4380 -45400  -320 -45400))
      (outline (path signal 100  4380 -47940  -320 -47940))
      (outline (path signal 100  4380 -53360  4380 4100))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  13280 5100  13280 -53360))
      (outline (path signal 100  13280 -53360  4380 -53360))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 20 2540 -22860)
      (pin Round[A]Pad_1700_um 21 0 -25400)
      (pin Round[A]Pad_1700_um 22 2540 -25400)
      (pin Round[A]Pad_1700_um 23 0 -27940)
      (pin Round[A]Pad_1700_um 24 2540 -27940)
      (pin Round[A]Pad_1700_um 25 0 -30480)
      (pin Round[A]Pad_1700_um 26 2540 -30480)
      (pin Round[A]Pad_1700_um 27 0 -33020)
      (pin Round[A]Pad_1700_um 28 2540 -33020)
      (pin Round[A]Pad_1700_um 29 0 -35560)
      (pin Round[A]Pad_1700_um 30 2540 -35560)
      (pin Round[A]Pad_1700_um 31 0 -38100)
      (pin Round[A]Pad_1700_um 32 2540 -38100)
      (pin Round[A]Pad_1700_um 33 0 -40640)
      (pin Round[A]Pad_1700_um 34 2540 -40640)
      (pin Round[A]Pad_1700_um 35 0 -43180)
      (pin Round[A]Pad_1700_um 36 2540 -43180)
      (pin Round[A]Pad_1700_um 37 0 -45720)
      (pin Round[A]Pad_1700_um 38 2540 -45720)
      (pin Round[A]Pad_1700_um 39 0 -48260)
      (pin Round[A]Pad_1700_um 40 2540 -48260)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::2"
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Connector_IDC:IDC-Header_2x10_P2.54mm_Horizontal"
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 120  4270 -9380  13390 -9380))
      (outline (path signal 120  4270 -13480  13390 -13480))
      (outline (path signal 120  4270 -28070  4270 5210))
      (outline (path signal 120  13390 5210  13390 -28070))
      (outline (path signal 120  13390 -28070  4270 -28070))
      (outline (path signal 50  -1350 5600  -1350 -28460))
      (outline (path signal 50  -1350 -28460  13780 -28460))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 50  13780 -28460  13780 5600))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -13020  4380 -13020))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -15560  4380 -15560))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -18100  4380 -18100))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -20640  4380 -20640))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  -320 -23180  4380 -23180))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  4380 -9380  13280 -9380))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  4380 -12380  -320 -12380))
      (outline (path signal 100  4380 -13480  13280 -13480))
      (outline (path signal 100  4380 -14920  -320 -14920))
      (outline (path signal 100  4380 -17460  -320 -17460))
      (outline (path signal 100  4380 -20000  -320 -20000))
      (outline (path signal 100  4380 -22540  -320 -22540))
      (outline (path signal 100  4380 -27960  4380 4100))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  13280 5100  13280 -27960))
      (outline (path signal 100  13280 -27960  4380 -27960))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 20 2540 -22860)
    )
    (image "Connector_IDC:IDC-Header_2x17_P2.54mm_Horizontal"
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 120  4270 -18270  13390 -18270))
      (outline (path signal 120  4270 -22370  13390 -22370))
      (outline (path signal 120  4270 -45850  4270 5210))
      (outline (path signal 120  13390 5210  13390 -45850))
      (outline (path signal 120  13390 -45850  4270 -45850))
      (outline (path signal 50  -1350 5600  -1350 -46240))
      (outline (path signal 50  -1350 -46240  13780 -46240))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 50  13780 -46240  13780 5600))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -13020  4380 -13020))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -15560  4380 -15560))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -18100  4380 -18100))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -20640  4380 -20640))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  -320 -23180  4380 -23180))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  -320 -25720  4380 -25720))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  -320 -28260  4380 -28260))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  -320 -30800  4380 -30800))
      (outline (path signal 100  -320 -32700  -320 -33340))
      (outline (path signal 100  -320 -33340  4380 -33340))
      (outline (path signal 100  -320 -35240  -320 -35880))
      (outline (path signal 100  -320 -35880  4380 -35880))
      (outline (path signal 100  -320 -37780  -320 -38420))
      (outline (path signal 100  -320 -38420  4380 -38420))
      (outline (path signal 100  -320 -40320  -320 -40960))
      (outline (path signal 100  -320 -40960  4380 -40960))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  4380 -12380  -320 -12380))
      (outline (path signal 100  4380 -14920  -320 -14920))
      (outline (path signal 100  4380 -17460  -320 -17460))
      (outline (path signal 100  4380 -18270  13280 -18270))
      (outline (path signal 100  4380 -20000  -320 -20000))
      (outline (path signal 100  4380 -22370  13280 -22370))
      (outline (path signal 100  4380 -22540  -320 -22540))
      (outline (path signal 100  4380 -25080  -320 -25080))
      (outline (path signal 100  4380 -27620  -320 -27620))
      (outline (path signal 100  4380 -30160  -320 -30160))
      (outline (path signal 100  4380 -32700  -320 -32700))
      (outline (path signal 100  4380 -35240  -320 -35240))
      (outline (path signal 100  4380 -37780  -320 -37780))
      (outline (path signal 100  4380 -40320  -320 -40320))
      (outline (path signal 100  4380 -45740  4380 4100))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  13280 5100  13280 -45740))
      (outline (path signal 100  13280 -45740  4380 -45740))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 20 2540 -22860)
      (pin Round[A]Pad_1700_um 21 0 -25400)
      (pin Round[A]Pad_1700_um 22 2540 -25400)
      (pin Round[A]Pad_1700_um 23 0 -27940)
      (pin Round[A]Pad_1700_um 24 2540 -27940)
      (pin Round[A]Pad_1700_um 25 0 -30480)
      (pin Round[A]Pad_1700_um 26 2540 -30480)
      (pin Round[A]Pad_1700_um 27 0 -33020)
      (pin Round[A]Pad_1700_um 28 2540 -33020)
      (pin Round[A]Pad_1700_um 29 0 -35560)
      (pin Round[A]Pad_1700_um 30 2540 -35560)
      (pin Round[A]Pad_1700_um 31 0 -38100)
      (pin Round[A]Pad_1700_um 32 2540 -38100)
      (pin Round[A]Pad_1700_um 33 0 -40640)
      (pin Round[A]Pad_1700_um 34 2540 -40640)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  8570 1050  -950 1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  2010 800  2010 -800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  7620 0  5610 0))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1422.4_um
      (shape (circle F.Cu 1422.4))
      (shape (circle B.Cu 1422.4))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_5700_um
      (shape (circle F.Cu 5700))
      (shape (circle B.Cu 5700))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (shape (polygon B.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1422.4x1422.4_um
      (shape (rect F.Cu -711.2 -711.2 711.2 711.2))
      (shape (rect B.Cu -711.2 -711.2 711.2 711.2))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
    (padstack "Via[0-1]_800:600_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net /+5V
      (pins C14-1 C13-1 C12-1 C11-1 C10-1 C9-1 C8-1 C7-1 U14-20 U13-16 U12-14 U12-9
        U12-1 U11-20 U10-16 U9-14 U8-14 U7-16 U6-14 U5-14 U2-29 U1-14 U4-16 C4-1 CP1-1
        C6-1 J4-1 J4-2 C1-1 RN2-1 C2-1 RN1-1 U3-14 C3-1 CP2-1 C5-1 J3-4 R1-1)
    )
    (net /GND
      (pins C14-2 C13-2 C12-2 C11-2 C10-2 C9-2 C8-2 C7-2 U14-10 U13-1 U13-8 U13-15
        U12-7 U11-10 U10-8 U9-7 U8-7 U7-8 U6-7 U5-7 U2-7 U2-8 U1-7 H1-1 U4-8 D1-1
        C4-2 CP1-2 C6-2 J4-19 J4-20 H2-1 C1-2 J1-1 J1-40 C2-2 U3-7 C3-2 CP2-2 C5-2
        J3-3 J3-5 J3-7 J3-13 J3-15 J3-16 J3-17 H4-1 J2-1 J2-34 H3-1)
    )
    (net "/~{RESET_SW}"
      (pins J3-18)
    )
    (net "/~{NMI}"
      (pins J1-2)
    )
    (net "/~{RESET}"
      (pins U11-1 U8-1 U1-9 J1-3)
    )
    (net /BUS_CLK
      (pins J1-5)
    )
    (net /CPU_CLK
      (pins J1-9)
    )
    (net "/~{B_M1}"
      (pins U7-6 J1-11)
    )
    (net "/~{B_IORQ}"
      (pins U7-4 J1-13)
    )
    (net "/~{B_MREQ}"
      (pins J1-15 U3-12)
    )
    (net "/~{B_WR}"
      (pins U12-4 J1-17 U3-5)
    )
    (net "/~{B_RD}"
      (pins U12-12 J1-19 U3-1)
    )
    (net "/~{WAIT}"
      (pins J1-7)
    )
    (net "/~{B_RFSH}"
      (pins U1-4 U1-5 J1-23)
    )
    (net /M_A21
      (pins J2-19)
    )
    (net /M_A20
      (pins J2-21)
    )
    (net /M_A19
      (pins J2-23)
    )
    (net /M_A18
      (pins J2-25)
    )
    (net /M_A17
      (pins J2-27)
    )
    (net /M_A16
      (pins J2-29)
    )
    (net "/-12V"
      (pins J3-12)
    )
    (net /+12V
      (pins J3-10)
    )
    (net /USER2
      (pins J2-28)
    )
    (net /USER1
      (pins J2-30)
    )
    (net /USER3
      (pins J2-26)
    )
    (net /USER0
      (pins J2-32)
    )
    (net /B_D7
      (pins U14-3 U11-18 U2-30 J1-4)
    )
    (net /PWR_OK
      (pins J3-8)
    )
    (net /B_D6
      (pins U14-5 U11-17 U2-31 J1-6)
    )
    (net /B_D5
      (pins U14-7 U11-14 U2-32 J1-8)
    )
    (net /B_D4
      (pins U14-9 U11-13 U2-33 J1-10)
    )
    (net /B_D3
      (pins U14-12 U11-8 U2-35 J1-12)
    )
    (net /B_D2
      (pins U14-14 U11-7 U2-36 J1-14)
    )
    (net /B_D1
      (pins U14-16 U11-4 U2-37 J1-16)
    )
    (net /B_D0
      (pins U14-18 U11-3 U2-38 J1-18)
    )
    (net /B_A15
      (pins U13-2 U10-2 U6-13 J1-20)
    )
    (net /B_A14
      (pins U13-14 U10-14 U6-12 J1-22)
    )
    (net /B_A13
      (pins U6-10 J1-24)
    )
    (net /B_A12
      (pins U6-9 J1-26)
    )
    (net "/~{INT7}"
      (pins J2-3)
    )
    (net /B_A11
      (pins U6-5 J1-28)
    )
    (net "/~{INT6}"
      (pins J2-5)
    )
    (net /B_A10
      (pins U6-4 J1-30)
    )
    (net "/~{INT5}"
      (pins J2-7)
    )
    (net /B_A9
      (pins U6-2 J1-32)
    )
    (net "/~{INT4}"
      (pins J2-9)
    )
    (net /B_A8
      (pins U6-1 J1-34)
    )
    (net "/~{INT3}"
      (pins J2-11)
    )
    (net /B_A7
      (pins U5-13 U1-1 U1-2 J1-36)
    )
    (net "/~{INT2}"
      (pins J2-13)
    )
    (net /B_A6
      (pins U5-12 J1-38 U3-9)
    )
    (net /B_A5
      (pins U7-3 U5-10 J1-29)
    )
    (net /B_A4
      (pins U7-2 U5-9 J1-31)
    )
    (net /B_A3
      (pins U7-1 U5-5 J1-33)
    )
    (net /B_A2
      (pins U5-4 J1-35)
    )
    (net /B_A1
      (pins U5-2 U2-9 J1-37)
    )
    (net /B_A0
      (pins U5-1 U2-10 J1-39)
    )
    (net "/~{INT0}"
      (pins J2-17)
    )
    (net "/~{INT1}"
      (pins J2-15)
    )
    (net "/~{SLTSL3}"
      (pins U12-10 U12-2 U4-15 U4-7 J2-2)
    )
    (net "/~{INT}"
      (pins J1-27)
    )
    (net "/~{B_BUSACK}"
      (pins J1-21)
    )
    (net "/~{SLTSL2}"
      (pins U4-6 J2-4)
    )
    (net "/~{SLTSL1}"
      (pins U4-5 J2-6)
    )
    (net "/~{SLTSL0}"
      (pins U4-4 J2-8)
    )
    (net "/~{SBSLTSL33}"
      (pins U4-9 J2-10)
    )
    (net "/~{SBSLTSL32}"
      (pins U4-10 J2-12)
    )
    (net "/~{SBSLTSL31}"
      (pins U4-11 J2-14)
    )
    (net "/~{SBSLTSL30}"
      (pins U4-12 J2-16)
    )
    (net /USER7
      (pins J2-18)
    )
    (net /M_A15
      (pins J2-31)
    )
    (net /USER6
      (pins J2-20)
    )
    (net /M_A14
      (pins J2-33)
    )
    (net /USER5
      (pins J2-22)
    )
    (net /USER4
      (pins J2-24)
    )
    (net /+3.3V
      (pins J3-1)
    )
    (net /+5V2
      (pins J3-6)
    )
    (net /+5VSB
      (pins J3-9)
    )
    (net "/~{PS_ON}"
      (pins J3-14)
    )
    (net /+5V4
      (pins J3-19)
    )
    (net /+5V3
      (pins J3-20)
    )
    (net /+3.3V2
      (pins J3-2)
    )
    (net /+3.3V3
      (pins J3-11)
    )
    (net "/~{BUSREQ}"
      (pins J1-25)
    )
    (net "/~{CS1H}"
      (pins U10-11 U2-2)
    )
    (net "/~{CS1L}"
      (pins U10-5 U2-3)
    )
    (net "/~{CS0H}"
      (pins U10-10 U2-4)
    )
    (net "/~{CS0L}"
      (pins U10-6 U2-5)
    )
    (net "/~{PPI_RD}"
      (pins U2-6 U3-3)
    )
    (net /RESET
      (pins U8-2 U2-39)
    )
    (net "/~{PPI_WR}"
      (pins U2-40 U3-6)
    )
    (net "/~{CS3H}"
      (pins U10-13 U2-41)
    )
    (net "/~{CS3L}"
      (pins U10-3 U2-42)
    )
    (net "/~{CS2H}"
      (pins U10-12 U2-43)
    )
    (net "/~{CS2L}"
      (pins U10-4 U2-44)
    )
    (net /Y5
      (pins U7-10 U1-13 U3-4 U3-2)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3 U3-10)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6 U3-13)
    )
    (net "Net-(U10-Ea)"
      (pins U10-1 U10-15 U1-8 U1-12)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10 U1-11)
    )
    (net /Y7
      (pins U7-7)
    )
    (net /Y6
      (pins U7-9)
    )
    (net /Y4
      (pins U7-11)
    )
    (net /Y3
      (pins U7-12)
    )
    (net /Y2
      (pins U7-13)
    )
    (net /Y1
      (pins U7-14)
    )
    (net /Y0
      (pins U7-15)
    )
    (net "Net-(D1-A)"
      (pins D1-2 R1-2)
    )
    (net /PC7
      (pins U2-11 J4-18 RN2-9)
    )
    (net /PC6
      (pins U2-13 J4-16 RN2-8)
    )
    (net /PC5
      (pins U2-14 J4-14 RN2-7)
    )
    (net /PC4
      (pins U2-15 J4-12 RN2-6)
    )
    (net /PC3
      (pins U2-19 J4-10 RN2-5)
    )
    (net /PC2
      (pins U2-18 J4-8 RN2-4)
    )
    (net /PC1
      (pins U2-17 J4-6 RN2-3)
    )
    (net /PC0
      (pins U2-16 J4-4 RN2-2)
    )
    (net /PB7
      (pins U2-28 J4-17 RN1-9)
    )
    (net /PB6
      (pins U2-27 J4-15 RN1-8)
    )
    (net /PB5
      (pins U2-26 J4-13 RN1-7)
    )
    (net /PB4
      (pins U2-25 J4-11 RN1-6)
    )
    (net /PB3
      (pins U2-24 J4-9 RN1-5)
    )
    (net /PB2
      (pins U2-22 J4-7 RN1-4)
    )
    (net /PB1
      (pins U2-21 J4-5 RN1-3)
    )
    (net /PB0
      (pins U2-20 J4-3 RN1-2)
    )
    (net "unconnected-(U2-NC-Pad1)"
      (pins U2-1)
    )
    (net "unconnected-(U2-NC-Pad12)"
      (pins U2-12)
    )
    (net "unconnected-(U2-NC-Pad23)"
      (pins U2-23)
    )
    (net "unconnected-(U2-NC-Pad34)"
      (pins U2-34)
    )
    (net "Net-(U7-E2)"
      (pins U7-5 U3-8)
    )
    (net "Net-(U4A-E)"
      (pins U4-1 U3-11)
    )
    (net "Net-(U10-Za)"
      (pins U10-7 U4-2)
    )
    (net "Net-(U10-Zb)"
      (pins U10-9 U4-3)
    )
    (net "Net-(U13-Zb)"
      (pins U13-9 U4-13)
    )
    (net "Net-(U13-Za)"
      (pins U13-7 U4-14)
    )
    (net "Net-(U5-Pad6)"
      (pins U9-1 U5-6)
    )
    (net "Net-(U5-Pad8)"
      (pins U9-2 U5-8)
    )
    (net "Net-(U6-Pad6)"
      (pins U9-4 U6-6)
    )
    (net "Net-(U6-Pad8)"
      (pins U9-5 U6-8)
    )
    (net /#FFFF
      (pins U12-5 U9-6 U8-3)
    )
    (net "/~{#FFFF}"
      (pins U12-13 U8-4)
    )
    (net "Net-(U12-Pad6)"
      (pins U12-6 U8-5)
    )
    (net "Net-(U11-Cp)"
      (pins U11-11 U8-6)
    )
    (net "Net-(U14-OEa)"
      (pins U14-1 U14-19 U8-8)
    )
    (net "Net-(U12-Pad8)"
      (pins U12-8 U8-9)
    )
    (net "unconnected-(U8-Pad10)"
      (pins U8-10)
    )
    (net "unconnected-(U8-Pad11)"
      (pins U8-11)
    )
    (net "unconnected-(U8-Pad12)"
      (pins U8-12)
    )
    (net "unconnected-(U8-Pad13)"
      (pins U8-13)
    )
    (net "unconnected-(U9-Pad8)"
      (pins U9-8)
    )
    (net "unconnected-(U9-Pad9)"
      (pins U9-9)
    )
    (net "unconnected-(U9-Pad10)"
      (pins U9-10)
    )
    (net "unconnected-(U9-Pad12)"
      (pins U9-12)
    )
    (net "unconnected-(U9-Pad13)"
      (pins U9-13)
    )
    (net "/~{SSCS0L}"
      (pins U14-2 U13-6 U11-2)
    )
    (net "/~{SSCS0H}"
      (pins U14-4 U13-10 U11-5)
    )
    (net "/~{SSCS1L}"
      (pins U14-6 U13-5 U11-6)
    )
    (net "/~{SSCS1H}"
      (pins U14-8 U13-11 U11-9)
    )
    (net "/~{SSCS2L}"
      (pins U14-11 U13-4 U11-12)
    )
    (net "/~{SSCS2H}"
      (pins U14-13 U13-12 U11-15)
    )
    (net "/~{SSCS3L}"
      (pins U14-15 U13-3 U11-16)
    )
    (net "/~{SSCS3H}"
      (pins U14-17 U13-13 U11-19)
    )
    (class kicad_default "" /#FFFF /BUS_CLK /B_A0 /B_A1 /B_A10 /B_A11 /B_A12
      /B_A13 /B_A14 /B_A15 /B_A2 /B_A3 /B_A4 /B_A5 /B_A6 /B_A7 /B_A8 /B_A9
      /B_D0 /B_D1 /B_D2 /B_D3 /B_D4 /B_D5 /B_D6 /B_D7 /CPU_CLK /M_A14 /M_A15
      /M_A16 /M_A17 /M_A18 /M_A19 /M_A20 /M_A21 /PB0 /PB1 /PB2 /PB3 /PB4 /PB5
      /PB6 /PB7 /PC0 /PC1 /PC2 /PC3 /PC4 /PC5 /PC6 /PC7 /PWR_OK /RESET /USER0
      /USER1 /USER2 /USER3 /USER4 /USER5 /USER6 /USER7 /Y0 /Y1 /Y2 /Y3 /Y4
      /Y5 /Y6 /Y7 "/~{#FFFF}" "/~{BUSREQ}" "/~{B_BUSACK}" "/~{B_IORQ}" "/~{B_M1}"
      "/~{B_MREQ}" "/~{B_RD}" "/~{B_RFSH}" "/~{B_WR}" "/~{CS0H}" "/~{CS0L}"
      "/~{CS1H}" "/~{CS1L}" "/~{CS2H}" "/~{CS2L}" "/~{CS3H}" "/~{CS3L}" "/~{INT0}"
      "/~{INT1}" "/~{INT2}" "/~{INT3}" "/~{INT4}" "/~{INT5}" "/~{INT6}" "/~{INT7}"
      "/~{INT}" "/~{NMI}" "/~{PPI_RD}" "/~{PPI_WR}" "/~{PS_ON}" "/~{RESET_SW}"
      "/~{RESET}" "/~{SBSLTSL30}" "/~{SBSLTSL31}" "/~{SBSLTSL32}" "/~{SBSLTSL33}"
      "/~{SLTSL0}" "/~{SLTSL1}" "/~{SLTSL2}" "/~{SLTSL3}" "/~{SSCS0H}" "/~{SSCS0L}"
      "/~{SSCS1H}" "/~{SSCS1L}" "/~{SSCS2H}" "/~{SSCS2L}" "/~{SSCS3H}" "/~{SSCS3L}"
      "/~{WAIT}" "Net-(D1-A)" "Net-(U1-Pad10)" "Net-(U1-Pad3)" "Net-(U1-Pad6)"
      "Net-(U10-Ea)" "Net-(U10-Za)" "Net-(U10-Zb)" "Net-(U11-Cp)" "Net-(U12-Pad6)"
      "Net-(U12-Pad8)" "Net-(U13-Za)" "Net-(U13-Zb)" "Net-(U14-OEa)" "Net-(U4A-E)"
      "Net-(U5-Pad6)" "Net-(U5-Pad8)" "Net-(U6-Pad6)" "Net-(U6-Pad8)" "Net-(U7-E2)"
      "unconnected-(U2-NC-Pad1)" "unconnected-(U2-NC-Pad12)" "unconnected-(U2-NC-Pad23)"
      "unconnected-(U2-NC-Pad34)" "unconnected-(U8-Pad10)" "unconnected-(U8-Pad11)"
      "unconnected-(U8-Pad12)" "unconnected-(U8-Pad13)" "unconnected-(U9-Pad10)"
      "unconnected-(U9-Pad12)" "unconnected-(U9-Pad13)" "unconnected-(U9-Pad8)"
      "unconnected-(U9-Pad9)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power /+12V /+3.3V /+3.3V2 /+3.3V3 /+5V /+5V2 /+5V3 /+5V4 /+5VSB
      "/-12V" /GND
      (circuit
        (use_via Via[0-1]_800:600_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 400  36576 -60452  37338 -60452)(net /+5V)(type route))
    (wire (path F.Cu 400  35814 -61214  36576 -60452)(net /+5V)(type route))
    (wire (path F.Cu 400  37338 -60452  49784 -72898)(net /+5V)(type route))
    (wire (path F.Cu 400  36576 -59690  37338 -60452)(net /+5V)(type route))
    (wire (path F.Cu 400  28067 -61214  30607 -61214)(net /+5V)(type route))
    (wire (path F.Cu 400  32258 -61214  30607 -61214)(net /+5V)(type route))
    (wire (path F.Cu 400  33782 -59690  32258 -61214)(net /+5V)(type route))
    (wire (path F.Cu 400  36576 -59690  33782 -59690)(net /+5V)(type route))
    (wire (path F.Cu 400  36576 -34544  36576 -59690)(net /+5V)(type route))
    (wire (path F.Cu 400  36576 -34544  38608 -32512)(net /+5V)(type route))
    (wire (path F.Cu 400  49784 -72898  49784 -82510)(net /+5V)(type route))
    (wire (path F.Cu 400  81074 -79502  74930 -79502)(net /+5V)(type route))
    (wire (path F.Cu 400  96905 -65786  96905 -69596)(net /+5V)(type route))
    (wire (path F.Cu 400  110236 -65786  110236 -69596)(net /+5V)(type route))
    (wire (path F.Cu 400  43581 -89408  43581 -93218)(net /+5V)(type route))
    (wire (path F.Cu 400  56912 -89408  56912 -93218)(net /+5V)(type route))
    (wire (path F.Cu 400  70243 -89408  70243 -93218)(net /+5V)(type route))
    (wire (path F.Cu 400  83574 -89408  83574 -93218)(net /+5V)(type route))
    (wire (path F.Cu 400  96905 -89408  96905 -93218)(net /+5V)(type route))
    (wire (path F.Cu 400  110236 -89408  110236 -93218)(net /+5V)(type route))
    (wire (path F.Cu 400  80772 -32512  86106 -32512  93726 -32512)(net /+5V)(type route))
    (wire (path F.Cu 400  86106 -65532  86106 -32512)(net /+5V)(type route))
    (wire (path F.Cu 400  86106 -65532  87884 -63754)(net /+5V)(type route))
    (wire (path F.Cu 400  84582 -67056  86106 -65532)(net /+5V)(type route))
    (wire (path F.Cu 400  94873 -63754  94488 -63754)(net /+5V)(type route))
    (wire (path F.Cu 400  96905 -65786  94873 -63754)(net /+5V)(type route))
    (wire (path F.Cu 400  87884 -63754  94488 -63754  108204 -63754  110236 -65786)(net /+5V)(type route))
    (wire (path F.Cu 400  84582 -81280  84582 -67056)(net /+5V)(type route))
    (wire (path F.Cu 400  56912 -34544  56912 -38354)(net /+5V)(type route))
    (wire (path F.Cu 400  70243 -34544  70243 -38354)(net /+5V)(type route))
    (wire (path F.Cu 400  83574 -34544  83574 -38354)(net /+5V)(type route))
    (wire (path F.Cu 400  96905 -34544  96905 -38354)(net /+5V)(type route))
    (wire (path F.Cu 400  110236 -34544  110236 -38354)(net /+5V)(type route))
    (wire (path F.Cu 400  54880 -32512  50038 -32512)(net /+5V)(type route))
    (wire (path F.Cu 400  56912 -34544  54880 -32512)(net /+5V)(type route))
    (wire (path F.Cu 400  50038 -32512  65532 -32512)(net /+5V)(type route))
    (wire (path F.Cu 400  38608 -32512  50038 -32512)(net /+5V)(type route))
    (wire (path F.Cu 400  68211 -32512  65532 -32512  80772 -32512)(net /+5V)(type route))
    (wire (path F.Cu 400  70243 -34544  68211 -32512)(net /+5V)(type route))
    (wire (path F.Cu 400  83566 -34544  81534 -32512  80772 -32512)(net /+5V)(type route))
    (wire (path F.Cu 400  83574 -34544  83566 -34544)(net /+5V)(type route))
    (wire (path F.Cu 400  94873 -32512  93726 -32512  108204 -32512)(net /+5V)(type route))
    (wire (path F.Cu 400  96905 -34544  94873 -32512)(net /+5V)(type route))
    (wire (path F.Cu 400  108204 -32512  110236 -34544)(net /+5V)(type route))
    (wire (path F.Cu 400  49784 -82510  50038 -82510)(net /+5V)(type route))
    (wire (path F.Cu 400  48514 -82510  49784 -82510)(net /+5V)(type route))
    (wire (path F.Cu 400  81074 -79502  82804 -79502  84582 -81280)(net /+5V)(type route))
    (wire (path F.Cu 400  84582 -86614  84582 -81280)(net /+5V)(type route))
    (wire (path F.Cu 400  84582 -86614  92964 -86614)(net /+5V)(type route))
    (wire (path F.Cu 400  80264 -86614  84582 -86614)(net /+5V)(type route))
    (wire (path F.Cu 400  56912 -88154  55372 -86614  66802 -86614)(net /+5V)(type route))
    (wire (path F.Cu 400  56912 -89408  56912 -88154)(net /+5V)(type route))
    (wire (path F.Cu 400  54102 -86614  55372 -86614)(net /+5V)(type route))
    (wire (path F.Cu 400  67449 -86614  66802 -86614)(net /+5V)(type route))
    (wire (path F.Cu 400  70243 -89408  67449 -86614)(net /+5V)(type route))
    (wire (path F.Cu 400  66802 -86614  80264 -86614)(net /+5V)(type route))
    (wire (path F.Cu 400  80780 -86614  80264 -86614)(net /+5V)(type route))
    (wire (path F.Cu 400  83574 -89408  80780 -86614)(net /+5V)(type route))
    (wire (path F.Cu 400  96905 -89408  94111 -86614)(net /+5V)(type route))
    (wire (path F.Cu 400  92964 -86614  107442 -86614)(net /+5V)(type route))
    (wire (path F.Cu 400  94111 -86614  92964 -86614)(net /+5V)(type route))
    (wire (path F.Cu 400  107442 -86614  110236 -89408)(net /+5V)(type route))
    (wire (path F.Cu 400  50038 -82550  54102 -86614)(net /+5V)(type route))
    (wire (path F.Cu 400  50038 -82510  50038 -82550)(net /+5V)(type route))
    (wire (path F.Cu 400  43581 -87443  48514 -82510)(net /+5V)(type route))
    (wire (path F.Cu 400  45212 -82510  48514 -82510)(net /+5V)(type route))
    (wire (path F.Cu 400  43581 -89408  43581 -87443)(net /+5V)(type route))
    (wire (path F.Cu 400  29317 -99715  28067 -100965)(net /+5V)(type route))
    (wire (path F.Cu 400  31857 -99207  31349 -99715  29317 -99715)(net /+5V)(type route))
    (wire (path F.Cu 400  31857 -88245  31857 -99207)(net /+5V)(type route))
    (wire (path F.Cu 400  37592 -82510  31857 -88245)(net /+5V)(type route))
    (wire (path F.Cu 400  45212 -82510  37592 -82510)(net /+5V)(type route))
  )
)
