$date
	Mon Jan  8 00:03:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sequence_detector1_tb $end
$var wire 1 ! o $end
$var reg 1 " clk $end
$var reg 1 # i $end
$var reg 1 $ rst $end
$var integer 32 % bit_stream [31:0] $end
$var integer 32 & j [31:0] $end
$scope module sd11 $end
$var wire 1 " clk $end
$var wire 1 # i $end
$var wire 1 $ rst $end
$var reg 1 ! o $end
$var reg 2 ' state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b0 &
b1011010101011101010 %
1$
x#
0"
x!
$end
#10
b0 '
1"
#20
0"
#30
0!
1"
b10011 &
0$
#40
0"
#50
1"
b10010 &
0#
#60
0"
#70
b1 '
1"
b10001 &
1#
#80
0"
#90
b10 '
1"
b10000 &
0#
#100
0"
#110
b11 '
1"
b1111 &
1#
#120
0"
#130
b1 '
1"
b1110 &
#140
0"
#150
b10 '
1"
b1101 &
0#
#160
0"
#170
b11 '
1"
b1100 &
1#
#180
0"
#190
1!
b10 '
1"
b1011 &
0#
#200
0"
#210
0!
b11 '
1"
b1010 &
1#
#220
0"
#230
1!
b10 '
1"
b1001 &
0#
#240
0"
#250
0!
b11 '
1"
b1000 &
1#
#260
0"
#270
1!
b10 '
1"
b111 &
0#
#280
0"
#290
0!
b11 '
1"
b110 &
1#
#300
0"
#310
b1 '
1"
b101 &
#320
0"
#330
1"
b100 &
#340
0"
#350
b10 '
1"
b11 &
0#
#360
0"
#370
b11 '
1"
b10 &
1#
#380
0"
#390
1!
b10 '
1"
b1 &
0#
#400
0"
#410
0!
b11 '
1"
b0 &
1#
#420
0"
#430
1!
b10 '
1"
b11111111111111111111111111111111 &
0#
#440
0"
#450
0!
b0 '
1"
#460
0"
#470
1"
#480
0"
#490
1"
#500
0"
#510
1"
#520
0"
#530
1"
#540
0"
#550
1"
#560
0"
#570
1"
#580
0"
#590
1"
#600
0"
#610
1"
#620
0"
#630
1"
#640
0"
#650
1"
#660
0"
#670
1"
#680
0"
#690
1"
#700
0"
#710
1"
#720
0"
#730
1"
#740
0"
#750
1"
#760
0"
#770
1"
#780
0"
#790
1"
#800
0"
#810
1"
#820
0"
#830
1"
#840
0"
#850
1"
#860
0"
#870
1"
#880
0"
#890
1"
#900
0"
#910
1"
#920
0"
#930
1"
#940
0"
#950
1"
#960
0"
#970
1"
#980
0"
#990
1"
#1000
0"
