{
  "design": {
    "design_info": {
      "boundary_crc": "0x8A0F1670664036D5",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../block_design_debugging.gen/sources_1/bd/multipliers",
      "name": "multipliers",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "mult_gen_0": "",
      "c_shift_ram_0": "",
      "clk_wiz_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "multipliers_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "P_0": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long",
              "minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency signed",
              "format bool minimum {} maximum {}} value FALSE}}}} DATA_WIDTH 16",
              "}"
            ],
            "value_src": "ip_prop"
          }
        }
      },
      "A_0": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_0": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "ip_revision": "19",
        "xci_name": "multipliers_mult_gen_0_0",
        "xci_path": "ip/multipliers_mult_gen_0_0/multipliers_mult_gen_0_0.xci",
        "inst_hier_path": "mult_gen_0",
        "parameters": {
          "MultType": {
            "value": "Parallel_Multiplier"
          },
          "Multiplier_Construction": {
            "value": "Use_LUTs"
          },
          "OutputWidthHigh": {
            "value": "15"
          },
          "PortAType": {
            "value": "Unsigned"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBType": {
            "value": "Unsigned"
          },
          "PortBWidth": {
            "value": "16"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "c_shift_ram_0": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "ip_revision": "15",
        "xci_name": "multipliers_c_shift_ram_0_0",
        "xci_path": "ip/multipliers_c_shift_ram_0_0/multipliers_c_shift_ram_0_0.xci",
        "inst_hier_path": "c_shift_ram_0",
        "parameters": {
          "Depth": {
            "value": "8"
          },
          "Width": {
            "value": "16"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "multipliers_clk_wiz_0_0",
        "xci_path": "ip/multipliers_clk_wiz_0_0/multipliers_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      }
    },
    "nets": {
      "A_0_1": {
        "ports": [
          "A_0",
          "mult_gen_0/A"
        ]
      },
      "B_0_1": {
        "ports": [
          "B_0",
          "mult_gen_0/B"
        ]
      },
      "a_times_b": {
        "ports": [
          "mult_gen_0/P",
          "c_shift_ram_0/D"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "mult_gen_0/CLK",
          "c_shift_ram_0/CLK",
          "clk"
        ]
      },
      "out_delayed": {
        "ports": [
          "c_shift_ram_0/Q",
          "P_0"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      }
    }
  }
}