<!doctype html><html lang="zh-hans"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"><title>AMD演示了堆叠的3D V-Cache技术：2 TB / SEC的192 MB AMD Demonstrates Stacked 3D V-Cache Technology: 192 MB at 2 TB/SEC</title><link rel="stylesheet" href="https://stackpath.bootstrapcdn.com/bootstrap/4.3.1/css/bootstrap.min.css" integrity="sha384-ggOyR0iXCbMQv3Xipma34MD+dH/1fQ784/j6cY/iJTQUOhcWr7x9JvoRxT2MZw1T" crossorigin="anonymous"><link rel="stylesheet" href="/img/css.css?random="><link data-rh="true" rel="icon" href="/img/favicon.ico"/><script data-ad-client="ca-pub-6067137220025946" async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script><script type="text/javascript" src="https://platform-api.sharethis.com/js/sharethis.js#property=5effb96910009800120b8d4d&product=inline-share-buttons" async="async"></script>
<script>var _hmt = _hmt || [];(function() {var hm = document.createElement("script");hm.src = "https://hm.baidu.com/hm.js?03c1a0f31299b4a2fbb83c34d6beaac9";var s = document.getElementsByTagName("script")[0]; s.parentNode.insertBefore(hm, s);})();</script></head><body><div id="my_header"><div class="container"><nav class="navbar navbar-expand-lg"><a class="navbar-brand" href="/"><img alt="diglog" src="/img/logo.v1.gif" class="rounded-sm"></a><button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarNavAltMarkup" aria-controls="navbarNavAltMarkup" aria-expanded="false" aria-label="Toggle navigation"><span class="navbar-toggler-icon"></span></button><div class="collapse navbar-collapse" id="navbarNavAltMarkup"><div class="navbar-nav"></div></div></nav></div></div><div class="container"><div id="my_content"><h1 class="page_narrow">AMD Demonstrates Stacked 3D V-Cache Technology: 192 MB at 2 TB/SEC<br/>AMD演示了堆叠的3D V-Cache技术：2 TB / SEC的192 MB </h1><div class="row"><div class="col-lg-12 col-12"><div class="my_story_list_item shadow p-3 mb-5 bg-white rounded"><div class="story_page_pub_time page_narrow">2021-06-03 23:30:46</div><div class="story_img_container"><a href="http://img2.diglog.com/img/2021/6/0a87ae77dfb317a854553eaf4efb03dc.jpg"><img src="http://img2.diglog.com/img/2021/6/0a87ae77dfb317a854553eaf4efb03dc.jpg" class="img-fluid my_story_img" onerror="this.style.display='none'"></a></div><div class="page_narrow text-break page_content"><p>The AMD team surprised us here. What seemed like a very par-for-the-course Computex keynote turned into an incredible demonstration of what AMD is testing in the lab with TSMC’s new 3D Fabric technologies. We’ve covered 3D Fabric before, but AMD is putting it to good use by stacking up its processors with additional cache, enabling super-fast bandwidth, and better gaming performance. That’s the claim at any rate, and AMD showcased its new demo processor on stage at Computex. Here’s a deeper run-down into what it actually is.</p><p>AMD团队在这里让我们感到惊讶。似乎是一个非常方案的Comput Computex Keynote变成了令人难以置信的展示AMD在具有TSMC的新型3D结构技术的实验室中测试的。我们以前覆盖了3D结构，但AMD通过堆叠其处理器，通过额外的缓存，实现超快速带宽和更好的游戏性能，使其充分利用。这是任何速度的索赔，AMD在Computex的舞台上展示了​​其新的演示处理器。这是一个更深入的倒入它实际的东西。</p><p>    AMD announced it was looking into 3D stacking technologies with ‘X3D’ back  in March 2020 at its Financial Analyst Day, with a very odd diagram showing a chiplet processor with what looked like stacks of HBM or some sort of memory around the outside. At the time AMD said it was a mix of 2.5D and 3D packaging technologies enabling 10x bandwidth density or higher. The ‘X’ in ‘X3D’ was meant to stand for Hybrid, and the technology was set for ‘the future’. Since then TSMC has announced its 3D Fabric line of technologies, a broad name for its combination of 2.5D and 3D integration offerings.</p><p>    AMD宣布它正在研究与2020年3月的“X3D”回到其财务分析日的3D堆叠技术，这是一个非常奇怪的图，示出了一个看起来像堆栈的HBM或外面某种内存的奇迹处理器。在AMD时表示，它是2.5D和3D包装技术的混合，实现了10倍带宽密度或更高的。 'x3d'中的“x”是为了支持混合动力车，该技术是为“未来”而设定的。从那时起，台积电宣布了其3D结构技术，是其225D和3D集成产品的组合的广泛名称。</p><p>    Today AMD presented the first stage of its 3D chiplet journey. The first application is a stacked cache on top of a standard processor chiplet. On stage, Lisa Su showcased one of AMD’s Ryzen 5000 dual-chiplet processors with Zen 3 cores. On one of the compute chiplets, a 64 MB SRAM built on TSMC’s 7nm was integrated on the top, effectively tripling the amount of cache that the cores have access to.</p><p>    今天，AMD提出了它的3D小杉之旅的第一阶段。第一个应用程序是标准处理器小芯片顶部的堆叠缓存。在舞台上，Lisa Su展示了AMD的Ryzen 5000双夹芯片加载机中的一个，Zen 3核心。在其中一个计算小芯片上，在TSMC 7nm上建立的64 MB SRAM集成在顶部，有效地增长了核心可以访问的缓存量。</p><p>  That means that the original Ryzen 5000 chiplet, with eight cores having access to 32 MB of L3 cache, now becomes an eight-core complex with access to 96 MB of L3 cache. The two dies are bonded with Through Silicon Vias (TSVs), passing power and data between the two. AMD claims that the total bandwidth of the L3 cache increases to beyond 2 TB/sec, which would technically be faster than the L1 cache on the die (but with higher latency).</p><p>  这意味着原始的Ryzen 5000小芯片，八个核心可以访问32 MB的L3缓存，现在成为八核复合体，可访问96 MB的L3缓存。两根管芯通过硅通孔（TSV）粘合，通过两者之间的功率和数据。 AMD声称L3高速缓存的总带宽增加到超过2 TB / sec，这在技术上比模具上的L1缓存（但具有更高的延迟）更快。</p><p>    As part of the chip diagram, the TSVs would be direct copper-to-copper bonding. The cache die is not the same size as the core complex, and as a result additional structural silicon is needed to ensure that there is equal pressure across both the bottom compute die and the top cache die. Both dies are thinned, with the goal to enable the new chiplet in the same substrate and heatspreader technology currently in use in Ryzen 5000 processors.</p><p>    作为芯片图的一部分，TSV将是直接铜到铜键合的。高速缓存管芯与核心复合物的大小不同，并且随着结果，需要额外的结构芯片以确保在底部计算芯片和顶部高速缓存管芯上存在相同的压力。两根模具都变薄，目标是在ryzen 5000处理器中使用当前使用的相同基板和热普通技术中的新小芯片。</p><p>  The prototype processor shown on stage had one of its chiplets using this new caching technology. The other chiplet was left as standard to show the difference, and the one chiplet that had the cache die ‘exposed’ made it obvious and comparable with the regular non- integrated chiplet. CEO Dr. Lisa Su said that the 64 MB SRAM in this case is a 6mm x 6mm design (36 mm2), which puts it at just under half the die area of a full Zen 3 chiplet.</p><p>  舞台上显示的原型处理器有一个使用这种新的缓存技术的小芯片。另一个小芯片作为标准留下以显示差异，并且具有缓存模具的一个尖峰，使缓存模具'暴露'使其明显且与常规非整合巨孔相当。首席执行官Lisa Su博士表示，在这种情况下，64 MB SRAM为6mm x 6mm设计（36 mm2），它将其放在全Zen 3尖芯的芯片区域的一半之下。</p><p>    In a full product Lisa explained that all the chiplets would have the stacked cache enabled, for 96 MB of cache per chiplet, or 192 MB total for a processor like this that has 12 or 16 cores.</p><p>    在一个完整的产品中，LISA解释说，所有小芯片都会启用堆叠缓存，每个小芯片的96 MB高速缓存，或者像这样的处理器的192 MB总数有12或16个核心。 </p><p>  As part of the technology, it was explained that this packaging enables a &gt;200x interconnect density compared to regular 2D packaging (which is something we already know from HBM stacking), a &gt;15x density increase compared to microbump technology (a shot straight across the bow of Intel’s Foveros), and &gt;3x better interconnect efficiency compared to microbumps. The TSV interface is a direct die-to-die copper interconnect, meaning that AMD is using TSMC’s Chip-on-Wafer technology. Dr Su claimed on stage that these features make this the most advanced and flexible ‘active-on-active’ chip stacking technology in the industry.</p><p>作为该技术的一部分，解释说，与常规2D包装（这是从HBM堆叠中已经了解的东西），A＆GT;与Microbump技术相比，A＆gt;与Microbump技术相比，这包装启用了A＆GT; 200x互连密度。与Microbump技术相比，15倍的密度增加（直接拍摄横跨英特尔的Foveros弓），和GT;与Microbumps相比，3x更好地互连效率。 TSV接口是直接模具铜互连，这意味着AMD正在使用TSMC的芯片芯片技术。斯普斯博士声称，这些功能使这一功能成为该行业中最先进和灵活的“活跃的活跃”芯片堆叠技术。</p><p>  As for performance demonstrations, AMD compared a before and after using Gears of War 5. On one side was a standard Ryzen 9 5900X 12-core processor, while the other was a prototype using the new 3D V-Cache built upon a Ryzen 9 5900X. Both processors were fixed at 4 GHz, and paired with an un-named graphics card.</p><p>  至于绩效演示，AMD比较了使用战争齿轮5.在一侧是一个标准的Ryzen 9 5900x 12核处理器，而另一侧是使用在Ryzen 9 5900x上构建的新的3D V-Cache的原型。 。两个处理器都固定为4 GHz，并与未命名的显卡配对。</p><p>    In this scenario the comparison point is that one processor has 64 MB of L3 cache, while the other has 192 MB of L3 cache. One of the selling points of Ryzen 5000 processors was the extended L3 cache available to each processor to help with gaming performance, and moving that up to 96 MB per chiplet extends that advantage even further, with AMD showing a +12% FPS gain (184 FPS vs 206 FPS) with the increased cache size at 1080p. Over a series of games, AMD claimed +15% average gaming performance:</p><p>    在这种情况下，比较点是一个处理器具有64 MB的L3缓存，而另一个处理器具有192 MB的L3缓存。 RYZEN 5000处理器的销售点之一是每个处理器可用的L3缓存，以帮助游戏性能，并且每次小芯片高达96 MB的移动甚至更好地扩展，AMD显示A + 12％FPS增益（184 FPS与206 FPS）在1080p时增加了缓存大小。在一系列游戏中，AMD声称+ 15％的平均游戏表现：</p><p>      This is not an exhaustive list by any means, but it makes for interesting reading. AMD’s claim here is that a +15% bump is akin to a full architecture generation jump, effectively enabling a rare improvement through philosophical design differences. Here at  AnandTech we would like to note that as it becomes harder to drill down into new process nodes, philosophical design enhancements might become the main driver of future performance.</p><p>      这不是任何手段的详尽清单，但它会用于有趣的阅读。 AMD的索赔是A + 15％的凹凸类似于完整的建筑生成跳跃，通过哲学设计差异有效地实现了罕见的改进。在Anandtech的情况下，我们想注意到更难深​​入到新的流程节点，哲学设计增强可能成为未来性能的主要驱动因素。</p><p>  AMD says that it has made great strides with the technology, and is set to put it into production with its highest-end processors by the end of the year. It wasn’t stated on what products it would be coming to, whether that was consumer or enterprise. Apropos of this, AMD has said that Zen 4 is set for launch in 2022.</p><p>  AMD表示，它已经与该技术进行了巨大的进步，并将其置于今年年底以最高端的处理器生产。无论是消费者还是企业，它都没有说明它是什么产品。 APROPOS，AMD表示，ZEN 4在2022年为推出。</p><p>    Well that was unexpected. We knew that AMD was going to be investing in TSMC’s 3D Fabric technology, but I guess we didn’t expect it to be this soon or with a demo on a desktop processor first.</p><p>    那意外。我们知道AMD将投资TSMC的3D Fabric技术，但我想我们不希望它成为这一点，或者在桌面处理器上进行演示。</p><p>    Starting with the technology, this is clearly TSMC’s SoIC Chip-on-Wafer in action, albeit with only two layers. TSMC has demonstrated twelve layers, however those were non-active layers. The problem with stacking silicon is going to be in the activity, and subsequently thermals. We’ve seen with other TSV stacked hardware, like HBM, that SRAM/memory/cache is the perfect vehicle for this as it doesn’t add  that much to the thermal requirements of the processor. The downside is that the cache you stack on top is little more than just cache.</p><p>    从该技术开始，这显然是TSMC的SOIC芯片上的动作，尽管只有两层。台积电已经展示了十二层，但是那些是非活性层。堆叠硅的问题将在活动中，随后热。我们已经看到了其他TSV堆叠硬件，如HBM，SRAM / MEMORY / CACHE是完美的车辆，因为它不会增加处理器的热量要求。缺点是您在上面堆叠的缓存几乎不仅仅是缓存。 </p><p>    This is where AMD and Intel’s stacking differs. By using TSVs rather than microbumps, AMD can get greater bandwidth and power efficiency out of TSVs, but also stack multiple chiplets high if needed. TSVs can carry power and data, but you still have to design around the two for cross signaling. Intel’s Foveros technology, while it is also 3D stacking, it relies on microbumps between the two chiplets. These are bigger and power-hungry, but allow Intel to put logic on both the lower die and upper die. The other element is thermals – usually you want the logic on the top die to manage the thermals better as it is close to the heatspreader/heatsink, but moving logic further away from the substrate means that power has to be transported up to the top die. Intel is hoping to mix microbumps and TSVs in upcoming technologies, and TSMC has a similar roadmap for the future for its customers.</p><p>这是AMD和英特尔的堆叠不同的地方。通过使用TSV而不是MicroBump，AMD可以从TSV中获得更大的带宽和功率效率，但如果需要，也可以堆叠多个小芯片。 TSV可以携带电力和数据，但您仍然必须在两个中设计交叉信令。英特尔的Foveros技术，虽然它也是3D堆叠，它依赖于两个小芯片之间的Microbumps。这些更大，且且耗能，但允许英特尔将逻辑放在下模和上模上。另一个元素是热 - 通常您希望顶部模具上的逻辑更好地管理热量，因为它靠近加热普通/散热器，但是从基板上进一步移动逻辑意味着必须将动力传送到顶部模具。英特尔希望在即将到来的技术中混合Microbumps和TSV，而TSMC为其客户提供了类似的路线图。</p><p>  Moving to the chiplet itself, it was claimed that the 64 MB L3 cache chiplet is 6mm x 6mm, or 36 mm2, and is built on TSMC 7nm. The fact that it is built on TSMC 7nm is going to be a critical point here – you might think that a cache chiplet might be better suited to a cheaper process node. The tradeoff in cost is power and die area (yield at such a small die size isn’t worth considering). If AMD is to make these cache chiplets on TSMC 7nm, then that means a Zen 3 with additional cache requires 80.7 mm2 for the Zen 3 chiplet as normal, then another 36 mm2 for the cache, effectively requiring 45% more silicon per processor. While we’re currently in a silicon shortage, this might have an effect on how many processors are made available for wider use. This might be why AMD said it was looking at ‘highest-end’ products first.</p><p>  搬到小芯片本身，据称64 MB L3缓存小芯片为6mm×6mm，或36mm2，并在台积电7nm上构建。它在TSMC 7nm上建立的事实将是这里的关键点 - 您可能会认为缓存小费率可能更适合更便宜的流程节点。成本的权衡是电力和模具区域（如这种小模糊尺寸的产量不值得考虑）。如果AMD是在TSMC 7nm上制作这些缓存小芯片，那么这意味着具有额外高速缓存的ZEN 3需要80.7 mm2为ZEN 3小芯片正常，然后是缓存的另一个36mm 2，每个处理器有效地需要45％的硅。虽然我们目前处于硅片短缺状态，但这可能会对许多处理器提供有关更广泛使用的影响。这可能是为什么AMD表示它首先看出“最高端”产品。</p><p>  Now adding 64 MB of cache to a chip that already has 32 MB of L3 cache isn’t as straightforward as it seems. If AMD is directly integrating it as an adjacency to the L3 cache, then we have a dual-tiered L3 cache. Likely accessing that 64 MB requires more power, but that provides greater bandwidth. It would depend on the workload if the regular 32 MB is enough, compared to the extra 64 MB provided by the stacked die. We could see the extra 64 MB seen as an equivalent L4 cache, however the issue here is that in order for that extra 64 MB to go out to main memory, it has to pass through the main chiplet under it. That’s an additional power draw worth noting. I am very interested in seeing how the memory profile from the perspective of a core comes out with this extra chiplet, and how AMD is integrating that into the structure. AMD has stated that it is an SRAM-based design, so unfortunately it isn’t anything fancy like persistent memory, which would have been a whole different design ethos. By sticking to SRAM it means that at least it can seamlessly provide performance uplifts.</p><p>  现在将64 MB的缓存添加到已经具有32 MB的L3缓存的芯片上并不像似乎那样简单。如果AMD直接将其集成为L3缓存的邻接，则我们有一个双层L3缓存。可能访问64 MB需要更多的电量，但提供更大的带宽。如果常规32 MB足够，则依赖于工作负载，而堆叠模具提供的额外64 MB相比。我们可以看到额外的64 MB被视为等效的L4缓存，但这里的问题是，为了使额外的64 MB出去主内存，它必须通过主尖峰。这是一个值得注意的额外功率。我非常有兴趣看到从核心的角度来看的内存配置文件如何使用这种额外的小芯片，以及AMD如何将其集成到结构中。 AMD表示，它是一种基于SRAM的设计，所以不幸的是，它并没有像持久的记忆那样幻想，这将是一个整体不同的设计精神。通过粘贴到SRAM，这意味着至少它可以无缝地提供性能隆起。</p><p>  On the performance, we’ve seen L3 cache depth improve gaming performance, both for discrete and integrated gaming. However, increased L3 cache depth doesn’t do much else for performance. This was best exemplified in our review of Intel’s Broadwell processors, with 128 MB of L4 cache (~77 mm2 on Intel 22nm), wherein the extra cache only improved gaming and compression/decompression tests. It will be interesting to see how AMD markets the technology beyond gaming.</p><p>  在性能上，我们已经看到了L3缓存深度改善了用于离散和集成游戏的游戏性能。但是，L3缓存深度的增加并不需要别的表现。在我们对英特尔的Broadwell处理器的审查中，这是最好的例子，其中128 MB的L4缓存（英特尔22nm上〜77 mm2），其中额外的缓存仅改进了游戏和压缩/解压缩测试。看到AMD在游戏之外的技术如何市场将会有趣。</p><p>  Finally, interception into the mainstream - AMD says that it is ready to start integrating the technology into its high-end portfolio with production at the end of the year. AMD has said that Zen 4 on 5nm launch is in 2022. Based on previous timescales, we have predicted that AMD’s next processor family is roughly a Feb 2022 launch. Whether that would be Zen 4 it’s unclear at this point, but also Zen 4 is on 5nm and AMD is showcasing this 3D V-Cache on 7nm. Whether AMD has plans to monetize this feature on 7nm, or whether it might combine a 5nm Zen 4 chiplet with a 7nm 64 MB cache chiplet is unclear. It wouldn’t be too difficult to combine the two, however I suspect that AMD might want to push its caching technology into more premium products than Ryzen desktop. We might see special one-off editions as the technology ramps through the stack.</p><p>  最后，拦截到主流 -  AMD表示，它已准备好将技术集成到其高端投资组合，并在今年年底生产。 AMD表示，Zen 4在5nm发布于2022年。根据以前的时间尺度，我们预测AMD的下一个处理器家庭大约是2月2022年推出。这将是ZEN 4目前不清楚，但ZEN 4是在5nm上，AMD在7nm上展示该3D V-Cache。 AMD是否计划在7nm上将此功能货币化，或者它是否可能将5nm ZEN 4小芯片组合起来，具有7nm 64 MB缓存小芯片尚不清楚。结合这两者并不太难，但我怀疑AMD可能希望将其缓存技术推入比Ryzen Desktop更高级产品。我们可能会在技术斜坡通过堆栈中看到特殊的一次性版本。</p><p>  To conclude, I have a number of questions I’d like to ask AMD. I’m hoping that I will get some answers, and if I do, I’ll cycle back with the details.</p><p>  要得出结论，我有一些问题我想问AMD。我希望我会得到一些答案，如果我这样做，我会用细节循环。</p><p>          This technology will be productized with 7nm Zen 3-based Ryzen processors. Nothing was said about EPYC.</p><p>          该技术将用7nm Zen 3的Ryzen处理器生产。关于epyc没有说什么。 </p><p>  Those processors will start production at the end of the year. No comment on availability, although Q1 2022 would fit into AMD&#39;s regular cadence.</p><p>这些处理器将在年底开始生产。没有评论可用性，尽管Q1 2022适合于AMD＆＃39;常规Cadence。</p><p>  This V-Cache chiplet is 64 MB of additional L3, with no stepped penalty on latency. The V-Cache is address striped with the normal L3 and can be powered down when not in use. The V-Cache sits on the same power plane as the regular L3.</p><p>  此V-Cache Chiplet为64 MB的附加L3，在延迟没有阶梯障碍。 V-Cache是​​带有正常L3的地址，可以在不使用时断电。 V-Cache位于与常规L3相同的电源平面上。</p><p>  The processor with V-Cache is the same z-height as current Zen 3 products - both the core chiplet and the V-Cache are thinned to have an equal z-height as the IOD die for seamless integration</p><p>  具有V-Cache的处理器与当前ZEN 3产品相同的Z高度 - 核心小芯片和V高速缓存都变薄为具有相等的Z高度，因为IOD模具无缝集成</p><p>  As the V-Cache is built over the L3 cache on the main CCX, it doesn&#39;t sit over any of the hotspots created by the cores and so thermal considerations are less of an issue. The support silicon above the cores is designed to be thermally efficient.</p><p>  由于V-Cache在主CCX上的L3缓存上构建，它不会坐在核心创建的任何热点上，因此热考虑因素较少。芯上方的支撑硅设计为热效率。</p><p>  The V-Cache is a single 64 MB die, and is relatively denser than the normal L3 because it uses SRAM-optimized libraries of TSMC&#39;s 7nm process, AMD knows that TSMC can do multiple stacked dies, however AMD is only talking about a 1-High stack at this time which it will bring to market.</p><p>  V-Cache是​​单个64 MB模具，并且比正常L3相对密集，因为它使用了SRAM优化的TSMC和＃39; S 7NM过程的库，AMD知道TSMC可以做多个堆叠的模具，但是AMD只是谈话大约一个1高堆栈，它将带来市场。</p><p>  POST A COMMENT      You could get a 5700G OEM system for $550 on sale recently. Zen 3+ with 3D cache and RDNA2 next year? I&#39;ll throw another $50 at that.  Reply</p><p>  发表评论您最近可以获得550美元的5700克OEM系统。 Zen 3+与3D缓存和明年rdna2？我＆＃39; ll在那个上扔了另外50美元。回复</p><p>  I&#39;d expect the cache tax to be about triple that myself. It&#39;s not just the cost of the cache die it&#39;s the R&amp;D, the labor, etc...  They might surprise me but I&#39;m betting all 3D cache products to be $150 over the standard chips.</p><p>  D＆＃39; D期望缓存税是我自己的三倍。它不仅仅是缓存的成本而死亡的成本＆＃39;它的R＆amp; D，劳动力等......他们可能会让我感到惊讶但是我将所有3D缓存产品投注150美元标准芯片。 </p><p>  Reply</p><p>回复</p><p>  New tech and not cheap to produce, so $150 extra seems to be low… but lets see. Normal zen3 and these will both be produced same time to Keep normal prices cpus also available!  Reply</p><p>  新技术而不便宜生产，所以150美元的额外似乎很低......但让我们看看。正常ZEN3和这些都将同时生产的同时保持正常价格CPU也可用！回复</p><p>  SteamPal V2, perhaps? If (1) first gen SteamPal even materializes and (2) if it is a runaway success, that is.  Reply</p><p>  Steampal v2，也许是什么？如果（1）首先，蒸汽斯斯特甚至甚至估计（2），如果这是一个失控的成功。回复</p><p>  I think SteamPal v1 would hang around on Van Gogh for a couple of years, to be replaced by something newer than Dragon Crest or Rembrandt.  Reply</p><p>  我认为Steampal v1会在梵高上挂在梵高几年，被比龙嵴或伦勃朗更新的东西所取代。回复</p><p>  Just imagine: Intel&#39;s Crystal Well L4 eDRAM only provided 100 GB/s of 128MB cache with far higher latency. Imagine what 2 TB/s of low-latency 128 MB could provide an APU&#39;s integrated graphics.  Reply</p><p>  只是想象：英特尔＆＃39; s水晶阱l4 edram只提供100 gb / s的128MB缓存，延迟远远高。想象一下，低延迟128 MB的2 TB / s可以提供APU和＃39; S集成图形。回复</p><p>    Careful observers have also fielded the idea of putting this 3D V-Cache to work in APUs. There it could be used as insanely fast on-package memory for integrated graphics. Intel&#39;s Crystal Well, a 128MB eDRAM-based L4 cache as seen in 5th Gen Broadwell, provides a paltry 100 GB/s bandwidth. Well, AMD&#39;s 3D V-Cache offer 20 times the bandwidth of Crystal Well. Even a stack of HBM2E, while more capacity dense, falls massively short in bandwidth at just 480 GB/s. This would be a dream come true in an APU...  Reply</p><p>    仔细观察员还开辟了将此3D V-Cache才能在APU中工作的想法。它可以用作集成图形的完美快速的包装内存器。 Intel＆＃39; s crystal of，基于128MB的Edram-L4缓存，如第5届Gen Broadwell所示，提供了Paltry 100 GB / s带宽。嗯，AMD＆＃39; S 3D V-Cache提供的晶体带宽的20倍。即使是一堆HBM2E，虽然更多的容量密集，但在仅480 GB / s的带宽中大量短路。这将是一个梦想成真......回复 </p></div><div id="story_share_this"><div class="sharethis-inline-share-buttons"></div></div><div class="text-break sotry_link page_narrow"><a target="_blank" href="https://www.anandtech.com/show/16725/amd-demonstrates-stacked-vcache-technology-2-tbsec-for-15-gaming">https://www.anandtech.com/show/16725/amd-demonstrates-stacked-vcache-technology-2-tbsec-for-15-gaming</a></div><div class="story_tags page_narrow"><button type="button" class="btn btn-light my_tag"><a href="/tag/演示/">#演示</a></button><button type="button" class="btn btn-light my_tag"><a href="/tag/amd/">#amd</a></button></div></div><div class="my_movie_list_item shadow p-3 mb-5 bg-white rounded"><button type="button" class="btn btn-link my_tag"><a href="/tag/web2.0/">#web2.0</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/google/">#google</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/设计/">#设计</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/创意/">#创意</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/摄影/">#摄影</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/游戏/">#游戏</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/图片/">#图片</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/软件/">#软件</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/视频/">#视频</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/手机/">#手机</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/广告/">#广告</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/apple/">#apple</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/iphone/">#iphone</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/网站/">#网站</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/免费/">#免费</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/下载/">#下载</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/windows/">#windows</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/微软/">#微软</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/firefox/">#firefox</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/苹果/">#苹果</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/blog/">#blog</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/音乐/">#音乐</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/博客/">#博客</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/wordpress/">#wordpress</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/恶搞/">#恶搞</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/艺术/">#艺术</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/qq/">#qq</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/web/">#web</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/谷歌/">#谷歌</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/工具/">#工具</a></button></div></div></div><div id="my_footer"><div class=""><a href="/tags/">tags</a> <a href="/users/">users</a></div>&copy;2012-2021 diglog.com </div></div></body></html>