{
  "module_name": "hw-me-regs.h",
  "hash_id": "d00f9a593dc5d255f1f85c89a5300ae409d656dab04bb825d97daa55af89e013",
  "original_prompt": "Ingested from linux-6.6.14/drivers/misc/mei/hw-me-regs.h",
  "human_readable_source": " \n \n#ifndef _MEI_HW_MEI_REGS_H_\n#define _MEI_HW_MEI_REGS_H_\n\n \n#define MEI_DEV_ID_82946GZ    0x2974   \n#define MEI_DEV_ID_82G35      0x2984   \n#define MEI_DEV_ID_82Q965     0x2994   \n#define MEI_DEV_ID_82G965     0x29A4   \n\n#define MEI_DEV_ID_82GM965    0x2A04   \n#define MEI_DEV_ID_82GME965   0x2A14   \n\n#define MEI_DEV_ID_ICH9_82Q35 0x29B4   \n#define MEI_DEV_ID_ICH9_82G33 0x29C4   \n#define MEI_DEV_ID_ICH9_82Q33 0x29D4   \n#define MEI_DEV_ID_ICH9_82X38 0x29E4   \n#define MEI_DEV_ID_ICH9_3200  0x29F4   \n\n#define MEI_DEV_ID_ICH9_6     0x28B4   \n#define MEI_DEV_ID_ICH9_7     0x28C4   \n#define MEI_DEV_ID_ICH9_8     0x28D4   \n#define MEI_DEV_ID_ICH9_9     0x28E4   \n#define MEI_DEV_ID_ICH9_10    0x28F4   \n\n#define MEI_DEV_ID_ICH9M_1    0x2A44   \n#define MEI_DEV_ID_ICH9M_2    0x2A54   \n#define MEI_DEV_ID_ICH9M_3    0x2A64   \n#define MEI_DEV_ID_ICH9M_4    0x2A74   \n\n#define MEI_DEV_ID_ICH10_1    0x2E04   \n#define MEI_DEV_ID_ICH10_2    0x2E14   \n#define MEI_DEV_ID_ICH10_3    0x2E24   \n#define MEI_DEV_ID_ICH10_4    0x2E34   \n\n#define MEI_DEV_ID_IBXPK_1    0x3B64   \n#define MEI_DEV_ID_IBXPK_2    0x3B65   \n\n#define MEI_DEV_ID_CPT_1      0x1C3A   \n#define MEI_DEV_ID_PBG_1      0x1D3A   \n\n#define MEI_DEV_ID_PPT_1      0x1E3A   \n#define MEI_DEV_ID_PPT_2      0x1CBA   \n#define MEI_DEV_ID_PPT_3      0x1DBA   \n\n#define MEI_DEV_ID_LPT_H      0x8C3A   \n#define MEI_DEV_ID_LPT_W      0x8D3A   \n#define MEI_DEV_ID_LPT_LP     0x9C3A   \n#define MEI_DEV_ID_LPT_HR     0x8CBA   \n\n#define MEI_DEV_ID_WPT_LP     0x9CBA   \n#define MEI_DEV_ID_WPT_LP_2   0x9CBB   \n\n#define MEI_DEV_ID_SPT        0x9D3A   \n#define MEI_DEV_ID_SPT_2      0x9D3B   \n#define MEI_DEV_ID_SPT_3      0x9D3E   \n#define MEI_DEV_ID_SPT_H      0xA13A   \n#define MEI_DEV_ID_SPT_H_2    0xA13B   \n\n#define MEI_DEV_ID_LBG        0xA1BA   \n\n#define MEI_DEV_ID_BXT_M      0x1A9A   \n#define MEI_DEV_ID_APL_I      0x5A9A   \n\n#define MEI_DEV_ID_DNV_IE     0x19E5   \n\n#define MEI_DEV_ID_GLK        0x319A   \n\n#define MEI_DEV_ID_KBP        0xA2BA   \n#define MEI_DEV_ID_KBP_2      0xA2BB   \n#define MEI_DEV_ID_KBP_3      0xA2BE   \n\n#define MEI_DEV_ID_CNP_LP     0x9DE0   \n#define MEI_DEV_ID_CNP_LP_3   0x9DE4   \n#define MEI_DEV_ID_CNP_H      0xA360   \n#define MEI_DEV_ID_CNP_H_3    0xA364   \n\n#define MEI_DEV_ID_CMP_LP     0x02e0   \n#define MEI_DEV_ID_CMP_LP_3   0x02e4   \n\n#define MEI_DEV_ID_CMP_V      0xA3BA   \n\n#define MEI_DEV_ID_CMP_H      0x06e0   \n#define MEI_DEV_ID_CMP_H_3    0x06e4   \n\n#define MEI_DEV_ID_CDF        0x18D3   \n\n#define MEI_DEV_ID_ICP_LP     0x34E0   \n#define MEI_DEV_ID_ICP_N      0x38E0   \n\n#define MEI_DEV_ID_JSP_N      0x4DE0   \n\n#define MEI_DEV_ID_TGP_LP     0xA0E0   \n#define MEI_DEV_ID_TGP_H      0x43E0   \n\n#define MEI_DEV_ID_MCC        0x4B70   \n#define MEI_DEV_ID_MCC_4      0x4B75   \n\n#define MEI_DEV_ID_EBG        0x1BE0   \n\n#define MEI_DEV_ID_ADP_S      0x7AE8   \n#define MEI_DEV_ID_ADP_LP     0x7A60   \n#define MEI_DEV_ID_ADP_P      0x51E0   \n#define MEI_DEV_ID_ADP_N      0x54E0   \n\n#define MEI_DEV_ID_RPL_S      0x7A68   \n\n#define MEI_DEV_ID_MTL_M      0x7E70   \n\n \n\n \n#define PCI_CFG_HFS_1         0x40\n#  define PCI_CFG_HFS_1_D0I3_MSK     0x80000000\n#  define PCI_CFG_HFS_1_OPMODE_MSK 0xf0000  \n#  define PCI_CFG_HFS_1_OPMODE_SPS 0xf0000  \n#define PCI_CFG_HFS_2         0x48\n#define PCI_CFG_HFS_3         0x60\n#  define PCI_CFG_HFS_3_FW_SKU_MSK   0x00000070\n#  define PCI_CFG_HFS_3_FW_SKU_IGN   0x00000000\n#  define PCI_CFG_HFS_3_FW_SKU_SPS   0x00000060\n#define PCI_CFG_HFS_4         0x64\n#define PCI_CFG_HFS_5         0x68\n#  define GSC_CFG_HFS_5_BOOT_TYPE_MSK      0x00000003\n#  define GSC_CFG_HFS_5_BOOT_TYPE_PXP               3\n#define PCI_CFG_HFS_6         0x6C\n\n \n \n#define H_CB_WW    0\n \n#define H_CSR      4\n \n#define ME_CB_RW   8\n \n#define ME_CSR_HA  0xC\n \n#define H_HPG_CSR  0x10\n \n#define H_D0I3C    0x800\n\n#define H_GSC_EXT_OP_MEM_BASE_ADDR_LO_REG 0x100\n#define H_GSC_EXT_OP_MEM_BASE_ADDR_HI_REG 0x104\n#define H_GSC_EXT_OP_MEM_LIMIT_REG        0x108\n#define GSC_EXT_OP_MEM_VALID              BIT(31)\n\n \n \n#define H_CBD             0xFF000000\n \n#define H_CBWP            0x00FF0000\n \n#define H_CBRP            0x0000FF00\n \n#define H_RST             0x00000010\n \n#define H_RDY             0x00000008\n \n#define H_IG              0x00000004\n \n#define H_IS              0x00000002\n \n#define H_IE              0x00000001\n \n#define H_D0I3C_IE        0x00000020\n \n#define H_D0I3C_IS        0x00000040\n\n \n#define H_CSR_IE_MASK     (H_IE | H_D0I3C_IE)\n#define H_CSR_IS_MASK     (H_IS | H_D0I3C_IS)\n\n \n \n#define ME_CBD_HRA        0xFF000000\n \n#define ME_CBWP_HRA       0x00FF0000\n \n#define ME_CBRP_HRA       0x0000FF00\n \n#define ME_PGIC_HRA       0x00000040\n \n#define ME_RST_HRA        0x00000010\n \n#define ME_RDY_HRA        0x00000008\n \n#define ME_IG_HRA         0x00000004\n \n#define ME_IS_HRA         0x00000002\n \n#define ME_IE_HRA         0x00000001\n \n#define ME_TRC            0x00000030\n\n \n#define H_HPG_CSR_PGIHEXR 0x00000001\n#define H_HPG_CSR_PGI     0x00000002\n\n \n#define H_D0I3C_CIP      0x00000001\n#define H_D0I3C_IR       0x00000002\n#define H_D0I3C_I3       0x00000004\n#define H_D0I3C_RR       0x00000008\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}