Simulator report for avsoc_maxv_parallel_flash_read_controller
Mon Aug 10 11:13:58 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 688 nodes    ;
; Simulation Coverage         ;      59.33 % ;
; Total Number of Transitions ; 13226        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      59.33 % ;
; Total nodes checked                                 ; 688          ;
; Total output ports checked                          ; 686          ;
; Total output ports with complete 1/0-value coverage ; 407          ;
; Total output ports with no 1/0-value coverage       ; 263          ;
; Total output ports with no 1-value coverage         ; 263          ;
; Total output ports with no 0-value coverage         ; 279          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                       ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~0                                                         ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~0                                                         ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~1                                                         ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~1                                                         ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~2                                                         ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~2                                                         ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~3                                                         ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~3                                                         ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~4                                                         ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~4                                                         ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~5                                                         ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~5                                                         ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~6                                                         ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~6                                                         ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~7                                                         ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~7                                                         ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~8                                                         ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~8                                                         ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~9                                                         ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~9                                                         ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~10                                                        ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~10                                                        ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~11                                                        ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~11                                                        ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~12                                                        ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~12                                                        ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~13                                                        ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~13                                                        ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~14                                                        ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~14                                                        ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~15                                                        ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result~15                                                        ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~2                                                                     ; |avsoc_maxv_parallel_flash_read_controller|state~2                                                                     ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~3                                                                     ; |avsoc_maxv_parallel_flash_read_controller|state~3                                                                     ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~4                                                                     ; |avsoc_maxv_parallel_flash_read_controller|state~4                                                                     ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~5                                                                     ; |avsoc_maxv_parallel_flash_read_controller|state~5                                                                     ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~6                                                                     ; |avsoc_maxv_parallel_flash_read_controller|state~6                                                                     ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~7                                                                     ; |avsoc_maxv_parallel_flash_read_controller|state~7                                                                     ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~8                                                                     ; |avsoc_maxv_parallel_flash_read_controller|state~8                                                                     ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~11                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~11                                                                    ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~12                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~12                                                                    ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~13                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~13                                                                    ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~14                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~14                                                                    ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~15                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~15                                                                    ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~18                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~18                                                                    ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~19                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~19                                                                    ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~20                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~20                                                                    ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~21                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~21                                                                    ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~22                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~22                                                                    ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~23                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~23                                                                    ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~24                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~24                                                                    ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~27                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~27                                                                    ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~28                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~28                                                                    ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~29                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~29                                                                    ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~30                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~30                                                                    ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~31                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~31                                                                    ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state[0]~reg0                                                               ; |avsoc_maxv_parallel_flash_read_controller|state[0]~reg0                                                               ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|WideOr3                                                                     ; |avsoc_maxv_parallel_flash_read_controller|WideOr3                                                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|state~32                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~32                                                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|WideOr7                                                                     ; |avsoc_maxv_parallel_flash_read_controller|WideOr7                                                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|WideOr9                                                                     ; |avsoc_maxv_parallel_flash_read_controller|WideOr9                                                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|state~33                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state~33                                                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|WideOr13                                                                    ; |avsoc_maxv_parallel_flash_read_controller|WideOr13                                                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|WideOr15                                                                    ; |avsoc_maxv_parallel_flash_read_controller|WideOr15                                                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|WideOr16                                                                    ; |avsoc_maxv_parallel_flash_read_controller|WideOr16                                                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|WideOr19                                                                    ; |avsoc_maxv_parallel_flash_read_controller|WideOr19                                                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|result_ready~reg0                                                           ; |avsoc_maxv_parallel_flash_read_controller|result_ready~reg0                                                           ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state[13]~reg0                                                              ; |avsoc_maxv_parallel_flash_read_controller|state[13]~reg0                                                              ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state[12]~reg0                                                              ; |avsoc_maxv_parallel_flash_read_controller|state[12]~reg0                                                              ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state[11]~reg0                                                              ; |avsoc_maxv_parallel_flash_read_controller|state[11]~reg0                                                              ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state[10]~reg0                                                              ; |avsoc_maxv_parallel_flash_read_controller|state[10]~reg0                                                              ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state[9]~reg0                                                               ; |avsoc_maxv_parallel_flash_read_controller|state[9]~reg0                                                               ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state[8]~reg0                                                               ; |avsoc_maxv_parallel_flash_read_controller|state[8]~reg0                                                               ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state[7]~reg0                                                               ; |avsoc_maxv_parallel_flash_read_controller|state[7]~reg0                                                               ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state[4]~reg0                                                               ; |avsoc_maxv_parallel_flash_read_controller|state[4]~reg0                                                               ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state[3]~reg0                                                               ; |avsoc_maxv_parallel_flash_read_controller|state[3]~reg0                                                               ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state[2]~reg0                                                               ; |avsoc_maxv_parallel_flash_read_controller|state[2]~reg0                                                               ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state[1]~reg0                                                               ; |avsoc_maxv_parallel_flash_read_controller|state[1]~reg0                                                               ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[1]~reg0                                                   ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[1]~reg0                                                   ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[3]~reg0                                                   ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[3]~reg0                                                   ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[5]~reg0                                                   ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[5]~reg0                                                   ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[14]~reg0                                                  ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[14]~reg0                                                  ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|clk                                                                         ; |avsoc_maxv_parallel_flash_read_controller|clk                                                                         ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|start_delay_counter                                                         ; |avsoc_maxv_parallel_flash_read_controller|start_delay_counter                                                         ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[0]                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state[0]                                                                    ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[1]                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state[1]                                                                    ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[2]                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state[2]                                                                    ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[3]                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state[3]                                                                    ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[4]                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state[4]                                                                    ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[7]                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state[7]                                                                    ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[8]                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state[8]                                                                    ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[9]                                                                    ; |avsoc_maxv_parallel_flash_read_controller|state[9]                                                                    ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[10]                                                                   ; |avsoc_maxv_parallel_flash_read_controller|state[10]                                                                   ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[11]                                                                   ; |avsoc_maxv_parallel_flash_read_controller|state[11]                                                                   ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[12]                                                                   ; |avsoc_maxv_parallel_flash_read_controller|state[12]                                                                   ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[13]                                                                   ; |avsoc_maxv_parallel_flash_read_controller|state[13]                                                                   ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|wait_counter_finished                                                       ; |avsoc_maxv_parallel_flash_read_controller|wait_counter_finished                                                       ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|dir                                                                         ; |avsoc_maxv_parallel_flash_read_controller|dir                                                                         ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|async_start                                                                 ; |avsoc_maxv_parallel_flash_read_controller|async_start                                                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|sync_start                                                                  ; |avsoc_maxv_parallel_flash_read_controller|sync_start                                                                  ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|addr_out[0]                                                                 ; |avsoc_maxv_parallel_flash_read_controller|addr_out[0]                                                                 ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|addr_out[1]                                                                 ; |avsoc_maxv_parallel_flash_read_controller|addr_out[1]                                                                 ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|addr_out[2]                                                                 ; |avsoc_maxv_parallel_flash_read_controller|addr_out[2]                                                                 ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|data_out[0]                                                                 ; |avsoc_maxv_parallel_flash_read_controller|data_out[0]                                                                 ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|data_out[1]                                                                 ; |avsoc_maxv_parallel_flash_read_controller|data_out[1]                                                                 ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|data_out[2]                                                                 ; |avsoc_maxv_parallel_flash_read_controller|data_out[2]                                                                 ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|data_out[3]                                                                 ; |avsoc_maxv_parallel_flash_read_controller|data_out[3]                                                                 ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|data_out[4]                                                                 ; |avsoc_maxv_parallel_flash_read_controller|data_out[4]                                                                 ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|data_out[5]                                                                 ; |avsoc_maxv_parallel_flash_read_controller|data_out[5]                                                                 ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|data_in[0]                                                                  ; |avsoc_maxv_parallel_flash_read_controller|data_in[0]                                                                  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|data_in[1]                                                                  ; |avsoc_maxv_parallel_flash_read_controller|data_in[1]                                                                  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|data_in[2]                                                                  ; |avsoc_maxv_parallel_flash_read_controller|data_in[2]                                                                  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|data_in[3]                                                                  ; |avsoc_maxv_parallel_flash_read_controller|data_in[3]                                                                  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|data_in[4]                                                                  ; |avsoc_maxv_parallel_flash_read_controller|data_in[4]                                                                  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|data_in[5]                                                                  ; |avsoc_maxv_parallel_flash_read_controller|data_in[5]                                                                  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|data_in[6]                                                                  ; |avsoc_maxv_parallel_flash_read_controller|data_in[6]                                                                  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|data_in[7]                                                                  ; |avsoc_maxv_parallel_flash_read_controller|data_in[7]                                                                  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[1]                                                        ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[1]                                                        ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[3]                                                        ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[3]                                                        ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[5]                                                        ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[5]                                                        ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[14]                                                       ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[14]                                                       ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|latch_result_now                                                            ; |avsoc_maxv_parallel_flash_read_controller|latch_result_now                                                            ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|finish                                                                      ; |avsoc_maxv_parallel_flash_read_controller|finish                                                                      ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|result_ready                                                                ; |avsoc_maxv_parallel_flash_read_controller|result_ready                                                                ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|WideOr0                            ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|WideOr0                            ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|state~1                            ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|state~1                            ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|state[5]                           ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|state[5]                           ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|state[4]                           ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|state[4]                           ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|state[3]                           ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|state[3]                           ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|state[2]                           ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|state[2]                           ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|state[1]                           ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|state[1]                           ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|state[0]                           ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|state[0]                           ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|async_trap_and_reset_gen_1_pulse:make_start_signal|actual_auto_reset_signal ; |avsoc_maxv_parallel_flash_read_controller|async_trap_and_reset_gen_1_pulse:make_start_signal|actual_auto_reset_signal ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|async_trap_and_reset_gen_1_pulse:make_start_signal|sync2~0                  ; |avsoc_maxv_parallel_flash_read_controller|async_trap_and_reset_gen_1_pulse:make_start_signal|sync2~0                  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|async_trap_and_reset_gen_1_pulse:make_start_signal|async_trap               ; |avsoc_maxv_parallel_flash_read_controller|async_trap_and_reset_gen_1_pulse:make_start_signal|async_trap               ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|async_trap_and_reset_gen_1_pulse:make_start_signal|sync2                    ; |avsoc_maxv_parallel_flash_read_controller|async_trap_and_reset_gen_1_pulse:make_start_signal|sync2                    ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|async_trap_and_reset_gen_1_pulse:make_start_signal|sync1                    ; |avsoc_maxv_parallel_flash_read_controller|async_trap_and_reset_gen_1_pulse:make_start_signal|sync1                    ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|Selector2~0                                                                 ; |avsoc_maxv_parallel_flash_read_controller|Selector2~0                                                                 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector2~2                                                                 ; |avsoc_maxv_parallel_flash_read_controller|Selector2~2                                                                 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector3~0                                                                 ; |avsoc_maxv_parallel_flash_read_controller|Selector3~0                                                                 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector4~0                                                                 ; |avsoc_maxv_parallel_flash_read_controller|Selector4~0                                                                 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector4~3                                                                 ; |avsoc_maxv_parallel_flash_read_controller|Selector4~3                                                                 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector5~0                                                                 ; |avsoc_maxv_parallel_flash_read_controller|Selector5~0                                                                 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector6~0                                                                 ; |avsoc_maxv_parallel_flash_read_controller|Selector6~0                                                                 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector7~0                                                                 ; |avsoc_maxv_parallel_flash_read_controller|Selector7~0                                                                 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector8~0                                                                 ; |avsoc_maxv_parallel_flash_read_controller|Selector8~0                                                                 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector11~0                                                                ; |avsoc_maxv_parallel_flash_read_controller|Selector11~0                                                                ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector12~0                                                                ; |avsoc_maxv_parallel_flash_read_controller|Selector12~0                                                                ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector12~2                                                                ; |avsoc_maxv_parallel_flash_read_controller|Selector12~2                                                                ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector13~0                                                                ; |avsoc_maxv_parallel_flash_read_controller|Selector13~0                                                                ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector13~2                                                                ; |avsoc_maxv_parallel_flash_read_controller|Selector13~2                                                                ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector14~0                                                                ; |avsoc_maxv_parallel_flash_read_controller|Selector14~0                                                                ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector14~2                                                                ; |avsoc_maxv_parallel_flash_read_controller|Selector14~2                                                                ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector15~0                                                                ; |avsoc_maxv_parallel_flash_read_controller|Selector15~0                                                                ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector15~2                                                                ; |avsoc_maxv_parallel_flash_read_controller|Selector15~2                                                                ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector15~3                                                                ; |avsoc_maxv_parallel_flash_read_controller|Selector15~3                                                                ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector0~0                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector0~0                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector0~1                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector0~1                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector0~2                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector0~2                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector1~0                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector1~0                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector1~2                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector1~2                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector2~0                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector2~0                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector2~1                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector2~1                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector3~0                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector3~0                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector3~1                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector3~1                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector3~2                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector3~2                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector4~0                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector4~0                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector4~2                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector4~2                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector5~0                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector5~0                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector5~1                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector5~1                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector5~3                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector5~3                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~0                         ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~0                         ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~2                         ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~2                         ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~4                         ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~4                         ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~9                         ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~9                         ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~18                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~18                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~19                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~19                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~35                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~35                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~63                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~63                        ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~65                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~65                        ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~66                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~66                        ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~67                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~67                        ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~72                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~72                        ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~0                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~0                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~2                        ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~2                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~0                             ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~0                             ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal0~0                                                                    ; |avsoc_maxv_parallel_flash_read_controller|Equal0~0                                                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal1~0                                                                    ; |avsoc_maxv_parallel_flash_read_controller|Equal1~0                                                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal2~0                                                                    ; |avsoc_maxv_parallel_flash_read_controller|Equal2~0                                                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal3~0                                                                    ; |avsoc_maxv_parallel_flash_read_controller|Equal3~0                                                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal4~0                                                                    ; |avsoc_maxv_parallel_flash_read_controller|Equal4~0                                                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal5~0                                                                    ; |avsoc_maxv_parallel_flash_read_controller|Equal5~0                                                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal6~0                                                                    ; |avsoc_maxv_parallel_flash_read_controller|Equal6~0                                                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal7~0                                                                    ; |avsoc_maxv_parallel_flash_read_controller|Equal7~0                                                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal8~0                                                                    ; |avsoc_maxv_parallel_flash_read_controller|Equal8~0                                                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal9~0                                                                    ; |avsoc_maxv_parallel_flash_read_controller|Equal9~0                                                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal10~0                                                                   ; |avsoc_maxv_parallel_flash_read_controller|Equal10~0                                                                   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal11~0                                                                   ; |avsoc_maxv_parallel_flash_read_controller|Equal11~0                                                                   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal12~0                                                                   ; |avsoc_maxv_parallel_flash_read_controller|Equal12~0                                                                   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal13~0                                                                   ; |avsoc_maxv_parallel_flash_read_controller|Equal13~0                                                                   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal14~0                                                                   ; |avsoc_maxv_parallel_flash_read_controller|Equal14~0                                                                   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal15~0                                                                   ; |avsoc_maxv_parallel_flash_read_controller|Equal15~0                                                                   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal16~0                                                                   ; |avsoc_maxv_parallel_flash_read_controller|Equal16~0                                                                   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Equal17~0                                                                   ; |avsoc_maxv_parallel_flash_read_controller|Equal17~0                                                                   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~1                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~1                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~2                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~2                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~3                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~3                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~4                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~4                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~5                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~5                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~6                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~6                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~7                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~7                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~8                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~8                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~10                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~10                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~11                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~11                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~12                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~12                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~13                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~13                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~14                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~14                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~15                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~15                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~16                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~16                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~17                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~17                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~18                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~18                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~19                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~19                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~20                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~20                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|result_node[0]~0                        ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|result_node[0]~0                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~21                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~21                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~23                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~23                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~25                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~25                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~27                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~27                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~28                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~28                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~29                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~29                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~30                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~30                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~32                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~32                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~34                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~34                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~36                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~36                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~37                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~37                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~38                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~38                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~39                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~39                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~41                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~41                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~42                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~42                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|result_node[0]~1                        ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|result_node[0]~1                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|result_node[0]                          ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|result_node[0]                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~0                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~0                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~1                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~1                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~2                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~2                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~3                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~3                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~4                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~4                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~6                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~6                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~7                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~7                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~8                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~8                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~9                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~9                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~10                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~10                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~11                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~11                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~12                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~12                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~13                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~13                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~15                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~15                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~16                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~16                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~17                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~17                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~19                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~19                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~20                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~20                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|result_node[0]~0                        ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|result_node[0]~0                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~21                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~21                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~23                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~23                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~24                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~24                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~25                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~25                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~26                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~26                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~28                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~28                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~29                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~29                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~30                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~30                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~32                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~32                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~33                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~33                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~34                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~34                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~35                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~35                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~37                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~37                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~38                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~38                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~39                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~39                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~41                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~41                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~42                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~42                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|result_node[0]~1                        ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|result_node[0]~1                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|result_node[0]                          ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|result_node[0]                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~1                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~1                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~3                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~3                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~5                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~5                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~6                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~6                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~7                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~7                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~8                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~8                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~10                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~10                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~12                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~12                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~14                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~14                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~15                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~15                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~16                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~16                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~17                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~17                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~18                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~18                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~21                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~21                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~22                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~22                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~23                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~23                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~25                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~25                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~28                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~28                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~29                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~29                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~30                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~30                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~31                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~31                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~32                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~32                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~34                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~34                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~37                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~37                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~38                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~38                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~39                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~39                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~40                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~40                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~41                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~41                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~42                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~42                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]~1                        ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]~1                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]                          ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~1                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~1                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~2                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~2                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~3                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~3                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~4                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~4                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~5                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~5                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~6                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~6                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~7                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~7                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~8                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~8                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~10                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~10                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~11                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~11                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~12                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~12                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~13                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~13                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~14                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~14                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~15                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~15                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~16                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~16                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~17                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~17                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~18                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~18                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~19                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~19                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~20                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~20                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]~0                        ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]~0                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~21                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~21                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~22                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~22                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~23                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~23                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~25                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~25                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~28                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~28                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~29                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~29                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~30                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~30                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~31                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~31                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~32                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~32                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~34                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~34                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~37                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~37                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~38                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~38                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~39                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~39                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~40                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~40                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~41                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~41                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~42                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~42                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]~1                        ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]~1                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]                          ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~0                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~0                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~1                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~1                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~3                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~3                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~6                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~6                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~7                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~7                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~8                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~8                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~9                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~9                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~10                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~10                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~12                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~12                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~15                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~15                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~16                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~16                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~17                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~17                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~19                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~19                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~20                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~20                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]~0                        ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]~0                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~21                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~21                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~22                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~22                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~23                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~23                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~24                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~24                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~25                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~25                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~26                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~26                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~28                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~28                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~29                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~29                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~30                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~30                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~31                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~31                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~32                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~32                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~33                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~33                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~34                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~34                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~35                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~35                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~37                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~37                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~38                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~38                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~39                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~39                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~41                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~41                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~42                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~42                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]~1                        ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]~1                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]                          ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~1                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~1                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~2                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~2                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~3                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~3                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~4                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~4                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~5                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~5                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~6                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~6                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~7                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~7                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~8                                     ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~8                                     ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~10                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~10                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~11                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~11                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~12                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~12                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~13                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~13                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~14                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~14                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~15                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~15                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~16                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~16                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~17                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~17                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~18                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~18                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~19                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~19                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~20                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~20                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~0                        ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~0                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~21                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~21                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~22                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~22                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~23                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~23                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~25                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~25                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~27                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~27                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~28                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~28                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~29                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~29                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~30                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~30                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~31                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~31                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~32                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~32                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~34                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~34                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~36                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~36                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~37                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~37                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~38                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~38                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~39                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~39                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~41                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~41                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~42                                    ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~42                                    ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~1                        ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~1                        ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]                          ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]                          ; out0             ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                        ; Output Port Name                                                                                 ; Output Port Type ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[0]~reg0                             ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[0]~reg0                             ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state~0                                               ; |avsoc_maxv_parallel_flash_read_controller|state~0                                               ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~1                                               ; |avsoc_maxv_parallel_flash_read_controller|state~1                                               ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~9                                               ; |avsoc_maxv_parallel_flash_read_controller|state~9                                               ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~10                                              ; |avsoc_maxv_parallel_flash_read_controller|state~10                                              ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~16                                              ; |avsoc_maxv_parallel_flash_read_controller|state~16                                              ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~17                                              ; |avsoc_maxv_parallel_flash_read_controller|state~17                                              ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~25                                              ; |avsoc_maxv_parallel_flash_read_controller|state~25                                              ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~26                                              ; |avsoc_maxv_parallel_flash_read_controller|state~26                                              ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|WideNor0                                              ; |avsoc_maxv_parallel_flash_read_controller|WideNor0                                              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|state[15]~reg0                                        ; |avsoc_maxv_parallel_flash_read_controller|state[15]~reg0                                        ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state[14]~reg0                                        ; |avsoc_maxv_parallel_flash_read_controller|state[14]~reg0                                        ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state[6]~reg0                                         ; |avsoc_maxv_parallel_flash_read_controller|state[6]~reg0                                         ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state[5]~reg0                                         ; |avsoc_maxv_parallel_flash_read_controller|state[5]~reg0                                         ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[6]~reg0                             ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[6]~reg0                             ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[13]~reg0                            ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[13]~reg0                            ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[15]~reg0                            ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[15]~reg0                            ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|reset                                                 ; |avsoc_maxv_parallel_flash_read_controller|reset                                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state[5]                                              ; |avsoc_maxv_parallel_flash_read_controller|state[5]                                              ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[6]                                              ; |avsoc_maxv_parallel_flash_read_controller|state[6]                                              ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[14]                                             ; |avsoc_maxv_parallel_flash_read_controller|state[14]                                             ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[15]                                             ; |avsoc_maxv_parallel_flash_read_controller|state[15]                                             ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[0]                                     ; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[0]                                     ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[1]                                     ; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[1]                                     ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[2]                                     ; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[2]                                     ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[3]                                     ; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[3]                                     ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[4]                                     ; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[4]                                     ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|delay_reset_n                                         ; |avsoc_maxv_parallel_flash_read_controller|delay_reset_n                                         ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[0]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[0]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[1]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[1]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[2]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[2]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[3]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[3]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[4]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[4]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[5]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[5]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[6]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[6]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[7]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[7]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[8]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[8]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[9]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[9]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[10]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[10]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[11]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[11]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[12]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[12]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[13]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[13]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[14]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[14]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[15]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[15]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[16]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[16]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[17]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[17]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[18]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[18]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[19]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[19]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[20]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[20]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[21]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[21]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[22]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[22]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[23]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[23]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[24]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[24]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[25]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[25]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[26]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[26]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[27]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[27]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[28]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[28]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[29]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[29]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|latch_now                                             ; |avsoc_maxv_parallel_flash_read_controller|latch_now                                             ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[0]                                  ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[0]                                  ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[6]                                  ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[6]                                  ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[13]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[13]                                 ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[15]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[15]                                 ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|counter[4]   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|counter[4]   ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|counter[3]   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|counter[3]   ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|counter[2]   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|counter[2]   ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|counter[1]   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|counter[1]   ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|Selector0~0                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector0~0                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector0~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector0~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector0~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector0~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector0~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector0~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector1~0                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector1~0                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector1~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector1~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector1~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector1~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector1~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector1~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector2~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector2~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector2~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector2~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector3~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector3~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector3~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector3~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector3~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector3~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector4~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector4~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector4~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector4~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector5~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector5~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector5~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector5~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector5~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector5~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector6~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector6~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector6~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector6~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector6~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector6~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector7~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector7~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector7~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector7~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector7~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector7~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector8~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector8~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector8~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector8~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector8~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector8~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector9~0                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector9~0                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector9~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector9~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector9~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector9~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector9~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector9~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector10~0                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector10~0                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector10~1                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector10~1                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector10~2                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector10~2                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector10~3                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector10~3                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector11~1                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector11~1                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector11~2                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector11~2                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector11~3                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector11~3                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector12~1                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector12~1                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector12~3                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector12~3                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector13~1                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector13~1                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector13~3                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector13~3                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector14~1                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector14~1                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector14~3                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector14~3                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector15~1                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector15~1                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector1~1  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector1~1  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector2~2  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector2~2  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector4~1  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector4~1  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector5~2  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector5~2  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~1   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~1   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~3   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~3   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~5   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~5   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~6   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~6   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~7   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~7   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~8   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~8   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~10  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~10  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~11  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~11  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~12  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~12  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~13  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~13  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~14  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~14  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~15  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~15  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~16  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~16  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~17  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~17  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~20  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~20  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~21  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~21  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~22  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~22  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~23  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~23  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~24  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~24  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~25  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~25  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~26  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~26  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~27  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~27  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~28  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~28  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~29  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~29  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~30  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~30  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~31  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~31  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~32  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~32  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~33  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~33  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~34  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~34  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~36  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~36  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~37  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~37  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~38  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~38  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~39  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~39  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~40  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~40  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~41  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~41  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~42  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~42  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~43  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~43  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~44  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~44  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~45  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~45  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~46  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~46  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~47  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~47  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~48  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~48  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~49  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~49  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~50  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~50  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~51  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~51  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~52  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~52  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~53  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~53  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~54  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~54  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~55  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~55  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~56  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~56  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~57  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~57  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~58  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~58  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~59  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~59  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~60  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~60  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~61  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~61  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~62  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~62  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~64  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~64  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~68  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~68  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~69  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~69  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~70  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~70  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~71  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~71  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~73  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~73  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~74  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~74  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~75  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~75  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~76  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~76  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~77  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~77  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~78  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~78  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~1  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~1  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~3  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~3  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~4  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~4  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~5  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~5  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~6  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~6  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~7  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~7  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~8  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~8  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~9  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~9  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~10 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~10 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~11 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~11 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~12 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~12 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~13 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~13 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~14 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~14 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~15 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~15 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~16 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~16 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~17 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~17 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~18 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~18 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~1       ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~1       ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~2       ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~2       ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~3       ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~3       ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~4       ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~4       ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~5       ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~5       ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~6       ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~6       ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~0               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~0               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~9               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~9               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~22              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~22              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~24              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~24              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~26              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~26              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~31              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~31              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~33              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~33              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~35              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~35              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~40              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~40              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~5               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~5               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~14              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~14              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~18              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~18              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~22              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~22              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~27              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~27              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~31              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~31              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~36              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~36              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~40              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~40              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~0               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~0               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~2               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~2               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~4               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~4               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~9               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~9               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~11              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~11              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~13              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~13              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~19              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~19              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~20              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~20              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]~0  ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]~0  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~24              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~24              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~26              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~26              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~27              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~27              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~33              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~33              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~35              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~35              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~36              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~36              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~0               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~0               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~9               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~9               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~24              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~24              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~26              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~26              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~27              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~27              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~33              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~33              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~35              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~35              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~36              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~36              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~2               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~2               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~4               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~4               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~5               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~5               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~11              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~11              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~13              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~13              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~14              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~14              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~18              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~18              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~27              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~27              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~36              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~36              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~40              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~40              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~0               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~0               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~9               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~9               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~24              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~24              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~26              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~26              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~33              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~33              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~35              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~35              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~40              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~40              ; out0             ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                        ; Output Port Name                                                                                 ; Output Port Type ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[0]~reg0                             ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[0]~reg0                             ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state~0                                               ; |avsoc_maxv_parallel_flash_read_controller|state~0                                               ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~1                                               ; |avsoc_maxv_parallel_flash_read_controller|state~1                                               ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~9                                               ; |avsoc_maxv_parallel_flash_read_controller|state~9                                               ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~10                                              ; |avsoc_maxv_parallel_flash_read_controller|state~10                                              ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~16                                              ; |avsoc_maxv_parallel_flash_read_controller|state~16                                              ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~17                                              ; |avsoc_maxv_parallel_flash_read_controller|state~17                                              ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~25                                              ; |avsoc_maxv_parallel_flash_read_controller|state~25                                              ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state~26                                              ; |avsoc_maxv_parallel_flash_read_controller|state~26                                              ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|WideNor0                                              ; |avsoc_maxv_parallel_flash_read_controller|WideNor0                                              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|state[15]~reg0                                        ; |avsoc_maxv_parallel_flash_read_controller|state[15]~reg0                                        ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state[14]~reg0                                        ; |avsoc_maxv_parallel_flash_read_controller|state[14]~reg0                                        ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state[6]~reg0                                         ; |avsoc_maxv_parallel_flash_read_controller|state[6]~reg0                                         ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|state[5]~reg0                                         ; |avsoc_maxv_parallel_flash_read_controller|state[5]~reg0                                         ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[2]~reg0                             ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[2]~reg0                             ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[4]~reg0                             ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[4]~reg0                             ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[6]~reg0                             ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[6]~reg0                             ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[7]~reg0                             ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[7]~reg0                             ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[8]~reg0                             ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[8]~reg0                             ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[9]~reg0                             ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[9]~reg0                             ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[10]~reg0                            ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[10]~reg0                            ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[11]~reg0                            ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[11]~reg0                            ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[12]~reg0                            ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[12]~reg0                            ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[13]~reg0                            ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[13]~reg0                            ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[15]~reg0                            ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[15]~reg0                            ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|reset                                                 ; |avsoc_maxv_parallel_flash_read_controller|reset                                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|state[5]                                              ; |avsoc_maxv_parallel_flash_read_controller|state[5]                                              ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[6]                                              ; |avsoc_maxv_parallel_flash_read_controller|state[6]                                              ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[14]                                             ; |avsoc_maxv_parallel_flash_read_controller|state[14]                                             ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|state[15]                                             ; |avsoc_maxv_parallel_flash_read_controller|state[15]                                             ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[0]                                     ; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[0]                                     ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[1]                                     ; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[1]                                     ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[2]                                     ; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[2]                                     ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[3]                                     ; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[3]                                     ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[4]                                     ; |avsoc_maxv_parallel_flash_read_controller|wait_for_flash[4]                                     ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|delay_reset_n                                         ; |avsoc_maxv_parallel_flash_read_controller|delay_reset_n                                         ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[0]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[0]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[1]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[1]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[2]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[2]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[3]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[3]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[4]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[4]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[5]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[5]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[6]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[6]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[7]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[7]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[8]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[8]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[9]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[9]                                 ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[10]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[10]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[11]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[11]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[12]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[12]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[13]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[13]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[14]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[14]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[15]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[15]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[16]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[16]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[17]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[17]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[18]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[18]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[19]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[19]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[20]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[20]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[21]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[21]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[22]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[22]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[23]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[23]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[24]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[24]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[25]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[25]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[26]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[26]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[27]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[27]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[28]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[28]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[29]                                ; |avsoc_maxv_parallel_flash_read_controller|flash_addr_request[29]                                ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|latch_now                                             ; |avsoc_maxv_parallel_flash_read_controller|latch_now                                             ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[0]                                  ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[0]                                  ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[2]                                  ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[2]                                  ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[4]                                  ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[4]                                  ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[6]                                  ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[6]                                  ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[7]                                  ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[7]                                  ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[8]                                  ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[8]                                  ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[9]                                  ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[9]                                  ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[10]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[10]                                 ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[11]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[11]                                 ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[12]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[12]                                 ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[13]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[13]                                 ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[15]                                 ; |avsoc_maxv_parallel_flash_read_controller|flash_read_result[15]                                 ; pin_out          ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|counter[4]   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|counter[4]   ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|counter[3]   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|counter[3]   ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|counter[2]   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|counter[2]   ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|counter[1]   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|counter[1]   ; regout           ;
; |avsoc_maxv_parallel_flash_read_controller|Selector0~0                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector0~0                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector0~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector0~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector0~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector0~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector0~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector0~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector1~0                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector1~0                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector1~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector1~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector1~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector1~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector1~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector1~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector2~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector2~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector2~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector2~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector3~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector3~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector3~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector3~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector3~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector3~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector4~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector4~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector4~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector4~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector5~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector5~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector5~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector5~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector5~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector5~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector6~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector6~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector6~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector6~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector6~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector6~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector7~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector7~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector7~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector7~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector7~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector7~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector8~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector8~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector8~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector8~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector8~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector8~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector9~0                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector9~0                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector9~1                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector9~1                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector9~2                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector9~2                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector9~3                                           ; |avsoc_maxv_parallel_flash_read_controller|Selector9~3                                           ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector10~0                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector10~0                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector10~1                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector10~1                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector10~2                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector10~2                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector10~3                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector10~3                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector11~1                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector11~1                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector11~2                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector11~2                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector11~3                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector11~3                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector12~1                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector12~1                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector12~3                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector12~3                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector13~1                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector13~1                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector13~3                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector13~3                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector14~1                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector14~1                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector14~3                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector14~3                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|Selector15~1                                          ; |avsoc_maxv_parallel_flash_read_controller|Selector15~1                                          ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector1~1  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector1~1  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector2~2  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector2~2  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector4~1  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector4~1  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector5~2  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Selector5~2  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~1   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~1   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~3   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~3   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~5   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~5   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~6   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~6   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~7   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~7   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~8   ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~8   ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~10  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~10  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~11  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~11  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~12  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~12  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~13  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~13  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~14  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~14  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~15  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~15  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~16  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~16  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~17  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~17  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~20  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~20  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~21  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~21  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~22  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~22  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~23  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~23  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~24  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~24  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~25  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~25  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~26  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~26  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~27  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~27  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~28  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~28  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~29  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~29  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~30  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~30  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~31  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~31  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~32  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~32  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~33  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~33  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~34  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~34  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~36  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~36  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~37  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~37  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~38  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~38  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~39  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~39  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~40  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~40  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~41  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~41  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~42  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~42  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~43  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~43  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~44  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~44  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~45  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~45  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~46  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~46  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~47  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~47  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~48  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~48  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~49  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~49  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~50  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~50  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~51  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~51  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~52  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~52  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~53  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~53  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~54  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~54  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~55  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~55  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~56  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~56  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~57  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~57  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~58  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~58  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~59  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~59  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~60  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~60  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~61  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~61  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~62  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~62  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~64  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~64  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~68  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~68  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~69  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~69  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~70  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~70  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~71  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~71  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~73  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~73  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~74  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~74  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~75  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~75  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~76  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~76  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~77  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~77  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~78  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Decoder0~78  ; out              ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~1  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~1  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~3  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~3  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~4  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~4  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~5  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~5  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~6  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~6  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~7  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~7  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~8  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~8  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~9  ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~9  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~10 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~10 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~11 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~11 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~12 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~12 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~13 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~13 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~14 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~14 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~15 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~15 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~16 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~16 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~17 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~17 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~18 ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|LessThan0~18 ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~1       ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~1       ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~2       ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~2       ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~3       ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~3       ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~4       ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~4       ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~5       ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~5       ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~6       ; |avsoc_maxv_parallel_flash_read_controller|programmable_wait:programmable_wait_inst|Add0~6       ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~0               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~0               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~9               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~9               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~22              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~22              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~24              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~24              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~26              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~26              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~31              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~31              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~33              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~33              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~35              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~35              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~40              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux5|mux_cqc:auto_generated|_~40              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~5               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~5               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~14              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~14              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~18              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~18              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~22              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~22              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~27              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~27              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~31              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~31              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~36              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~36              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~40              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux4|mux_cqc:auto_generated|_~40              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~0               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~0               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~2               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~2               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~4               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~4               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~9               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~9               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~11              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~11              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~13              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~13              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~19              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~19              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~20              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~20              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]~0  ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]~0  ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~24              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~24              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~26              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~26              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~27              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~27              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~33              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~33              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~35              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~35              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~36              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux3|mux_cqc:auto_generated|_~36              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~0               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~0               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~9               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~9               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~24              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~24              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~26              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~26              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~27              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~27              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~33              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~33              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~35              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~35              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~36              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux2|mux_cqc:auto_generated|_~36              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~2               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~2               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~4               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~4               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~5               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~5               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~11              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~11              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~13              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~13              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~14              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~14              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~18              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~18              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~27              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~27              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~36              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~36              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~40              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux1|mux_cqc:auto_generated|_~40              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~0               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~0               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~9               ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~9               ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~24              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~24              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~26              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~26              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~33              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~33              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~35              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~35              ; out0             ;
; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~40              ; |avsoc_maxv_parallel_flash_read_controller|lpm_mux:Mux0|mux_cqc:auto_generated|_~40              ; out0             ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Aug 10 11:13:58 2015
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off avsoc_maxv_parallel_flash_read_controller -c avsoc_maxv_parallel_flash_read_controller
Info: Using vector source file "D:/avsoc/edevel00331/trunk/tsbs/common_rtl_library/tsb/ip/sim/avsoc_maxv_parallel_flash_read_controller.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of avsoc_maxv_parallel_flash_read_controller.vwf called avsoc_maxv_parallel_flash_read_controller.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      59.33 %
Info: Number of transitions in simulation is 13226
Info: Vector file avsoc_maxv_parallel_flash_read_controller.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Mon Aug 10 11:13:58 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


