* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Aug 6 2023 18:36:19

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : Instance2.r_Count12_i_g
T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_10_wire_logic_cluster/lc_5/s_r

End 

Net : Instance2.r_Count12_i
T_5_16_wire_logic_cluster/lc_3/out
T_6_17_lc_trk_g0_3
T_6_17_wire_gbuf/in

End 

Net : Instance2.un1_r_Count_10lt17
T_5_10_wire_logic_cluster/lc_6/out
T_5_4_sp12_v_t_23
T_5_16_lc_trk_g2_0
T_5_16_wire_logic_cluster/lc_3/in_3

End 

Net : Instance2.r_CountZ0Z_10
T_6_11_wire_logic_cluster/lc_1/out
T_6_11_sp4_h_l_7
T_5_11_lc_trk_g1_7
T_5_11_wire_logic_cluster/lc_2/in_0

T_6_11_wire_logic_cluster/lc_1/out
T_6_11_lc_trk_g3_1
T_6_11_wire_logic_cluster/lc_1/in_1

T_6_11_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g2_1
T_5_11_wire_logic_cluster/lc_0/in_3

End 

Net : Instance2.un1_r_Count_10lto11_1
T_5_11_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g1_2
T_5_10_wire_logic_cluster/lc_6/in_3

End 

Net : Instance2.r_CountZ0Z_8
T_6_10_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g0_7
T_5_11_wire_logic_cluster/lc_2/in_1

T_6_10_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g3_7
T_6_10_wire_logic_cluster/lc_7/in_1

T_6_10_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g0_7
T_5_11_wire_logic_cluster/lc_4/in_3

End 

Net : Instance2.r_CountZ0Z_11
T_6_11_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g2_2
T_5_11_input_2_2
T_5_11_wire_logic_cluster/lc_2/in_2

T_6_11_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g1_2
T_6_11_wire_logic_cluster/lc_2/in_1

T_6_11_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g3_2
T_5_11_wire_logic_cluster/lc_0/in_1

End 

Net : Instance3.un1_r_Count_10lt17_cascade_
T_7_9_wire_logic_cluster/lc_0/ltout
T_7_9_wire_logic_cluster/lc_1/in_2

End 

Net : Instance3.un1_r_Count_10lt11_0
T_7_9_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_0/in_0

End 

Net : Instance3.r_CountZ0Z_5
T_8_9_wire_logic_cluster/lc_4/out
T_7_9_sp4_h_l_0
T_7_9_lc_trk_g0_5
T_7_9_wire_logic_cluster/lc_5/in_0

T_8_9_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_4/in_1

T_8_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_4/in_0

End 

Net : Instance3.r_Count12_i_g
T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_9_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_9_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_9_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_9_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_9_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_9_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_9_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_10_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_10_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_10_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_10_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_10_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_10_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_10_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_10_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_10_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_10_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_11_wire_logic_cluster/lc_5/s_r

End 

Net : Instance3.r_Count12_i
T_7_9_wire_logic_cluster/lc_1/out
T_3_9_sp12_h_l_1
T_13_9_lc_trk_g0_5
T_13_9_wire_gbuf/in

End 

Net : Instance2.r_CountZ0Z_9
T_6_11_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g3_0
T_5_11_wire_logic_cluster/lc_2/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g3_0
T_6_11_wire_logic_cluster/lc_0/in_1

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g3_0
T_5_11_wire_logic_cluster/lc_5/in_0

End 

Net : Instance3.r_CountZ0Z_11
T_8_10_wire_logic_cluster/lc_2/out
T_8_7_sp4_v_t_44
T_7_9_lc_trk_g2_1
T_7_9_wire_logic_cluster/lc_7/in_0

T_8_10_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g3_2
T_7_10_wire_logic_cluster/lc_2/in_1

T_8_10_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g1_2
T_8_10_wire_logic_cluster/lc_2/in_1

End 

Net : Instance3.un1_r_Count_10lto11_1
T_7_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_0/in_3

End 

Net : Instance2.r_CountZ0Z_4
T_6_10_wire_logic_cluster/lc_3/out
T_6_10_sp4_h_l_11
T_5_10_lc_trk_g0_3
T_5_10_wire_logic_cluster/lc_5/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g1_3
T_6_10_wire_logic_cluster/lc_3/in_1

T_6_10_wire_logic_cluster/lc_3/out
T_6_10_sp4_h_l_11
T_5_10_lc_trk_g1_3
T_5_10_wire_logic_cluster/lc_1/in_3

End 

Net : Instance2.un1_r_Count_10lt11_0_cascade_
T_5_10_wire_logic_cluster/lc_5/ltout
T_5_10_wire_logic_cluster/lc_6/in_2

End 

Net : alogicunit.result24_iZ0
T_5_14_wire_logic_cluster/lc_7/out
T_5_13_lc_trk_g0_7
T_5_13_wire_logic_cluster/lc_4/in_3

T_5_14_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_0/in_1

T_5_14_wire_logic_cluster/lc_7/out
T_5_11_sp4_v_t_38
T_4_12_lc_trk_g2_6
T_4_12_wire_logic_cluster/lc_3/in_1

T_5_14_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_5/in_0

T_5_14_wire_logic_cluster/lc_7/out
T_5_11_sp4_v_t_38
T_4_12_lc_trk_g2_6
T_4_12_wire_logic_cluster/lc_5/in_1

End 

Net : current_state_2
T_5_14_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g0_3
T_5_14_wire_logic_cluster/lc_7/in_0

T_5_14_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g3_3
T_4_14_wire_logic_cluster/lc_0/in_0

T_5_14_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g2_3
T_4_14_input_2_7
T_4_14_wire_logic_cluster/lc_7/in_2

T_5_14_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g2_3
T_4_14_wire_logic_cluster/lc_4/in_1

T_5_14_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g2_3
T_4_14_wire_logic_cluster/lc_3/in_0

T_5_14_wire_logic_cluster/lc_3/out
T_3_14_sp4_h_l_3
T_2_10_sp4_v_t_45
T_2_12_lc_trk_g3_0
T_2_12_wire_logic_cluster/lc_6/in_3

T_5_14_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g1_3
T_5_14_input_2_6
T_5_14_wire_logic_cluster/lc_6/in_2

T_5_14_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g2_3
T_4_14_input_2_5
T_4_14_wire_logic_cluster/lc_5/in_2

T_5_14_wire_logic_cluster/lc_3/out
T_5_11_sp4_v_t_46
T_5_12_lc_trk_g3_6
T_5_12_wire_logic_cluster/lc_2/in_1

T_5_14_wire_logic_cluster/lc_3/out
T_5_10_sp4_v_t_43
T_4_11_lc_trk_g3_3
T_4_11_wire_logic_cluster/lc_0/in_0

T_5_14_wire_logic_cluster/lc_3/out
T_5_10_sp4_v_t_43
T_5_11_lc_trk_g2_3
T_5_11_wire_logic_cluster/lc_6/in_1

T_5_14_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g3_3
T_4_13_wire_logic_cluster/lc_7/in_3

T_5_14_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g2_3
T_4_14_wire_logic_cluster/lc_6/in_1

T_5_14_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g0_3
T_5_14_wire_logic_cluster/lc_0/in_1

T_5_14_wire_logic_cluster/lc_3/out
T_3_14_sp4_h_l_3
T_2_10_sp4_v_t_45
T_2_12_lc_trk_g3_0
T_2_12_wire_logic_cluster/lc_2/in_1

T_5_14_wire_logic_cluster/lc_3/out
T_3_14_sp4_h_l_3
T_2_10_sp4_v_t_45
T_2_12_lc_trk_g3_0
T_2_12_wire_logic_cluster/lc_0/in_3

T_5_14_wire_logic_cluster/lc_3/out
T_5_10_sp4_v_t_43
T_4_11_lc_trk_g3_3
T_4_11_wire_logic_cluster/lc_6/in_0

T_5_14_wire_logic_cluster/lc_3/out
T_5_15_lc_trk_g1_3
T_5_15_wire_logic_cluster/lc_1/in_3

T_5_14_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g1_3
T_5_14_wire_logic_cluster/lc_3/in_3

End 

Net : alogicunit.un1_a_1_cry_4
T_4_12_wire_logic_cluster/lc_3/cout
T_4_12_wire_logic_cluster/lc_4/in_3

Net : alogicunit.un1_a_1_cry_1_c_invZ0
T_5_13_wire_logic_cluster/lc_4/out
T_4_12_lc_trk_g3_4
T_4_12_wire_logic_cluster/lc_0/in_1

T_5_13_wire_logic_cluster/lc_4/out
T_5_13_lc_trk_g1_4
T_5_13_wire_logic_cluster/lc_4/in_1

End 

Net : alogicunit.result_RNO_0Z0Z_5
T_4_12_wire_logic_cluster/lc_4/out
T_3_12_sp4_h_l_0
T_2_12_lc_trk_g1_0
T_2_12_wire_logic_cluster/lc_2/in_3

End 

Net : Instance3.r_CountZ0Z_10
T_8_10_wire_logic_cluster/lc_1/out
T_8_7_sp4_v_t_42
T_7_9_lc_trk_g0_7
T_7_9_input_2_7
T_7_9_wire_logic_cluster/lc_7/in_2

T_8_10_wire_logic_cluster/lc_1/out
T_7_10_lc_trk_g2_1
T_7_10_wire_logic_cluster/lc_2/in_3

T_8_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g3_1
T_8_10_wire_logic_cluster/lc_1/in_1

End 

Net : un1_click13_1_sn
T_4_13_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g3_1
T_5_12_wire_logic_cluster/lc_7/in_3

T_4_13_wire_logic_cluster/lc_1/out
T_3_13_sp4_h_l_10
T_2_9_sp4_v_t_47
T_2_12_lc_trk_g1_7
T_2_12_wire_logic_cluster/lc_6/in_0

T_4_13_wire_logic_cluster/lc_1/out
T_3_13_sp4_h_l_10
T_2_9_sp4_v_t_47
T_1_13_lc_trk_g2_2
T_1_13_wire_logic_cluster/lc_1/in_1

T_4_13_wire_logic_cluster/lc_1/out
T_3_13_sp4_h_l_10
T_2_9_sp4_v_t_47
T_2_12_lc_trk_g1_7
T_2_12_wire_logic_cluster/lc_7/in_1

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g2_1
T_4_13_wire_logic_cluster/lc_7/in_0

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g2_1
T_4_13_input_2_3
T_4_13_wire_logic_cluster/lc_3/in_2

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g2_1
T_4_13_wire_logic_cluster/lc_6/in_1

T_4_13_wire_logic_cluster/lc_1/out
T_3_13_sp4_h_l_10
T_2_9_sp4_v_t_47
T_1_12_lc_trk_g3_7
T_1_12_wire_logic_cluster/lc_5/in_3

End 

Net : r_SwitchZ0Z_3
T_4_13_wire_logic_cluster/lc_4/out
T_4_13_lc_trk_g0_4
T_4_13_wire_logic_cluster/lc_1/in_3

End 

Net : Instance2_un1_click13_3_1
T_5_12_wire_logic_cluster/lc_7/out
T_0_12_span12_horz_13
T_1_12_lc_trk_g0_6
T_1_12_wire_logic_cluster/lc_1/in_3

T_5_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g2_7
T_5_12_wire_logic_cluster/lc_1/in_0

End 

Net : un1_click17_0
T_1_12_wire_logic_cluster/lc_1/out
T_1_9_sp4_v_t_42
T_2_13_sp4_h_l_7
T_2_13_lc_trk_g0_2
T_2_13_wire_logic_cluster/lc_2/cen

T_1_12_wire_logic_cluster/lc_1/out
T_1_9_sp4_v_t_42
T_2_13_sp4_h_l_7
T_2_13_lc_trk_g0_2
T_2_13_wire_logic_cluster/lc_2/cen

T_1_12_wire_logic_cluster/lc_1/out
T_1_9_sp4_v_t_42
T_2_13_sp4_h_l_7
T_2_13_lc_trk_g0_2
T_2_13_wire_logic_cluster/lc_2/cen

T_1_12_wire_logic_cluster/lc_1/out
T_1_9_sp4_v_t_42
T_2_13_sp4_h_l_7
T_2_13_lc_trk_g0_2
T_2_13_wire_logic_cluster/lc_2/cen

T_1_12_wire_logic_cluster/lc_1/out
T_1_9_sp4_v_t_42
T_2_13_sp4_h_l_7
T_2_13_lc_trk_g0_2
T_2_13_wire_logic_cluster/lc_2/cen

T_1_12_wire_logic_cluster/lc_1/out
T_1_9_sp4_v_t_42
T_2_13_sp4_h_l_7
T_2_13_lc_trk_g0_2
T_2_13_wire_logic_cluster/lc_2/cen

T_1_12_wire_logic_cluster/lc_1/out
T_1_9_sp4_v_t_42
T_2_13_sp4_h_l_7
T_2_13_lc_trk_g0_2
T_2_13_wire_logic_cluster/lc_2/cen

T_1_12_wire_logic_cluster/lc_1/out
T_0_12_span4_horz_23
T_1_12_lc_trk_g2_2
T_1_12_wire_logic_cluster/lc_1/cen

End 

Net : current_state_3
T_5_15_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g1_1
T_5_14_wire_logic_cluster/lc_7/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_42
T_4_14_lc_trk_g0_7
T_4_14_wire_logic_cluster/lc_0/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_42
T_4_14_lc_trk_g0_7
T_4_14_wire_logic_cluster/lc_7/in_0

T_5_15_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_42
T_4_14_lc_trk_g0_7
T_4_14_wire_logic_cluster/lc_4/in_3

T_5_15_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_42
T_4_14_lc_trk_g0_7
T_4_14_wire_logic_cluster/lc_5/in_0

T_5_15_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g1_1
T_5_14_wire_logic_cluster/lc_6/in_0

T_5_15_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_42
T_4_14_lc_trk_g0_7
T_4_14_wire_logic_cluster/lc_2/in_3

T_5_15_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_42
T_4_13_lc_trk_g3_2
T_4_13_wire_logic_cluster/lc_3/in_0

T_5_15_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_42
T_6_12_sp4_h_l_0
T_5_12_lc_trk_g1_0
T_5_12_wire_logic_cluster/lc_2/in_3

T_5_15_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_42
T_5_8_sp4_v_t_42
T_4_11_lc_trk_g3_2
T_4_11_wire_logic_cluster/lc_0/in_3

T_5_15_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_42
T_5_8_sp4_v_t_42
T_5_11_lc_trk_g1_2
T_5_11_wire_logic_cluster/lc_6/in_3

T_5_15_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_42
T_4_13_lc_trk_g3_2
T_4_13_wire_logic_cluster/lc_6/in_3

T_5_15_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_42
T_4_14_lc_trk_g0_7
T_4_14_wire_logic_cluster/lc_6/in_3

T_5_15_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g1_1
T_5_14_wire_logic_cluster/lc_0/in_0

T_5_15_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_42
T_5_8_sp4_v_t_42
T_4_11_lc_trk_g3_2
T_4_11_wire_logic_cluster/lc_6/in_3

T_5_15_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g1_1
T_5_14_wire_logic_cluster/lc_1/in_3

End 

Net : current_state_1
T_5_14_wire_logic_cluster/lc_2/out
T_5_14_lc_trk_g3_2
T_5_14_input_2_7
T_5_14_wire_logic_cluster/lc_7/in_2

T_5_14_wire_logic_cluster/lc_2/out
T_4_14_lc_trk_g2_2
T_4_14_input_2_0
T_4_14_wire_logic_cluster/lc_0/in_2

T_5_14_wire_logic_cluster/lc_2/out
T_4_14_lc_trk_g2_2
T_4_14_wire_logic_cluster/lc_7/in_3

T_5_14_wire_logic_cluster/lc_2/out
T_4_14_lc_trk_g2_2
T_4_14_wire_logic_cluster/lc_4/in_0

T_5_14_wire_logic_cluster/lc_2/out
T_4_14_lc_trk_g2_2
T_4_14_wire_logic_cluster/lc_3/in_3

T_5_14_wire_logic_cluster/lc_2/out
T_5_14_lc_trk_g3_2
T_5_14_wire_logic_cluster/lc_6/in_3

T_5_14_wire_logic_cluster/lc_2/out
T_4_14_lc_trk_g2_2
T_4_14_wire_logic_cluster/lc_2/in_0

T_5_14_wire_logic_cluster/lc_2/out
T_4_14_lc_trk_g2_2
T_4_14_wire_logic_cluster/lc_5/in_3

T_5_14_wire_logic_cluster/lc_2/out
T_5_11_sp4_v_t_44
T_5_12_lc_trk_g2_4
T_5_12_wire_logic_cluster/lc_2/in_0

T_5_14_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_41
T_5_11_lc_trk_g3_1
T_5_11_wire_logic_cluster/lc_6/in_0

T_5_14_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_41
T_4_11_lc_trk_g3_1
T_4_11_input_2_0
T_4_11_wire_logic_cluster/lc_0/in_2

T_5_14_wire_logic_cluster/lc_2/out
T_5_14_lc_trk_g3_2
T_5_14_wire_logic_cluster/lc_0/in_3

T_5_14_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_41
T_4_11_lc_trk_g3_1
T_4_11_input_2_6
T_4_11_wire_logic_cluster/lc_6/in_2

T_5_14_wire_logic_cluster/lc_2/out
T_5_15_lc_trk_g0_2
T_5_15_wire_logic_cluster/lc_1/in_1

T_5_14_wire_logic_cluster/lc_2/out
T_5_14_lc_trk_g2_2
T_5_14_wire_logic_cluster/lc_3/in_1

T_5_14_wire_logic_cluster/lc_2/out
T_5_14_lc_trk_g3_2
T_5_14_wire_logic_cluster/lc_2/in_3

End 

Net : w_Switch_3
T_5_12_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g1_5
T_4_13_wire_logic_cluster/lc_1/in_1

T_5_12_wire_logic_cluster/lc_5/out
T_4_12_sp4_h_l_2
T_8_12_sp4_h_l_2
T_7_8_sp4_v_t_42
T_7_9_lc_trk_g3_2
T_7_9_wire_logic_cluster/lc_1/in_0

T_5_12_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g1_5
T_4_13_wire_logic_cluster/lc_4/in_0

T_5_12_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g3_5
T_5_12_wire_logic_cluster/lc_5/in_3

End 

Net : current_state_0
T_5_14_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g3_1
T_5_14_wire_logic_cluster/lc_7/in_3

T_5_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g2_1
T_4_14_wire_logic_cluster/lc_0/in_3

T_5_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g3_1
T_4_14_wire_logic_cluster/lc_7/in_1

T_5_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g3_1
T_4_14_input_2_4
T_4_14_wire_logic_cluster/lc_4/in_2

T_5_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g3_1
T_4_14_wire_logic_cluster/lc_3/in_1

T_5_14_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_47
T_2_12_sp4_h_l_10
T_2_12_lc_trk_g0_7
T_2_12_wire_logic_cluster/lc_6/in_1

T_5_14_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g0_1
T_5_14_wire_logic_cluster/lc_6/in_1

T_5_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g3_1
T_4_14_wire_logic_cluster/lc_5/in_1

T_5_14_wire_logic_cluster/lc_1/out
T_5_10_sp4_v_t_39
T_5_12_lc_trk_g2_2
T_5_12_input_2_2
T_5_12_wire_logic_cluster/lc_2/in_2

T_5_14_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g3_1
T_4_13_wire_logic_cluster/lc_7/in_1

T_5_14_wire_logic_cluster/lc_1/out
T_5_10_sp4_v_t_39
T_4_11_lc_trk_g2_7
T_4_11_wire_logic_cluster/lc_0/in_1

T_5_14_wire_logic_cluster/lc_1/out
T_5_10_sp4_v_t_39
T_5_11_lc_trk_g3_7
T_5_11_input_2_6
T_5_11_wire_logic_cluster/lc_6/in_2

T_5_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g3_1
T_4_14_wire_logic_cluster/lc_6/in_0

T_5_14_wire_logic_cluster/lc_1/out
T_5_10_sp4_v_t_39
T_4_11_lc_trk_g2_7
T_4_11_wire_logic_cluster/lc_6/in_1

T_5_14_wire_logic_cluster/lc_1/out
T_5_15_lc_trk_g0_1
T_5_15_wire_logic_cluster/lc_1/in_0

T_5_14_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g0_1
T_5_14_wire_logic_cluster/lc_3/in_0

T_5_14_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g3_1
T_5_14_wire_logic_cluster/lc_1/in_1

T_5_14_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g0_1
T_5_14_wire_logic_cluster/lc_2/in_1

End 

Net : alogicunit.result24
T_4_14_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g1_0
T_4_13_wire_logic_cluster/lc_0/in_3

T_4_14_wire_logic_cluster/lc_0/out
T_4_11_sp4_v_t_40
T_4_12_lc_trk_g2_0
T_4_12_wire_logic_cluster/lc_1/in_1

T_4_14_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g1_0
T_4_13_input_2_5
T_4_13_wire_logic_cluster/lc_5/in_2

T_4_14_wire_logic_cluster/lc_0/out
T_4_11_sp4_v_t_40
T_4_12_lc_trk_g2_0
T_4_12_input_2_4
T_4_12_wire_logic_cluster/lc_4/in_2

T_4_14_wire_logic_cluster/lc_0/out
T_4_12_sp4_v_t_45
T_0_12_span4_horz_2
T_2_12_lc_trk_g3_2
T_2_12_wire_logic_cluster/lc_0/in_1

T_4_14_wire_logic_cluster/lc_0/out
T_4_11_sp4_v_t_40
T_4_12_lc_trk_g2_0
T_4_12_wire_logic_cluster/lc_6/in_0

T_4_14_wire_logic_cluster/lc_0/out
T_4_10_sp4_v_t_37
T_4_11_lc_trk_g2_5
T_4_11_wire_logic_cluster/lc_4/in_3

End 

Net : alogicunit.m26_l_fxZ0Z_0
T_4_13_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g1_0
T_4_12_input_2_3
T_4_12_wire_logic_cluster/lc_3/in_2

End 

Net : Instance4.r_Count12_i
T_7_8_wire_logic_cluster/lc_6/out
T_7_2_sp12_v_t_23
T_7_0_span12_vert_3
T_7_0_lc_trk_g0_3
T_7_0_wire_gbuf/in

End 

Net : Instance4.r_Count12_i_g
T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_6_wire_logic_cluster/lc_5/s_r

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_6_wire_logic_cluster/lc_5/s_r

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_7_wire_logic_cluster/lc_5/s_r

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_7_wire_logic_cluster/lc_5/s_r

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_7_wire_logic_cluster/lc_5/s_r

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_7_wire_logic_cluster/lc_5/s_r

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_7_wire_logic_cluster/lc_5/s_r

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_7_wire_logic_cluster/lc_5/s_r

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_7_wire_logic_cluster/lc_5/s_r

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_8_wire_logic_cluster/lc_5/s_r

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_8_wire_logic_cluster/lc_5/s_r

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_8_wire_logic_cluster/lc_5/s_r

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_8_wire_logic_cluster/lc_5/s_r

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_8_wire_logic_cluster/lc_5/s_r

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_8_wire_logic_cluster/lc_5/s_r

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_8_wire_logic_cluster/lc_5/s_r

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_8_wire_logic_cluster/lc_5/s_r

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_9_wire_logic_cluster/lc_5/s_r

End 

Net : Instance4.un1_r_Count_10lt11_0
T_7_7_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g0_4
T_7_8_wire_logic_cluster/lc_5/in_3

End 

Net : Instance4.r_CountZ0Z_7
T_6_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g0_6
T_7_7_wire_logic_cluster/lc_4/in_0

T_6_7_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g1_6
T_6_7_wire_logic_cluster/lc_6/in_1

T_6_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g1_6
T_7_7_input_2_5
T_7_7_wire_logic_cluster/lc_5/in_2

End 

Net : Instance4.un1_r_Count_10lt17_cascade_
T_7_8_wire_logic_cluster/lc_5/ltout
T_7_8_wire_logic_cluster/lc_6/in_2

End 

Net : alogicunit.un1_a_1_cry_5
T_4_12_wire_logic_cluster/lc_4/cout
T_4_12_wire_logic_cluster/lc_5/in_3

Net : alogicunit.result_RNO_0Z0Z_6
T_4_12_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g3_5
T_5_13_wire_logic_cluster/lc_1/in_3

End 

Net : Instance3.r_CountZ0Z_4
T_8_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_5/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_3/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_3/in_3

End 

Net : Instance4.r_CountZ0Z_4
T_6_7_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g0_3
T_7_7_wire_logic_cluster/lc_4/in_1

T_6_7_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g1_3
T_6_7_wire_logic_cluster/lc_3/in_1

T_6_7_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g0_3
T_7_7_wire_logic_cluster/lc_5/in_0

End 

Net : alogicunit.un1_a_1_axb_3
T_4_14_wire_logic_cluster/lc_1/out
T_4_11_sp4_v_t_42
T_4_12_lc_trk_g2_2
T_4_12_input_2_2
T_4_12_wire_logic_cluster/lc_2/in_2

T_4_14_wire_logic_cluster/lc_1/out
T_4_10_sp4_v_t_39
T_4_11_lc_trk_g3_7
T_4_11_wire_logic_cluster/lc_2/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g0_1
T_4_14_wire_logic_cluster/lc_1/in_0

End 

Net : alogicunit.result24_cascade_
T_4_14_wire_logic_cluster/lc_0/ltout
T_4_14_wire_logic_cluster/lc_1/in_2

End 

Net : Instance3.r_CountZ0Z_6
T_8_9_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g2_5
T_7_9_input_2_5
T_7_9_wire_logic_cluster/lc_5/in_2

T_8_9_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g1_5
T_7_10_wire_logic_cluster/lc_3/in_1

T_8_9_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g1_5
T_8_9_wire_logic_cluster/lc_5/in_1

End 

Net : Instance4.r_CountZ0Z_5
T_6_7_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g0_4
T_7_7_input_2_4
T_7_7_wire_logic_cluster/lc_4/in_2

T_6_7_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g3_4
T_6_7_wire_logic_cluster/lc_4/in_1

T_6_7_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g1_4
T_7_7_wire_logic_cluster/lc_6/in_3

End 

Net : w_Switch_4
T_7_8_wire_logic_cluster/lc_1/out
T_6_8_sp4_h_l_10
T_5_8_sp4_v_t_47
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_7/in_1

T_7_8_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g2_1
T_7_8_wire_logic_cluster/lc_6/in_1

T_7_8_wire_logic_cluster/lc_1/out
T_6_8_sp4_h_l_10
T_5_8_sp4_v_t_47
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_4/in_0

T_7_8_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g2_1
T_7_8_wire_logic_cluster/lc_1/in_0

End 

Net : Instance3.r_CountZ0Z_7
T_8_9_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g2_6
T_7_9_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g2_6
T_7_9_wire_logic_cluster/lc_3/in_1

T_8_9_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g1_6
T_8_9_wire_logic_cluster/lc_6/in_1

End 

Net : Instance2.r_CountZ0Z_5
T_6_10_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g2_4
T_5_10_wire_logic_cluster/lc_5/in_1

T_6_10_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g3_4
T_6_10_wire_logic_cluster/lc_4/in_1

T_6_10_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g2_4
T_5_10_wire_logic_cluster/lc_2/in_0

End 

Net : Instance4.r_CountZ0Z_6
T_6_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g0_5
T_7_7_wire_logic_cluster/lc_4/in_3

T_6_7_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g1_5
T_6_7_wire_logic_cluster/lc_5/in_1

T_6_7_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g3_5
T_7_8_wire_logic_cluster/lc_7/in_3

End 

Net : Instance3.r_CountZ0Z_8
T_8_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g3_7
T_7_9_wire_logic_cluster/lc_7/in_1

T_8_9_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g3_7
T_8_9_wire_logic_cluster/lc_7/in_1

End 

Net : Instance2.r_CountZ0Z_7
T_6_10_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g3_6
T_5_10_input_2_5
T_5_10_wire_logic_cluster/lc_5/in_2

T_6_10_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g1_6
T_6_10_wire_logic_cluster/lc_6/in_1

T_6_10_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_1/in_1

End 

Net : r_Count11
T_4_10_wire_logic_cluster/lc_6/out
T_4_8_sp4_v_t_41
T_0_12_span4_horz_9
T_1_12_lc_trk_g0_4
T_1_12_wire_logic_cluster/lc_1/in_1

T_4_10_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g1_6
T_4_10_wire_logic_cluster/lc_5/in_0

T_4_10_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_3/in_1

End 

Net : r_CountZ0Z_2
T_4_15_wire_logic_cluster/lc_0/out
T_4_3_sp12_v_t_23
T_4_10_lc_trk_g3_3
T_4_10_wire_logic_cluster/lc_6/in_0

T_4_15_wire_logic_cluster/lc_0/out
T_4_3_sp12_v_t_23
T_4_10_lc_trk_g3_3
T_4_10_wire_logic_cluster/lc_4/in_0

T_4_15_wire_logic_cluster/lc_0/out
T_4_13_sp4_v_t_45
T_0_13_span4_horz_2
T_1_13_lc_trk_g1_7
T_1_13_wire_logic_cluster/lc_6/in_0

T_4_15_wire_logic_cluster/lc_0/out
T_4_12_sp4_v_t_40
T_4_13_lc_trk_g3_0
T_4_13_wire_logic_cluster/lc_2/in_1

T_4_15_wire_logic_cluster/lc_0/out
T_5_12_sp4_v_t_41
T_2_12_sp4_h_l_4
T_1_12_lc_trk_g1_4
T_1_12_wire_logic_cluster/lc_5/in_0

T_4_15_wire_logic_cluster/lc_0/out
T_4_15_lc_trk_g1_0
T_4_15_wire_logic_cluster/lc_0/in_1

End 

Net : Instance3.r_CountZ0Z_9
T_8_10_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g2_0
T_7_9_wire_logic_cluster/lc_7/in_3

T_8_10_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g2_0
T_7_10_wire_logic_cluster/lc_1/in_3

T_8_10_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g3_0
T_8_10_wire_logic_cluster/lc_0/in_1

End 

Net : Instance2.r_CountZ0Z_6
T_6_10_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g3_5
T_5_10_wire_logic_cluster/lc_5/in_3

T_6_10_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g1_5
T_6_10_wire_logic_cluster/lc_5/in_1

T_6_10_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g0_5
T_5_11_wire_logic_cluster/lc_4/in_1

End 

Net : alogicunit.result_RNO_0Z0Z_4
T_4_12_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g2_3
T_5_13_wire_logic_cluster/lc_0/in_3

End 

Net : alogicunit.un1_a_1_cry_3
T_4_12_wire_logic_cluster/lc_2/cout
T_4_12_wire_logic_cluster/lc_3/in_3

Net : Instance2.r_CountZ0Z_16
T_6_11_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g1_7
T_5_12_wire_logic_cluster/lc_0/in_0

T_6_11_wire_logic_cluster/lc_7/out
T_6_11_sp4_h_l_3
T_5_11_lc_trk_g1_3
T_5_11_wire_logic_cluster/lc_4/in_0

T_6_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g3_7
T_6_11_wire_logic_cluster/lc_7/in_1

End 

Net : Instance2.un1_r_Count_10lto17_1
T_5_12_wire_logic_cluster/lc_0/out
T_5_8_sp12_v_t_23
T_5_16_lc_trk_g3_0
T_5_16_wire_logic_cluster/lc_3/in_0

End 

Net : Instance4.r_CountZ0Z_17
T_6_9_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_2/in_0

T_6_9_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_3/in_3

T_6_9_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g1_0
T_6_9_wire_logic_cluster/lc_0/in_1

End 

Net : Instance4.un1_r_Count_10lto17_1
T_7_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g3_2
T_7_8_wire_logic_cluster/lc_6/in_3

End 

Net : Instance2.r_CountZ0Z_17
T_6_12_wire_logic_cluster/lc_0/out
T_5_12_lc_trk_g3_0
T_5_12_wire_logic_cluster/lc_0/in_1

T_6_12_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g2_0
T_5_11_wire_logic_cluster/lc_7/in_3

T_6_12_wire_logic_cluster/lc_0/out
T_6_12_lc_trk_g1_0
T_6_12_wire_logic_cluster/lc_0/in_1

End 

Net : Instance2.r_CountZ0Z_14
T_6_11_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g1_5
T_5_12_input_2_0
T_5_12_wire_logic_cluster/lc_0/in_2

T_6_11_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g3_5
T_5_11_wire_logic_cluster/lc_7/in_1

T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g1_5
T_6_11_wire_logic_cluster/lc_5/in_1

End 

Net : Instance4.r_CountZ0Z_15
T_6_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g1_6
T_7_8_wire_logic_cluster/lc_2/in_1

T_6_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g0_6
T_7_8_wire_logic_cluster/lc_7/in_1

T_6_8_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g1_6
T_6_8_wire_logic_cluster/lc_6/in_1

End 

Net : Instance4.r_CountZ0Z_14
T_6_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g1_5
T_7_8_input_2_2
T_7_8_wire_logic_cluster/lc_2/in_2

T_6_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g1_5
T_7_8_wire_logic_cluster/lc_3/in_1

T_6_8_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g1_5
T_6_8_wire_logic_cluster/lc_5/in_1

End 

Net : alogicunit.un1_a_1_cry_2
T_4_12_wire_logic_cluster/lc_1/cout
T_4_12_wire_logic_cluster/lc_2/in_3

Net : alogicunit.un1_a_1_cry_2_THRU_CO
T_4_12_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g1_2
T_4_11_wire_logic_cluster/lc_2/in_3

End 

Net : r_SwitchZ0Z_2
T_5_12_wire_logic_cluster/lc_3/out
T_5_12_lc_trk_g0_3
T_5_12_wire_logic_cluster/lc_6/in_3

T_5_12_wire_logic_cluster/lc_3/out
T_0_12_span12_horz_5
T_1_12_lc_trk_g1_6
T_1_12_wire_logic_cluster/lc_2/in_3

End 

Net : Instance2.click14_sn_cascade_
T_5_12_wire_logic_cluster/lc_6/ltout
T_5_12_wire_logic_cluster/lc_7/in_2

End 

Net : Instance3.un1_r_Count_10lto17_1
T_7_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_1/in_3

End 

Net : w_Switch_2
T_5_11_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g0_1
T_5_12_wire_logic_cluster/lc_6/in_1

T_5_11_wire_logic_cluster/lc_1/out
T_5_0_span12_vert_22
T_0_12_span12_horz_14
T_1_12_lc_trk_g1_1
T_1_12_wire_logic_cluster/lc_2/in_0

T_5_11_wire_logic_cluster/lc_1/out
T_5_8_sp12_v_t_22
T_5_16_lc_trk_g3_1
T_5_16_wire_logic_cluster/lc_3/in_1

T_5_11_wire_logic_cluster/lc_1/out
T_6_8_sp4_v_t_43
T_5_11_lc_trk_g3_3
T_5_11_wire_logic_cluster/lc_1/in_3

T_5_11_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g0_1
T_5_12_wire_logic_cluster/lc_3/in_0

End 

Net : Instance3.r_CountZ0Z_17
T_8_11_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g3_0
T_7_10_wire_logic_cluster/lc_7/in_0

T_8_11_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g3_0
T_7_10_wire_logic_cluster/lc_0/in_3

T_8_11_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g1_0
T_8_11_wire_logic_cluster/lc_0/in_1

End 

Net : Instance2.r_CountZ0Z_15
T_6_11_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g1_6
T_5_12_wire_logic_cluster/lc_0/in_3

T_6_11_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g2_6
T_5_11_input_2_4
T_5_11_wire_logic_cluster/lc_4/in_2

T_6_11_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g1_6
T_6_11_wire_logic_cluster/lc_6/in_1

End 

Net : Instance2.r_CountZ0Z_12
T_6_11_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g3_3
T_5_10_wire_logic_cluster/lc_6/in_0

T_6_11_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g2_3
T_5_10_wire_logic_cluster/lc_1/in_0

T_6_11_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_3/in_1

End 

Net : alogicunit.un1_a_1_cry_1_THRU_CO
T_4_12_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g1_1
T_4_11_input_2_4
T_4_11_wire_logic_cluster/lc_4/in_2

End 

Net : alogicunit.un1_a_1_cry_1
T_4_12_wire_logic_cluster/lc_0/cout
T_4_12_wire_logic_cluster/lc_1/in_3

Net : Instance4.r_CountZ0Z_16
T_6_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g0_7
T_7_8_wire_logic_cluster/lc_2/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g0_7
T_7_8_input_2_7
T_7_8_wire_logic_cluster/lc_7/in_2

T_6_8_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g3_7
T_6_8_wire_logic_cluster/lc_7/in_1

End 

Net : Instance3.r_CountZ0Z_15
T_8_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g2_6
T_7_10_wire_logic_cluster/lc_7/in_1

T_8_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g3_6
T_7_10_input_2_3
T_7_10_wire_logic_cluster/lc_3/in_2

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_6/in_1

End 

Net : Instance2.r_CountZ0Z_13
T_6_11_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g3_4
T_5_10_wire_logic_cluster/lc_6/in_1

T_6_11_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g3_4
T_5_10_input_2_1
T_5_10_wire_logic_cluster/lc_1/in_2

T_6_11_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g3_4
T_6_11_wire_logic_cluster/lc_4/in_1

End 

Net : Instance3.r_CountZ0Z_14
T_8_10_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g2_5
T_7_10_input_2_7
T_7_10_wire_logic_cluster/lc_7/in_2

T_8_10_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_5/in_1

End 

Net : Instance3.r_CountZ0Z_16
T_8_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g3_7
T_7_10_wire_logic_cluster/lc_7/in_3

T_8_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g2_7
T_7_10_wire_logic_cluster/lc_3/in_0

T_8_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g3_7
T_8_10_wire_logic_cluster/lc_7/in_1

End 

Net : Instance4.r_CountZ0Z_8
T_6_7_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g3_7
T_7_8_wire_logic_cluster/lc_4/in_0

T_6_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_7/in_1

T_6_7_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g2_7
T_7_8_wire_logic_cluster/lc_7/in_0

End 

Net : Instance4.un1_r_Count_10lto11_1_cascade_
T_7_8_wire_logic_cluster/lc_4/ltout
T_7_8_wire_logic_cluster/lc_5/in_2

End 

Net : Instance4.r_CountZ0Z_11
T_6_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_wire_logic_cluster/lc_4/in_1

T_6_8_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g1_2
T_6_8_wire_logic_cluster/lc_2/in_1

T_6_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_wire_logic_cluster/lc_0/in_3

End 

Net : Instance1.un1_r_Count_10lt17_cascade_
T_1_9_wire_logic_cluster/lc_5/ltout
T_1_9_wire_logic_cluster/lc_6/in_2

End 

Net : Instance1.r_Count12_i_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

End 

Net : Instance1.r_Count12_i
T_1_9_wire_logic_cluster/lc_6/out
T_0_8_lc_trk_g1_6
T_0_8_wire_gbuf/in

End 

Net : Instance1.un1_r_Count_10lto11_1
T_1_9_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g1_3
T_1_9_wire_logic_cluster/lc_5/in_3

End 

Net : Instance1.r_CountZ0Z_10
T_2_10_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g2_1
T_1_9_wire_logic_cluster/lc_3/in_0

T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_1/in_1

T_2_10_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g1_1
T_1_11_input_2_6
T_1_11_wire_logic_cluster/lc_6/in_2

End 

Net : Instance4.r_CountZ0Z_10
T_6_8_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g1_1
T_7_8_input_2_4
T_7_8_wire_logic_cluster/lc_4/in_2

T_6_8_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_1/in_1

T_6_8_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g1_1
T_7_8_wire_logic_cluster/lc_0/in_0

End 

Net : sevsegr_RNO_1Z0Z_3
T_4_11_wire_logic_cluster/lc_3/out
T_4_11_sp4_h_l_11
T_3_11_sp4_v_t_46
T_2_13_lc_trk_g0_0
T_2_13_wire_logic_cluster/lc_3/in_1

End 

Net : SUM_3
T_4_10_wire_logic_cluster/lc_4/out
T_4_11_lc_trk_g0_4
T_4_11_wire_logic_cluster/lc_3/in_3

T_4_10_wire_logic_cluster/lc_4/out
T_4_8_sp4_v_t_37
T_0_12_span4_horz_5
T_2_12_lc_trk_g3_5
T_2_12_wire_logic_cluster/lc_5/in_1

End 

Net : Instance1.r_CountZ0Z_11
T_2_10_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_3/in_1

T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g1_2
T_2_10_wire_logic_cluster/lc_2/in_1

T_2_10_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g1_2
T_1_11_wire_logic_cluster/lc_6/in_1

End 

Net : Instance1.r_CountZ0Z_9
T_2_10_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g3_0
T_1_9_input_2_3
T_1_9_wire_logic_cluster/lc_3/in_2

T_2_10_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g3_0
T_2_10_wire_logic_cluster/lc_0/in_1

T_2_10_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g3_0
T_1_10_wire_logic_cluster/lc_2/in_3

End 

Net : Instance1.r_CountZ0Z_4
T_2_9_wire_logic_cluster/lc_3/out
T_0_9_span12_horz_10
T_1_9_lc_trk_g1_5
T_1_9_wire_logic_cluster/lc_4/in_0

T_2_9_wire_logic_cluster/lc_3/out
T_0_9_span12_horz_10
T_1_9_lc_trk_g0_5
T_1_9_wire_logic_cluster/lc_7/in_0

T_2_9_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_3/in_1

End 

Net : Instance1.un1_r_Count_10lt11_0_cascade_
T_1_9_wire_logic_cluster/lc_4/ltout
T_1_9_wire_logic_cluster/lc_5/in_2

End 

Net : r_SwitchZ0Z_1
T_1_11_wire_logic_cluster/lc_0/out
T_1_11_lc_trk_g0_0
T_1_11_wire_logic_cluster/lc_1/in_1

End 

Net : click13
T_1_11_wire_logic_cluster/lc_1/out
T_0_11_span12_horz_9
T_4_11_lc_trk_g0_1
T_4_11_wire_logic_cluster/lc_3/in_0

T_1_11_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g0_1
T_1_12_wire_logic_cluster/lc_2/in_1

T_1_11_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g0_1
T_1_12_wire_logic_cluster/lc_1/in_0

T_1_11_wire_logic_cluster/lc_1/out
T_2_12_lc_trk_g3_1
T_2_12_wire_logic_cluster/lc_4/in_0

T_1_11_wire_logic_cluster/lc_1/out
T_1_9_sp4_v_t_47
T_1_13_lc_trk_g1_2
T_1_13_wire_logic_cluster/lc_7/in_0

T_1_11_wire_logic_cluster/lc_1/out
T_1_9_sp4_v_t_47
T_1_13_lc_trk_g1_2
T_1_13_wire_logic_cluster/lc_0/in_3

T_1_11_wire_logic_cluster/lc_1/out
T_2_11_sp4_h_l_2
T_5_11_sp4_v_t_39
T_2_15_sp4_h_l_7
T_4_15_lc_trk_g2_2
T_4_15_wire_logic_cluster/lc_1/cen

T_1_11_wire_logic_cluster/lc_1/out
T_2_12_lc_trk_g3_1
T_2_12_wire_logic_cluster/lc_3/in_3

T_1_11_wire_logic_cluster/lc_1/out
T_2_12_lc_trk_g3_1
T_2_12_wire_logic_cluster/lc_5/in_3

T_1_11_wire_logic_cluster/lc_1/out
T_2_11_sp4_h_l_2
T_5_7_sp4_v_t_45
T_4_10_lc_trk_g3_5
T_4_10_wire_logic_cluster/lc_7/in_3

T_1_11_wire_logic_cluster/lc_1/out
T_2_11_sp4_h_l_2
T_5_7_sp4_v_t_45
T_4_10_lc_trk_g3_5
T_4_10_wire_logic_cluster/lc_3/in_3

T_1_11_wire_logic_cluster/lc_1/out
T_2_11_sp4_h_l_2
T_5_7_sp4_v_t_45
T_4_10_lc_trk_g3_5
T_4_10_wire_logic_cluster/lc_5/in_3

T_1_11_wire_logic_cluster/lc_1/out
T_2_11_sp4_h_l_2
T_5_11_sp4_v_t_39
T_5_12_lc_trk_g3_7
T_5_12_wire_logic_cluster/lc_1/in_3

T_1_11_wire_logic_cluster/lc_1/out
T_2_9_sp4_v_t_46
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_7/in_1

T_1_11_wire_logic_cluster/lc_1/out
T_2_9_sp4_v_t_46
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_5/in_1

End 

Net : Instance4.r_CountZ0Z_9
T_6_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_4/in_3

T_6_8_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g3_0
T_6_8_wire_logic_cluster/lc_0/in_1

T_6_8_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g2_0
T_7_7_wire_logic_cluster/lc_1/in_3

End 

Net : w_Switch_1
T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g1_7
T_1_11_wire_logic_cluster/lc_1/in_3

T_1_11_wire_logic_cluster/lc_7/out
T_1_6_sp12_v_t_22
T_1_9_lc_trk_g3_2
T_1_9_wire_logic_cluster/lc_6/in_1

T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g1_7
T_1_11_wire_logic_cluster/lc_0/in_0

T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g1_7
T_1_11_wire_logic_cluster/lc_7/in_3

End 

Net : sevsegr_RNO_0Z0Z_3
T_2_12_wire_logic_cluster/lc_6/out
T_2_11_sp4_v_t_44
T_2_13_lc_trk_g2_1
T_2_13_wire_logic_cluster/lc_3/in_0

End 

Net : Instance3.r_CountZ0Z_12
T_8_10_wire_logic_cluster/lc_3/out
T_8_7_sp4_v_t_46
T_7_9_lc_trk_g0_0
T_7_9_input_2_0
T_7_9_wire_logic_cluster/lc_0/in_2

T_8_10_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g2_3
T_7_9_wire_logic_cluster/lc_3/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g1_3
T_8_10_wire_logic_cluster/lc_3/in_1

End 

Net : Instance1.r_CountZ0Z_8
T_2_9_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g3_7
T_1_9_wire_logic_cluster/lc_3/in_3

T_2_9_wire_logic_cluster/lc_7/out
T_2_9_lc_trk_g3_7
T_2_9_wire_logic_cluster/lc_7/in_1

T_2_9_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g3_7
T_1_9_wire_logic_cluster/lc_1/in_3

End 

Net : alogicunit.m26_l_fxZ0
T_4_13_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g0_5
T_4_12_input_2_5
T_4_12_wire_logic_cluster/lc_5/in_2

End 

Net : r_SwitchZ0Z_4
T_5_12_wire_logic_cluster/lc_4/out
T_5_12_lc_trk_g3_4
T_5_12_wire_logic_cluster/lc_7/in_0

End 

Net : r_CountZ0Z_1
T_4_10_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g0_3
T_4_10_wire_logic_cluster/lc_6/in_1

T_4_10_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g0_3
T_4_10_wire_logic_cluster/lc_4/in_1

T_4_10_wire_logic_cluster/lc_3/out
T_4_9_sp4_v_t_38
T_0_13_span4_horz_8
T_1_13_lc_trk_g0_5
T_1_13_wire_logic_cluster/lc_6/in_1

T_4_10_wire_logic_cluster/lc_3/out
T_4_10_sp4_h_l_11
T_3_10_sp4_v_t_46
T_2_12_lc_trk_g2_3
T_2_12_wire_logic_cluster/lc_4/in_1

T_4_10_wire_logic_cluster/lc_3/out
T_4_9_sp4_v_t_38
T_5_13_sp4_h_l_9
T_4_13_lc_trk_g1_1
T_4_13_wire_logic_cluster/lc_3/in_1

T_4_10_wire_logic_cluster/lc_3/out
T_4_9_sp4_v_t_38
T_5_13_sp4_h_l_9
T_4_13_lc_trk_g1_1
T_4_13_input_2_6
T_4_13_wire_logic_cluster/lc_6/in_2

T_4_10_wire_logic_cluster/lc_3/out
T_4_10_sp4_h_l_11
T_3_10_sp4_v_t_40
T_2_12_lc_trk_g1_5
T_2_12_wire_logic_cluster/lc_3/in_1

T_4_10_wire_logic_cluster/lc_3/out
T_4_9_sp12_v_t_22
T_4_15_lc_trk_g3_5
T_4_15_wire_logic_cluster/lc_0/in_0

T_4_10_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g0_3
T_4_10_input_2_3
T_4_10_wire_logic_cluster/lc_3/in_2

End 

Net : r_CountZ0Z_3
T_4_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g1_5
T_4_10_input_2_6
T_4_10_wire_logic_cluster/lc_6/in_2

T_4_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g1_5
T_4_10_input_2_4
T_4_10_wire_logic_cluster/lc_4/in_2

T_4_10_wire_logic_cluster/lc_5/out
T_4_8_sp4_v_t_39
T_0_12_span4_horz_7
T_2_12_lc_trk_g3_7
T_2_12_input_2_6
T_2_12_wire_logic_cluster/lc_6/in_2

T_4_10_wire_logic_cluster/lc_5/out
T_4_9_sp4_v_t_42
T_4_13_lc_trk_g0_7
T_4_13_input_2_7
T_4_13_wire_logic_cluster/lc_7/in_2

T_4_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g1_5
T_4_10_wire_logic_cluster/lc_5/in_1

End 

Net : sevsegl_7_ns_1_0
T_2_12_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g0_7
T_2_13_wire_logic_cluster/lc_7/in_0

End 

Net : track_RNI9MAL_0_1
T_4_14_wire_logic_cluster/lc_7/out
T_4_14_sp4_h_l_3
T_3_10_sp4_v_t_38
T_2_12_lc_trk_g0_3
T_2_12_input_2_7
T_2_12_wire_logic_cluster/lc_7/in_2

T_4_14_wire_logic_cluster/lc_7/out
T_4_13_sp4_v_t_46
T_0_13_span4_horz_5
T_1_13_lc_trk_g1_0
T_1_13_input_2_1
T_1_13_wire_logic_cluster/lc_1/in_2

End 

Net : alogicunit.un1_a_1_cry_6
T_4_12_wire_logic_cluster/lc_5/cout
T_4_12_wire_logic_cluster/lc_6/in_3

End 

Net : r_CountZ0Z_0
T_4_10_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g2_7
T_4_10_wire_logic_cluster/lc_6/in_3

T_4_10_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g2_7
T_4_10_wire_logic_cluster/lc_4/in_3

T_4_10_wire_logic_cluster/lc_7/out
T_4_9_sp4_v_t_46
T_0_13_span4_horz_11
T_1_13_lc_trk_g1_6
T_1_13_wire_logic_cluster/lc_6/in_3

T_4_10_wire_logic_cluster/lc_7/out
T_4_8_sp4_v_t_43
T_0_12_span4_horz_6
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_4/in_3

T_4_10_wire_logic_cluster/lc_7/out
T_4_8_sp4_v_t_43
T_0_12_span4_horz_6
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_7/in_0

T_4_10_wire_logic_cluster/lc_7/out
T_4_9_sp4_v_t_46
T_0_13_span4_horz_11
T_1_13_lc_trk_g1_6
T_1_13_wire_logic_cluster/lc_1/in_0

T_4_10_wire_logic_cluster/lc_7/out
T_4_8_sp4_v_t_43
T_0_12_span4_horz_6
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_3/in_0

T_4_10_wire_logic_cluster/lc_7/out
T_4_5_sp12_v_t_22
T_4_15_lc_trk_g2_5
T_4_15_wire_logic_cluster/lc_0/in_3

T_4_10_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g2_7
T_4_10_wire_logic_cluster/lc_7/in_0

T_4_10_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g2_7
T_4_10_wire_logic_cluster/lc_3/in_0

End 

Net : Instance1.r_CountZ0Z_7
T_2_9_wire_logic_cluster/lc_6/out
T_2_9_sp4_h_l_1
T_1_9_lc_trk_g1_1
T_1_9_input_2_4
T_1_9_wire_logic_cluster/lc_4/in_2

T_2_9_wire_logic_cluster/lc_6/out
T_2_9_sp4_h_l_1
T_1_9_lc_trk_g1_1
T_1_9_wire_logic_cluster/lc_7/in_1

T_2_9_wire_logic_cluster/lc_6/out
T_2_9_sp4_h_l_1
T_2_9_lc_trk_g1_4
T_2_9_wire_logic_cluster/lc_6/in_1

End 

Net : Instance2.r_Count_0_1
T_6_12_wire_logic_cluster/lc_6/out
T_7_9_sp4_v_t_37
T_6_10_lc_trk_g2_5
T_6_10_wire_logic_cluster/lc_0/in_1

T_6_12_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g3_6
T_5_11_input_2_5
T_5_11_wire_logic_cluster/lc_5/in_2

T_6_12_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g3_6
T_6_12_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_6_12_0_
T_6_12_wire_logic_cluster/carry_in_mux/cout
T_6_12_wire_logic_cluster/lc_0/in_3

End 

Net : sevsegr_7_ns_1_0
T_1_13_wire_logic_cluster/lc_1/out
T_2_13_lc_trk_g0_1
T_2_13_wire_logic_cluster/lc_5/in_0

End 

Net : Instance1.r_CountZ0Z_0
T_2_11_wire_logic_cluster/lc_2/out
T_2_8_sp4_v_t_44
T_2_9_lc_trk_g2_4
T_2_9_input_2_0
T_2_9_wire_logic_cluster/lc_0/in_2

T_2_11_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g2_2
T_1_11_wire_logic_cluster/lc_4/in_0

T_2_11_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g3_2
T_2_11_wire_logic_cluster/lc_2/in_3

T_2_11_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g2_2
T_1_10_wire_logic_cluster/lc_5/in_3

End 

Net : bfn_2_11_0_
T_2_11_wire_logic_cluster/carry_in_mux/cout
T_2_11_wire_logic_cluster/lc_0/in_3

End 

Net : Instance2.r_Count_0_0
T_6_12_wire_logic_cluster/lc_5/out
T_6_8_sp4_v_t_47
T_6_10_lc_trk_g2_2
T_6_10_input_2_0
T_6_10_wire_logic_cluster/lc_0/in_2

T_6_12_wire_logic_cluster/lc_5/out
T_6_8_sp4_v_t_47
T_5_10_lc_trk_g0_1
T_5_10_wire_logic_cluster/lc_2/in_1

T_6_12_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g1_5
T_6_12_wire_logic_cluster/lc_6/in_0

T_6_12_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g1_5
T_6_12_wire_logic_cluster/lc_5/in_3

End 

Net : Instance4.r_CountZ0Z_13
T_6_8_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_5/in_0

T_6_8_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g2_4
T_7_7_wire_logic_cluster/lc_5/in_1

T_6_8_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g3_4
T_6_8_wire_logic_cluster/lc_4/in_1

End 

Net : Instance1.un1_r_Count_10lto17_1
T_1_10_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g1_0
T_1_9_wire_logic_cluster/lc_6/in_3

End 

Net : Instance4.r_CountZ0Z_12
T_6_8_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g1_3
T_7_8_wire_logic_cluster/lc_5/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g3_3
T_7_7_wire_logic_cluster/lc_5/in_3

T_6_8_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g1_3
T_6_8_wire_logic_cluster/lc_3/in_1

End 

Net : Instance1.r_CountZ0Z_17
T_2_11_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g2_0
T_1_10_wire_logic_cluster/lc_0/in_0

T_2_11_wire_logic_cluster/lc_0/out
T_1_11_lc_trk_g2_0
T_1_11_wire_logic_cluster/lc_3/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_2_11_lc_trk_g1_0
T_2_11_wire_logic_cluster/lc_0/in_1

End 

Net : sevsegl_RNO_1Z0Z_3
T_2_12_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g0_5
T_2_13_wire_logic_cluster/lc_0/in_3

End 

Net : r_Switch_2_RNIK7AZ0Z11
T_1_12_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g0_2
T_2_12_wire_logic_cluster/lc_7/in_3

T_1_12_wire_logic_cluster/lc_2/out
T_1_13_lc_trk_g0_2
T_1_13_wire_logic_cluster/lc_1/in_3

T_1_12_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g2_2
T_2_13_wire_logic_cluster/lc_4/in_0

T_1_12_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g2_2
T_2_13_wire_logic_cluster/lc_0/in_0

T_1_12_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g2_2
T_2_13_wire_logic_cluster/lc_2/in_0

T_1_12_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g3_2
T_1_12_wire_logic_cluster/lc_6/in_3

T_1_12_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g2_2
T_2_13_wire_logic_cluster/lc_7/in_3

T_1_12_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g2_2
T_2_13_wire_logic_cluster/lc_5/in_3

T_1_12_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g2_2
T_2_13_wire_logic_cluster/lc_1/in_3

T_1_12_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g2_2
T_2_13_wire_logic_cluster/lc_3/in_3

End 

Net : Instance1.r_CountZ0Z_15
T_2_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g3_6
T_1_10_wire_logic_cluster/lc_0/in_1

T_2_10_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g2_6
T_1_9_wire_logic_cluster/lc_1/in_1

T_2_10_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g1_6
T_2_10_wire_logic_cluster/lc_6/in_1

End 

Net : Instance1.r_CountZ0Z_14
T_2_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g3_5
T_1_10_input_2_0
T_1_10_wire_logic_cluster/lc_0/in_2

T_2_10_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g1_5
T_1_11_wire_logic_cluster/lc_3/in_1

T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_5/in_1

End 

Net : Instance3.r_CountZ0Z_13
T_8_10_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g3_4
T_7_9_input_2_3
T_7_9_wire_logic_cluster/lc_3/in_2

T_8_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g3_4
T_8_10_wire_logic_cluster/lc_4/in_1

End 

Net : Instance1.r_Count13_12
T_1_11_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_7/in_1

End 

Net : Instance1.r_Count13_8_0
T_1_9_wire_logic_cluster/lc_7/out
T_1_8_sp4_v_t_46
T_1_11_lc_trk_g1_6
T_1_11_wire_logic_cluster/lc_4/in_1

End 

Net : Instance3.r_Count13_13
T_7_10_wire_logic_cluster/lc_2/out
T_7_10_sp4_h_l_9
T_6_10_sp4_v_t_44
T_5_12_lc_trk_g2_1
T_5_12_wire_logic_cluster/lc_5/in_0

End 

Net : Instance3.r_Count13_10
T_7_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_2/in_0

End 

Net : Instance1.r_CountZ0Z_16
T_2_10_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g2_7
T_1_10_wire_logic_cluster/lc_0/in_3

T_2_10_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g2_7
T_1_9_input_2_1
T_1_9_wire_logic_cluster/lc_1/in_2

T_2_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g3_7
T_2_10_wire_logic_cluster/lc_7/in_1

End 

Net : Instance1.r_CountZ0Z_5
T_2_9_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g3_4
T_1_9_wire_logic_cluster/lc_4/in_1

T_2_9_wire_logic_cluster/lc_4/out
T_2_9_lc_trk_g3_4
T_2_9_wire_logic_cluster/lc_4/in_1

T_2_9_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_40
T_1_11_lc_trk_g3_0
T_1_11_wire_logic_cluster/lc_4/in_3

End 

Net : Instance2.r_Count_2_cry_15
T_6_11_wire_logic_cluster/lc_6/cout
T_6_11_wire_logic_cluster/lc_7/in_3

Net : Instance4.r_CountZ0Z_1
T_6_6_wire_logic_cluster/lc_0/out
T_6_7_lc_trk_g1_0
T_6_7_wire_logic_cluster/lc_0/in_1

T_6_6_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g3_0
T_7_7_wire_logic_cluster/lc_1/in_0

T_6_6_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g1_0
T_6_6_wire_logic_cluster/lc_0/in_3

End 

Net : Instance1.r_CountZ0Z_1
T_1_10_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g2_5
T_2_9_wire_logic_cluster/lc_0/in_1

T_1_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g2_5
T_1_10_wire_logic_cluster/lc_2/in_1

T_1_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g2_5
T_1_10_wire_logic_cluster/lc_5/in_0

End 

Net : bfn_6_9_0_
T_6_9_wire_logic_cluster/carry_in_mux/cout
T_6_9_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_8_11_0_
T_8_11_wire_logic_cluster/carry_in_mux/cout
T_8_11_wire_logic_cluster/lc_0/in_3

End 

Net : Instance3.r_CountZ0Z_1
T_9_10_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g2_1
T_8_9_wire_logic_cluster/lc_0/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_8_10_sp4_h_l_10
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_1/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g3_1
T_9_10_wire_logic_cluster/lc_1/in_3

End 

Net : Instance1.r_Count_2_cry_15
T_2_10_wire_logic_cluster/lc_6/cout
T_2_10_wire_logic_cluster/lc_7/in_3

Net : sevsegr_RNO_0Z0Z_2
T_4_13_wire_logic_cluster/lc_2/out
T_0_13_span12_horz_4
T_2_13_lc_trk_g1_0
T_2_13_wire_logic_cluster/lc_2/in_3

End 

Net : N_28
T_4_14_wire_logic_cluster/lc_4/out
T_4_13_lc_trk_g1_4
T_4_13_wire_logic_cluster/lc_2/in_3

T_4_14_wire_logic_cluster/lc_4/out
T_4_12_sp4_v_t_37
T_0_12_span4_horz_0
T_1_12_lc_trk_g1_5
T_1_12_wire_logic_cluster/lc_5/in_1

End 

Net : Instance4.r_CountZ0Z_0
T_6_6_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g1_1
T_6_7_input_2_0
T_6_7_wire_logic_cluster/lc_0/in_2

T_6_6_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g2_1
T_7_7_wire_logic_cluster/lc_6/in_1

T_6_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g3_1
T_6_6_wire_logic_cluster/lc_0/in_0

T_6_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g3_1
T_6_6_wire_logic_cluster/lc_1/in_3

End 

Net : Instance3.r_CountZ0Z_0
T_9_10_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g2_0
T_8_9_input_2_0
T_8_9_wire_logic_cluster/lc_0/in_2

T_9_10_wire_logic_cluster/lc_0/out
T_9_10_sp4_h_l_5
T_8_6_sp4_v_t_40
T_7_9_lc_trk_g3_0
T_7_9_wire_logic_cluster/lc_4/in_1

T_9_10_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g1_0
T_9_10_wire_logic_cluster/lc_1/in_0

T_9_10_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g1_0
T_9_10_wire_logic_cluster/lc_0/in_3

End 

Net : Instance1.r_CountZ0Z_6
T_2_9_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g2_5
T_1_9_wire_logic_cluster/lc_4/in_3

T_2_9_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g1_5
T_2_9_wire_logic_cluster/lc_5/in_1

T_2_9_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g2_5
T_1_9_wire_logic_cluster/lc_1/in_0

End 

Net : sevsegl_RNO_1Z0Z_2
T_1_13_wire_logic_cluster/lc_0/out
T_1_12_lc_trk_g1_0
T_1_12_wire_logic_cluster/lc_6/in_1

End 

Net : SUM_2
T_1_13_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g3_6
T_1_13_wire_logic_cluster/lc_0/in_1

End 

Net : Instance2.r_Count_2_cry_14
T_6_11_wire_logic_cluster/lc_5/cout
T_6_11_wire_logic_cluster/lc_6/in_3

Net : Instance1.r_Count_2_cry_14
T_2_10_wire_logic_cluster/lc_5/cout
T_2_10_wire_logic_cluster/lc_6/in_3

Net : Instance4.r_CountZ0Z_2
T_6_7_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g3_1
T_6_7_wire_logic_cluster/lc_1/in_1

T_6_7_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g1_1
T_7_7_wire_logic_cluster/lc_1/in_1

End 

Net : Instance2.r_Count_0_2
T_6_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g3_1
T_6_10_wire_logic_cluster/lc_1/in_1

T_6_10_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g1_1
T_5_11_wire_logic_cluster/lc_5/in_3

End 

Net : Instance1.r_CountZ0Z_2
T_2_9_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_1/in_1

T_2_9_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g1_1
T_1_10_wire_logic_cluster/lc_2/in_0

End 

Net : Instance3.r_CountZ0Z_2
T_8_9_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g3_1
T_8_9_wire_logic_cluster/lc_1/in_1

T_8_9_wire_logic_cluster/lc_1/out
T_7_10_lc_trk_g0_1
T_7_10_wire_logic_cluster/lc_1/in_0

End 

Net : Instance3.r_Count13_12
T_7_9_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_41
T_5_12_sp4_h_l_4
T_5_12_lc_trk_g1_1
T_5_12_wire_logic_cluster/lc_5/in_1

End 

Net : Instance3.r_Count13_4
T_7_10_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g1_0
T_7_9_wire_logic_cluster/lc_4/in_3

End 

Net : Instance3.r_Count13_7_cascade_
T_7_10_wire_logic_cluster/lc_1/ltout
T_7_10_wire_logic_cluster/lc_2/in_2

End 

Net : Instance2.r_Count_2_cry_13
T_6_11_wire_logic_cluster/lc_4/cout
T_6_11_wire_logic_cluster/lc_5/in_3

Net : sevsegr_RNO_1Z0Z_1
T_2_12_wire_logic_cluster/lc_4/out
T_2_11_sp4_v_t_40
T_2_13_lc_trk_g2_5
T_2_13_wire_logic_cluster/lc_1/in_0

End 

Net : Instance2.r_Count_0_3
T_6_10_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g1_2
T_6_10_wire_logic_cluster/lc_2/in_1

T_6_10_wire_logic_cluster/lc_2/out
T_6_7_sp4_v_t_44
T_3_11_sp4_h_l_9
T_5_11_lc_trk_g2_4
T_5_11_wire_logic_cluster/lc_5/in_1

End 

Net : Instance4.r_CountZ0Z_3
T_6_7_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g1_2
T_6_7_wire_logic_cluster/lc_2/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g1_2
T_7_7_input_2_1
T_7_7_wire_logic_cluster/lc_1/in_2

End 

Net : Instance1.r_CountZ0Z_3
T_2_9_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g1_2
T_2_9_wire_logic_cluster/lc_2/in_1

T_2_9_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g0_2
T_1_10_input_2_2
T_1_10_wire_logic_cluster/lc_2/in_2

End 

Net : Instance1.r_Count_2_cry_13
T_2_10_wire_logic_cluster/lc_4/cout
T_2_10_wire_logic_cluster/lc_5/in_3

Net : Instance3.r_CountZ0Z_3
T_8_9_wire_logic_cluster/lc_2/out
T_8_9_lc_trk_g1_2
T_8_9_wire_logic_cluster/lc_2/in_1

T_8_9_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g1_2
T_7_10_input_2_1
T_7_10_wire_logic_cluster/lc_1/in_2

End 

Net : sevsegl_RNO_0Z0Z_3
T_4_13_wire_logic_cluster/lc_7/out
T_3_13_sp4_h_l_6
T_2_13_lc_trk_g1_6
T_2_13_wire_logic_cluster/lc_0/in_1

End 

Net : Instance1.r_CountZ0Z_12
T_2_10_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g2_3
T_1_9_wire_logic_cluster/lc_5/in_0

T_2_10_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g2_3
T_1_9_input_2_7
T_1_9_wire_logic_cluster/lc_7/in_2

T_2_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g1_3
T_2_10_wire_logic_cluster/lc_3/in_1

End 

Net : Instance1.r_CountZ0Z_13
T_2_10_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g2_4
T_1_9_wire_logic_cluster/lc_5/in_1

T_2_10_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g2_4
T_1_9_wire_logic_cluster/lc_7/in_3

T_2_10_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g3_4
T_2_10_wire_logic_cluster/lc_4/in_1

End 

Net : Instance4.r_Count_2_cry_15
T_6_8_wire_logic_cluster/lc_6/cout
T_6_8_wire_logic_cluster/lc_7/in_3

Net : sevsegr_RNO_0Z0Z_1
T_4_13_wire_logic_cluster/lc_3/out
T_2_13_sp4_h_l_3
T_2_13_lc_trk_g0_6
T_2_13_wire_logic_cluster/lc_1/in_1

End 

Net : Instance3.r_Count_2_cry_15
T_8_10_wire_logic_cluster/lc_6/cout
T_8_10_wire_logic_cluster/lc_7/in_3

Net : sevsegr_RNO_1Z0Z_2
T_1_13_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g1_7
T_2_13_input_2_2
T_2_13_wire_logic_cluster/lc_2/in_2

End 

Net : Instance2.r_Count_2_cry_12
T_6_11_wire_logic_cluster/lc_3/cout
T_6_11_wire_logic_cluster/lc_4/in_3

Net : sevsegl_RNO_0Z0Z_1
T_4_13_wire_logic_cluster/lc_6/out
T_3_13_sp4_h_l_4
T_2_13_lc_trk_g1_4
T_2_13_wire_logic_cluster/lc_4/in_3

End 

Net : cu1_track_ns_3
T_4_14_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g1_3
T_4_13_wire_logic_cluster/lc_6/in_0

T_4_14_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g1_3
T_4_13_wire_logic_cluster/lc_3/in_3

End 

Net : Instance1.r_Count_2_cry_12
T_2_10_wire_logic_cluster/lc_3/cout
T_2_10_wire_logic_cluster/lc_4/in_3

Net : Instance4.r_Count13_12
T_7_7_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_44
T_7_8_lc_trk_g3_1
T_7_8_wire_logic_cluster/lc_1/in_3

End 

Net : Instance4.r_Count13_4
T_7_8_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g1_3
T_7_7_wire_logic_cluster/lc_6/in_0

End 

Net : Instance4.r_Count_2_cry_14
T_6_8_wire_logic_cluster/lc_5/cout
T_6_8_wire_logic_cluster/lc_6/in_3

Net : Instance3.r_Count_2_cry_14
T_8_10_wire_logic_cluster/lc_5/cout
T_8_10_wire_logic_cluster/lc_6/in_3

Net : Instance2.r_Count_2_cry_11
T_6_11_wire_logic_cluster/lc_2/cout
T_6_11_wire_logic_cluster/lc_3/in_3

Net : Instance1.r_Count_2_cry_11
T_2_10_wire_logic_cluster/lc_2/cout
T_2_10_wire_logic_cluster/lc_3/in_3

Net : sevsegl_RNO_0Z0Z_2_cascade_
T_1_12_wire_logic_cluster/lc_5/ltout
T_1_12_wire_logic_cluster/lc_6/in_2

End 

Net : Instance4.r_Count_2_cry_13
T_6_8_wire_logic_cluster/lc_4/cout
T_6_8_wire_logic_cluster/lc_5/in_3

Net : Instance3.r_Count_2_cry_13
T_8_10_wire_logic_cluster/lc_4/cout
T_8_10_wire_logic_cluster/lc_5/in_3

Net : Instance2.r_Count_2_cry_10
T_6_11_wire_logic_cluster/lc_1/cout
T_6_11_wire_logic_cluster/lc_2/in_3

Net : Instance1.r_Count_2_cry_10
T_2_10_wire_logic_cluster/lc_1/cout
T_2_10_wire_logic_cluster/lc_2/in_3

Net : alogicunit.N_41
T_4_14_wire_logic_cluster/lc_5/out
T_4_12_sp4_v_t_39
T_0_12_span4_horz_8
T_2_12_lc_trk_g2_0
T_2_12_wire_logic_cluster/lc_0/in_0

T_4_14_wire_logic_cluster/lc_5/out
T_4_12_sp4_v_t_39
T_0_12_span4_horz_8
T_2_12_lc_trk_g2_0
T_2_12_wire_logic_cluster/lc_2/in_0

End 

Net : Instance3.r_Count13_8_0_cascade_
T_7_9_wire_logic_cluster/lc_3/ltout
T_7_9_wire_logic_cluster/lc_4/in_2

End 

Net : alogicunit.N_35
T_5_14_wire_logic_cluster/lc_6/out
T_5_13_sp4_v_t_44
T_2_13_sp4_h_l_9
T_5_9_sp4_v_t_38
T_4_11_lc_trk_g1_3
T_4_11_wire_logic_cluster/lc_2/cen

T_5_14_wire_logic_cluster/lc_6/out
T_5_13_sp4_v_t_44
T_2_13_sp4_h_l_9
T_5_9_sp4_v_t_38
T_4_11_lc_trk_g1_3
T_4_11_wire_logic_cluster/lc_2/cen

T_5_14_wire_logic_cluster/lc_6/out
T_5_13_sp4_v_t_44
T_2_13_sp4_h_l_9
T_5_9_sp4_v_t_38
T_4_11_lc_trk_g1_3
T_4_11_wire_logic_cluster/lc_2/cen

T_5_14_wire_logic_cluster/lc_6/out
T_5_13_sp4_v_t_44
T_2_13_sp4_h_l_9
T_5_9_sp4_v_t_38
T_4_11_lc_trk_g1_3
T_4_11_wire_logic_cluster/lc_2/cen

T_5_14_wire_logic_cluster/lc_6/out
T_5_13_sp4_v_t_44
T_6_13_sp4_h_l_2
T_5_13_lc_trk_g0_2
T_5_13_wire_logic_cluster/lc_0/cen

T_5_14_wire_logic_cluster/lc_6/out
T_5_13_sp4_v_t_44
T_6_13_sp4_h_l_2
T_5_13_lc_trk_g0_2
T_5_13_wire_logic_cluster/lc_0/cen

T_5_14_wire_logic_cluster/lc_6/out
T_6_12_sp4_v_t_40
T_3_12_sp4_h_l_11
T_4_12_lc_trk_g3_3
T_4_12_wire_logic_cluster/lc_5/cen

T_5_14_wire_logic_cluster/lc_6/out
T_6_12_sp4_v_t_40
T_3_12_sp4_h_l_11
T_2_12_lc_trk_g1_3
T_2_12_wire_logic_cluster/lc_0/cen

T_5_14_wire_logic_cluster/lc_6/out
T_6_12_sp4_v_t_40
T_3_12_sp4_h_l_11
T_2_12_lc_trk_g1_3
T_2_12_wire_logic_cluster/lc_0/cen

End 

Net : Instance4.r_Count_2_cry_12
T_6_8_wire_logic_cluster/lc_3/cout
T_6_8_wire_logic_cluster/lc_4/in_3

Net : Instance3.r_Count_2_cry_12
T_8_10_wire_logic_cluster/lc_3/cout
T_8_10_wire_logic_cluster/lc_4/in_3

Net : Instance2.r_Count13_7
T_5_11_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g1_5
T_5_11_wire_logic_cluster/lc_0/in_0

End 

Net : Instance2.r_Count13_13_cascade_
T_5_11_wire_logic_cluster/lc_0/ltout
T_5_11_wire_logic_cluster/lc_1/in_2

End 

Net : alogicunit.N_51
T_4_14_wire_logic_cluster/lc_2/out
T_4_12_sp12_v_t_23
T_0_12_span12_horz_16
T_2_12_lc_trk_g0_4
T_2_12_input_2_0
T_2_12_wire_logic_cluster/lc_0/in_2

T_4_14_wire_logic_cluster/lc_2/out
T_4_12_sp12_v_t_23
T_0_12_span12_horz_16
T_2_12_lc_trk_g0_4
T_2_12_input_2_2
T_2_12_wire_logic_cluster/lc_2/in_2

End 

Net : Instance2.r_Count_2_cry_9
T_6_11_wire_logic_cluster/lc_0/cout
T_6_11_wire_logic_cluster/lc_1/in_3

Net : Instance1.r_Count_2_cry_9
T_2_10_wire_logic_cluster/lc_0/cout
T_2_10_wire_logic_cluster/lc_1/in_3

Net : SUM_2_cascade_
T_1_13_wire_logic_cluster/lc_6/ltout
T_1_13_wire_logic_cluster/lc_7/in_2

End 

Net : Instance2.r_Count13_4
T_5_11_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g0_7
T_5_10_wire_logic_cluster/lc_2/in_3

End 

Net : sevsegl_RNO_1Z0Z_1
T_2_12_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g0_3
T_2_13_wire_logic_cluster/lc_4/in_1

End 

Net : Instance2.r_Count13_12
T_5_10_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g0_2
T_5_11_wire_logic_cluster/lc_1/in_1

End 

Net : Instance3.r_Count_2_cry_11
T_8_10_wire_logic_cluster/lc_2/cout
T_8_10_wire_logic_cluster/lc_3/in_3

Net : Instance4.r_Count_2_cry_11
T_6_8_wire_logic_cluster/lc_2/cout
T_6_8_wire_logic_cluster/lc_3/in_3

Net : bfn_6_11_0_
T_6_11_wire_logic_cluster/carry_in_mux/cout
T_6_11_wire_logic_cluster/lc_0/in_3

Net : bfn_2_10_0_
T_2_10_wire_logic_cluster/carry_in_mux/cout
T_2_10_wire_logic_cluster/lc_0/in_3

Net : alogicunit.N_41_cascade_
T_4_14_wire_logic_cluster/lc_5/ltout
T_4_14_wire_logic_cluster/lc_6/in_2

End 

Net : alogicunit.N_50
T_4_14_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g3_6
T_5_13_wire_logic_cluster/lc_1/in_0

T_4_14_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g3_6
T_5_13_wire_logic_cluster/lc_0/in_1

End 

Net : Instance4.r_Count_2_cry_10
T_6_8_wire_logic_cluster/lc_1/cout
T_6_8_wire_logic_cluster/lc_2/in_3

Net : Instance3.r_Count_2_cry_10
T_8_10_wire_logic_cluster/lc_1/cout
T_8_10_wire_logic_cluster/lc_2/in_3

Net : un1_click13_1_sn_cascade_
T_4_13_wire_logic_cluster/lc_1/ltout
T_4_13_wire_logic_cluster/lc_2/in_2

End 

Net : right_3
T_4_11_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g0_2
T_4_11_wire_logic_cluster/lc_3/in_1

End 

Net : Instance2.r_Count13_10
T_5_11_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g0_4
T_5_11_input_2_0
T_5_11_wire_logic_cluster/lc_0/in_2

End 

Net : alogicunit.N_49
T_5_12_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g2_2
T_4_11_wire_logic_cluster/lc_4/in_0

T_5_12_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g3_2
T_4_12_wire_logic_cluster/lc_6/in_1

End 

Net : Instance1.r_Count13_10
T_1_9_wire_logic_cluster/lc_1/out
T_2_7_sp4_v_t_46
T_1_11_lc_trk_g2_3
T_1_11_wire_logic_cluster/lc_6/in_3

End 

Net : Instance1.r_Count13_13_cascade_
T_1_11_wire_logic_cluster/lc_6/ltout
T_1_11_wire_logic_cluster/lc_7/in_2

End 

Net : alogicunit.N_95_1
T_4_11_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g1_0
T_4_11_wire_logic_cluster/lc_4/in_1

T_4_11_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g1_0
T_4_11_wire_logic_cluster/lc_2/in_1

T_4_11_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g0_0
T_4_12_input_2_6
T_4_12_wire_logic_cluster/lc_6/in_2

End 

Net : Instance4.r_Count_2_cry_9
T_6_8_wire_logic_cluster/lc_0/cout
T_6_8_wire_logic_cluster/lc_1/in_3

Net : Instance3.r_Count_2_cry_9
T_8_10_wire_logic_cluster/lc_0/cout
T_8_10_wire_logic_cluster/lc_1/in_3

Net : left_2
T_5_13_wire_logic_cluster/lc_1/out
T_4_13_sp4_h_l_10
T_0_13_span4_horz_19
T_1_13_lc_trk_g2_6
T_1_13_wire_logic_cluster/lc_0/in_0

End 

Net : Instance2.r_Count13_8_0_cascade_
T_5_10_wire_logic_cluster/lc_1/ltout
T_5_10_wire_logic_cluster/lc_2/in_2

End 

Net : Instance4.r_Count13_8_0_cascade_
T_7_7_wire_logic_cluster/lc_5/ltout
T_7_7_wire_logic_cluster/lc_6/in_2

End 

Net : alogicunit.N_90
T_5_11_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g2_6
T_4_11_input_2_2
T_4_11_wire_logic_cluster/lc_2/in_2

T_5_11_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g2_6
T_4_11_wire_logic_cluster/lc_1/in_3

End 

Net : right_2
T_4_11_wire_logic_cluster/lc_4/out
T_4_9_sp4_v_t_37
T_0_13_span4_horz_0
T_1_13_lc_trk_g1_5
T_1_13_wire_logic_cluster/lc_7/in_3

End 

Net : Instance2.r_Count_2_cry_7
T_6_10_wire_logic_cluster/lc_6/cout
T_6_10_wire_logic_cluster/lc_7/in_3

Net : bfn_6_8_0_
T_6_8_wire_logic_cluster/carry_in_mux/cout
T_6_8_wire_logic_cluster/lc_0/in_3

Net : Instance1.r_Count_2_cry_7
T_2_9_wire_logic_cluster/lc_6/cout
T_2_9_wire_logic_cluster/lc_7/in_3

Net : bfn_8_10_0_
T_8_10_wire_logic_cluster/carry_in_mux/cout
T_8_10_wire_logic_cluster/lc_0/in_3

Net : right_1
T_2_12_wire_logic_cluster/lc_0/out
T_2_12_lc_trk_g0_0
T_2_12_input_2_4
T_2_12_wire_logic_cluster/lc_4/in_2

End 

Net : Instance1.r_Count13_7
T_1_10_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_6/in_0

End 

Net : Instance2.r_Count_2_cry_6
T_6_10_wire_logic_cluster/lc_5/cout
T_6_10_wire_logic_cluster/lc_6/in_3

Net : Instance1.r_Count13_4_cascade_
T_1_11_wire_logic_cluster/lc_3/ltout
T_1_11_wire_logic_cluster/lc_4/in_2

End 

Net : Instance1.r_Count_2_cry_6
T_2_9_wire_logic_cluster/lc_5/cout
T_2_9_wire_logic_cluster/lc_6/in_3

Net : Instance4.r_Count13_7
T_7_7_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g0_1
T_7_8_wire_logic_cluster/lc_0/in_1

End 

Net : Instance4.r_Count13_13_cascade_
T_7_8_wire_logic_cluster/lc_0/ltout
T_7_8_wire_logic_cluster/lc_1/in_2

End 

Net : Instance4.r_Count13_10
T_7_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g1_7
T_7_8_input_2_0
T_7_8_wire_logic_cluster/lc_0/in_2

End 

Net : left_3
T_4_12_wire_logic_cluster/lc_6/out
T_3_12_sp4_h_l_4
T_2_12_lc_trk_g1_4
T_2_12_wire_logic_cluster/lc_5/in_0

End 

Net : Instance2.r_Count_2_cry_5
T_6_10_wire_logic_cluster/lc_4/cout
T_6_10_wire_logic_cluster/lc_5/in_3

Net : Instance1.r_Count_2_cry_5
T_2_9_wire_logic_cluster/lc_4/cout
T_2_9_wire_logic_cluster/lc_5/in_3

Net : Instance4.r_Count_2_cry_7
T_6_7_wire_logic_cluster/lc_6/cout
T_6_7_wire_logic_cluster/lc_7/in_3

Net : Instance3.r_Count_2_cry_7
T_8_9_wire_logic_cluster/lc_6/cout
T_8_9_wire_logic_cluster/lc_7/in_3

Net : Instance2.r_Count_2_cry_4
T_6_10_wire_logic_cluster/lc_3/cout
T_6_10_wire_logic_cluster/lc_4/in_3

Net : alogicunit.N_102
T_5_14_wire_logic_cluster/lc_0/out
T_5_13_lc_trk_g0_0
T_5_13_wire_logic_cluster/lc_0/in_0

T_5_14_wire_logic_cluster/lc_0/out
T_5_13_lc_trk_g0_0
T_5_13_wire_logic_cluster/lc_1/in_1

End 

Net : Instance1.r_Count_2_cry_4
T_2_9_wire_logic_cluster/lc_3/cout
T_2_9_wire_logic_cluster/lc_4/in_3

Net : Instance4.r_Count_2_cry_6
T_6_7_wire_logic_cluster/lc_5/cout
T_6_7_wire_logic_cluster/lc_6/in_3

Net : Instance3.r_Count_2_cry_6
T_8_9_wire_logic_cluster/lc_5/cout
T_8_9_wire_logic_cluster/lc_6/in_3

Net : sevseglZ0Z_2
T_1_12_wire_logic_cluster/lc_6/out
T_1_10_sp4_v_t_41
T_2_14_sp4_h_l_4
T_6_14_sp4_h_l_0
T_6_14_lc_trk_g1_5
T_6_14_wire_logic_cluster/lc_4/in_0

T_1_12_wire_logic_cluster/lc_6/out
T_1_10_sp4_v_t_41
T_2_14_sp4_h_l_4
T_6_14_sp4_h_l_0
T_6_14_lc_trk_g1_5
T_6_14_wire_logic_cluster/lc_0/in_0

T_1_12_wire_logic_cluster/lc_6/out
T_1_10_sp4_v_t_41
T_2_14_sp4_h_l_4
T_6_14_sp4_h_l_0
T_5_14_lc_trk_g1_0
T_5_14_wire_logic_cluster/lc_5/in_0

T_1_12_wire_logic_cluster/lc_6/out
T_2_11_sp4_v_t_45
T_1_14_lc_trk_g3_5
T_1_14_wire_logic_cluster/lc_0/in_0

T_1_12_wire_logic_cluster/lc_6/out
T_2_11_sp4_v_t_45
T_1_14_lc_trk_g3_5
T_1_14_wire_logic_cluster/lc_5/in_3

T_1_12_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g0_6
T_1_13_wire_logic_cluster/lc_4/in_0

T_1_12_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g0_6
T_1_13_wire_logic_cluster/lc_2/in_0

End 

Net : Instance2.r_Count_2_cry_3
T_6_10_wire_logic_cluster/lc_2/cout
T_6_10_wire_logic_cluster/lc_3/in_3

Net : sevsegrZ0Z_1
T_2_13_wire_logic_cluster/lc_1/out
T_2_10_sp12_v_t_22
T_2_13_sp4_v_t_42
T_1_16_lc_trk_g3_2
T_1_16_wire_logic_cluster/lc_3/in_0

T_2_13_wire_logic_cluster/lc_1/out
T_2_10_sp12_v_t_22
T_2_16_lc_trk_g3_5
T_2_16_wire_logic_cluster/lc_3/in_1

T_2_13_wire_logic_cluster/lc_1/out
T_2_10_sp12_v_t_22
T_2_16_lc_trk_g3_5
T_2_16_wire_logic_cluster/lc_5/in_1

T_2_13_wire_logic_cluster/lc_1/out
T_2_10_sp12_v_t_22
T_2_16_lc_trk_g3_5
T_2_16_input_2_4
T_2_16_wire_logic_cluster/lc_4/in_2

T_2_13_wire_logic_cluster/lc_1/out
T_2_10_sp12_v_t_22
T_2_16_lc_trk_g3_5
T_2_16_input_2_2
T_2_16_wire_logic_cluster/lc_2/in_2

T_2_13_wire_logic_cluster/lc_1/out
T_2_10_sp12_v_t_22
T_2_16_lc_trk_g3_5
T_2_16_input_2_6
T_2_16_wire_logic_cluster/lc_6/in_2

T_2_13_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g3_1
T_1_13_wire_logic_cluster/lc_3/in_1

End 

Net : Instance1.r_Count_2_cry_3
T_2_9_wire_logic_cluster/lc_2/cout
T_2_9_wire_logic_cluster/lc_3/in_3

Net : left_1
T_2_12_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g1_2
T_2_12_input_2_3
T_2_12_wire_logic_cluster/lc_3/in_2

End 

Net : alogicunit.N_95_1_cascade_
T_4_11_wire_logic_cluster/lc_0/ltout
T_4_11_wire_logic_cluster/lc_1/in_2

End 

Net : Instance3.r_Count_2_cry_5
T_8_9_wire_logic_cluster/lc_4/cout
T_8_9_wire_logic_cluster/lc_5/in_3

Net : Instance4.r_Count_2_cry_5
T_6_7_wire_logic_cluster/lc_4/cout
T_6_7_wire_logic_cluster/lc_5/in_3

Net : Instance2.r_Count_2_cry_2
T_6_10_wire_logic_cluster/lc_1/cout
T_6_10_wire_logic_cluster/lc_2/in_3

Net : Instance1.r_Count_2_cry_2
T_2_9_wire_logic_cluster/lc_1/cout
T_2_9_wire_logic_cluster/lc_2/in_3

Net : SUM_3_cascade_
T_4_10_wire_logic_cluster/lc_4/ltout
T_4_10_wire_logic_cluster/lc_5/in_2

End 

Net : sevseglZ0Z_0
T_2_13_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_38
T_3_14_sp4_h_l_9
T_7_14_sp4_h_l_0
T_6_14_lc_trk_g1_0
T_6_14_wire_logic_cluster/lc_4/in_3

T_2_13_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_38
T_3_14_sp4_h_l_9
T_7_14_sp4_h_l_0
T_6_14_lc_trk_g1_0
T_6_14_wire_logic_cluster/lc_0/in_3

T_2_13_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_38
T_3_14_sp4_h_l_9
T_5_14_lc_trk_g2_4
T_5_14_wire_logic_cluster/lc_5/in_3

T_2_13_wire_logic_cluster/lc_7/out
T_1_14_lc_trk_g0_7
T_1_14_wire_logic_cluster/lc_5/in_0

T_2_13_wire_logic_cluster/lc_7/out
T_1_13_lc_trk_g2_7
T_1_13_wire_logic_cluster/lc_4/in_3

T_2_13_wire_logic_cluster/lc_7/out
T_1_13_lc_trk_g2_7
T_1_13_wire_logic_cluster/lc_2/in_3

T_2_13_wire_logic_cluster/lc_7/out
T_1_14_lc_trk_g0_7
T_1_14_wire_logic_cluster/lc_0/in_3

End 

Net : r_Count11_cascade_
T_4_10_wire_logic_cluster/lc_6/ltout
T_4_10_wire_logic_cluster/lc_7/in_2

End 

Net : Instance4.r_Count_2_cry_4
T_6_7_wire_logic_cluster/lc_3/cout
T_6_7_wire_logic_cluster/lc_4/in_3

Net : Instance3.r_Count_2_cry_4
T_8_9_wire_logic_cluster/lc_3/cout
T_8_9_wire_logic_cluster/lc_4/in_3

Net : Instance2.r_Count_2_cry_1
T_6_10_wire_logic_cluster/lc_0/cout
T_6_10_wire_logic_cluster/lc_1/in_3

Net : Instance1.r_Count_2_cry_1
T_2_9_wire_logic_cluster/lc_0/cout
T_2_9_wire_logic_cluster/lc_1/in_3

Net : sevseglZ0Z_1
T_2_13_wire_logic_cluster/lc_4/out
T_3_13_sp4_h_l_8
T_6_13_sp4_v_t_45
T_5_14_lc_trk_g3_5
T_5_14_wire_logic_cluster/lc_5/in_1

T_2_13_wire_logic_cluster/lc_4/out
T_3_13_sp4_h_l_8
T_6_13_sp4_v_t_45
T_6_14_lc_trk_g2_5
T_6_14_wire_logic_cluster/lc_4/in_1

T_2_13_wire_logic_cluster/lc_4/out
T_3_13_sp4_h_l_8
T_6_13_sp4_v_t_45
T_6_14_lc_trk_g2_5
T_6_14_wire_logic_cluster/lc_0/in_1

T_2_13_wire_logic_cluster/lc_4/out
T_1_13_lc_trk_g3_4
T_1_13_wire_logic_cluster/lc_4/in_1

T_2_13_wire_logic_cluster/lc_4/out
T_1_13_lc_trk_g3_4
T_1_13_wire_logic_cluster/lc_2/in_1

T_2_13_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g1_4
T_1_14_wire_logic_cluster/lc_0/in_1

T_2_13_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g1_4
T_1_14_input_2_5
T_1_14_wire_logic_cluster/lc_5/in_2

End 

Net : Instance4.r_Count_2_cry_3
T_6_7_wire_logic_cluster/lc_2/cout
T_6_7_wire_logic_cluster/lc_3/in_3

Net : Instance3.r_Count_2_cry_3
T_8_9_wire_logic_cluster/lc_2/cout
T_8_9_wire_logic_cluster/lc_3/in_3

Net : sevseglZ0Z_3
T_2_13_wire_logic_cluster/lc_0/out
T_3_10_sp4_v_t_41
T_4_14_sp4_h_l_4
T_5_14_lc_trk_g3_4
T_5_14_input_2_5
T_5_14_wire_logic_cluster/lc_5/in_2

T_2_13_wire_logic_cluster/lc_0/out
T_3_10_sp4_v_t_41
T_4_14_sp4_h_l_4
T_6_14_lc_trk_g3_1
T_6_14_input_2_4
T_6_14_wire_logic_cluster/lc_4/in_2

T_2_13_wire_logic_cluster/lc_0/out
T_3_10_sp4_v_t_41
T_4_14_sp4_h_l_4
T_6_14_lc_trk_g3_1
T_6_14_input_2_0
T_6_14_wire_logic_cluster/lc_0/in_2

T_2_13_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g0_0
T_1_14_wire_logic_cluster/lc_5/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g2_0
T_1_13_input_2_4
T_1_13_wire_logic_cluster/lc_4/in_2

T_2_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g2_0
T_1_13_input_2_2
T_1_13_wire_logic_cluster/lc_2/in_2

T_2_13_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g0_0
T_1_14_input_2_0
T_1_14_wire_logic_cluster/lc_0/in_2

End 

Net : right_0
T_4_11_wire_logic_cluster/lc_1/out
T_4_9_sp4_v_t_47
T_0_13_span4_horz_10
T_2_13_lc_trk_g3_2
T_2_13_input_2_5
T_2_13_wire_logic_cluster/lc_5/in_2

End 

Net : clickZ0Z1
T_5_12_wire_logic_cluster/lc_1/out
T_5_10_sp4_v_t_47
T_5_14_sp4_v_t_43
T_5_15_lc_trk_g3_3
T_5_15_wire_logic_cluster/lc_0/cen

T_5_12_wire_logic_cluster/lc_1/out
T_5_10_sp4_v_t_47
T_5_14_lc_trk_g1_2
T_5_14_wire_logic_cluster/lc_1/in_0

T_5_12_wire_logic_cluster/lc_1/out
T_5_10_sp4_v_t_47
T_5_14_lc_trk_g0_2
T_5_14_wire_logic_cluster/lc_2/in_0

T_5_12_wire_logic_cluster/lc_1/out
T_6_10_sp4_v_t_46
T_5_12_lc_trk_g0_0
T_5_12_wire_logic_cluster/lc_1/in_1

T_5_12_wire_logic_cluster/lc_1/out
T_5_10_sp4_v_t_47
T_5_14_lc_trk_g1_2
T_5_14_input_2_3
T_5_14_wire_logic_cluster/lc_3/in_2

End 

Net : negative
T_4_11_wire_logic_cluster/lc_6/out
T_5_8_sp4_v_t_37
T_6_8_sp4_h_l_5
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_4/in_3

End 

Net : left_0
T_5_13_wire_logic_cluster/lc_0/out
T_4_13_sp4_h_l_8
T_0_13_span4_horz_22
T_2_13_lc_trk_g3_6
T_2_13_input_2_7
T_2_13_wire_logic_cluster/lc_7/in_2

End 

Net : Instance4.r_Count_2_cry_2
T_6_7_wire_logic_cluster/lc_1/cout
T_6_7_wire_logic_cluster/lc_2/in_3

Net : Instance3.r_Count_2_cry_2
T_8_9_wire_logic_cluster/lc_1/cout
T_8_9_wire_logic_cluster/lc_2/in_3

Net : sevsegrZ0Z_0
T_2_13_wire_logic_cluster/lc_5/out
T_2_12_sp4_v_t_42
T_0_16_span4_horz_24
T_1_16_lc_trk_g2_5
T_1_16_input_2_3
T_1_16_wire_logic_cluster/lc_3/in_2

T_2_13_wire_logic_cluster/lc_5/out
T_2_12_sp4_v_t_42
T_2_16_lc_trk_g1_7
T_2_16_wire_logic_cluster/lc_4/in_0

T_2_13_wire_logic_cluster/lc_5/out
T_2_12_sp4_v_t_42
T_2_16_lc_trk_g1_7
T_2_16_wire_logic_cluster/lc_2/in_0

T_2_13_wire_logic_cluster/lc_5/out
T_2_12_sp4_v_t_42
T_2_16_lc_trk_g1_7
T_2_16_wire_logic_cluster/lc_6/in_0

T_2_13_wire_logic_cluster/lc_5/out
T_2_12_sp4_v_t_42
T_2_16_lc_trk_g1_7
T_2_16_wire_logic_cluster/lc_3/in_3

T_2_13_wire_logic_cluster/lc_5/out
T_2_12_sp4_v_t_42
T_2_16_lc_trk_g1_7
T_2_16_wire_logic_cluster/lc_5/in_3

T_2_13_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g3_5
T_1_13_wire_logic_cluster/lc_3/in_3

End 

Net : sevsegrZ0Z_2
T_2_13_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_36
T_2_16_lc_trk_g0_1
T_2_16_wire_logic_cluster/lc_3/in_0

T_2_13_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_36
T_2_16_lc_trk_g0_1
T_2_16_wire_logic_cluster/lc_5/in_0

T_2_13_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_36
T_2_16_lc_trk_g0_1
T_2_16_wire_logic_cluster/lc_4/in_1

T_2_13_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_36
T_2_16_lc_trk_g0_1
T_2_16_wire_logic_cluster/lc_2/in_1

T_2_13_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_36
T_2_16_lc_trk_g0_1
T_2_16_wire_logic_cluster/lc_6/in_1

T_2_13_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_36
T_1_16_lc_trk_g1_1
T_1_16_wire_logic_cluster/lc_3/in_1

T_2_13_wire_logic_cluster/lc_2/out
T_1_13_lc_trk_g3_2
T_1_13_wire_logic_cluster/lc_3/in_0

End 

Net : Instance4.r_Count_2_cry_1
T_6_7_wire_logic_cluster/lc_0/cout
T_6_7_wire_logic_cluster/lc_1/in_3

Net : Instance3.r_Count_2_cry_1
T_8_9_wire_logic_cluster/lc_0/cout
T_8_9_wire_logic_cluster/lc_1/in_3

Net : sevsegrZ0Z_3
T_2_13_wire_logic_cluster/lc_3/out
T_2_12_sp4_v_t_38
T_2_16_lc_trk_g0_3
T_2_16_input_2_3
T_2_16_wire_logic_cluster/lc_3/in_2

T_2_13_wire_logic_cluster/lc_3/out
T_2_12_sp4_v_t_38
T_2_16_lc_trk_g0_3
T_2_16_input_2_5
T_2_16_wire_logic_cluster/lc_5/in_2

T_2_13_wire_logic_cluster/lc_3/out
T_2_12_sp4_v_t_38
T_2_16_lc_trk_g0_3
T_2_16_wire_logic_cluster/lc_4/in_3

T_2_13_wire_logic_cluster/lc_3/out
T_2_12_sp4_v_t_38
T_2_16_lc_trk_g0_3
T_2_16_wire_logic_cluster/lc_2/in_3

T_2_13_wire_logic_cluster/lc_3/out
T_2_12_sp4_v_t_38
T_2_16_lc_trk_g0_3
T_2_16_wire_logic_cluster/lc_6/in_3

T_2_13_wire_logic_cluster/lc_3/out
T_2_12_sp4_v_t_38
T_1_16_lc_trk_g1_3
T_1_16_wire_logic_cluster/lc_3/in_3

T_2_13_wire_logic_cluster/lc_3/out
T_1_13_lc_trk_g2_3
T_1_13_input_2_3
T_1_13_wire_logic_cluster/lc_3/in_2

End 

Net : r_HexEncode_i_0
T_2_16_wire_logic_cluster/lc_3/out
T_3_16_sp4_h_l_6
T_2_16_sp4_v_t_43
T_2_17_span4_horz_r_3
T_4_17_lc_trk_g1_3
T_4_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_HexEncode_i_0_0
T_1_14_wire_logic_cluster/lc_0/out
T_0_14_lc_trk_g0_0
T_0_14_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_HexEncode_i_0_1
T_1_14_wire_logic_cluster/lc_5/out
T_0_14_lc_trk_g0_5
T_0_14_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_HexEncode_i_0_2
T_6_14_wire_logic_cluster/lc_4/out
T_6_13_sp4_v_t_40
T_6_17_lc_trk_g0_5
T_6_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_HexEncode_i_0_3
T_6_14_wire_logic_cluster/lc_0/out
T_6_10_sp12_v_t_23
T_6_17_lc_trk_g1_3
T_6_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_HexEncode_i_0_4
T_5_14_wire_logic_cluster/lc_5/out
T_5_13_sp4_v_t_42
T_5_17_lc_trk_g0_7
T_5_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_HexEncode_i_0_5
T_1_13_wire_logic_cluster/lc_4/out
T_0_13_lc_trk_g0_4
T_0_13_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_HexEncode_i_0_6
T_1_13_wire_logic_cluster/lc_2/out
T_0_13_lc_trk_g1_2
T_0_13_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_HexEncode_i_1
T_1_13_wire_logic_cluster/lc_3/out
T_0_12_lc_trk_g1_3
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_HexEncode_i_2
T_2_16_wire_logic_cluster/lc_4/out
T_2_14_sp4_v_t_37
T_2_17_span4_horz_r_2
T_5_17_lc_trk_g0_6
T_5_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_HexEncode_i_4
T_2_16_wire_logic_cluster/lc_2/out
T_3_17_lc_trk_g1_2
T_3_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_HexEncode_i_5
T_2_16_wire_logic_cluster/lc_6/out
T_2_17_lc_trk_g1_6
T_2_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_HexEncode_i_6
T_1_16_wire_logic_cluster/lc_3/out
T_1_17_lc_trk_g0_3
T_1_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_6_13_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_4/in_0

T_6_13_wire_logic_cluster/lc_3/out
T_6_13_sp4_h_l_11
T_5_9_sp4_v_t_46
T_4_12_lc_trk_g3_6
T_4_12_wire_logic_cluster/lc_4/in_1

End 

Net : i_Clk_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_14_wire_logic_cluster/lc_3/clk

End 

Net : i_Switch_1_c
T_13_4_wire_io_cluster/io_1/D_IN_0
T_3_4_sp12_h_l_0
T_2_4_sp12_v_t_23
T_2_4_sp4_v_t_45
T_2_8_sp4_v_t_45
T_1_9_lc_trk_g3_5
T_1_9_wire_logic_cluster/lc_6/in_0

T_13_4_wire_io_cluster/io_1/D_IN_0
T_3_4_sp12_h_l_0
T_2_4_sp12_v_t_23
T_2_10_sp4_v_t_39
T_1_11_lc_trk_g2_7
T_1_11_wire_logic_cluster/lc_7/in_0

End 

Net : i_Switch_2_c
T_13_3_wire_io_cluster/io_1/D_IN_0
T_7_3_sp12_h_l_0
T_6_3_sp12_v_t_23
T_6_7_sp4_v_t_41
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_1/in_0

T_13_3_wire_io_cluster/io_1/D_IN_0
T_7_3_sp12_h_l_0
T_6_3_sp12_v_t_23
T_6_9_sp4_v_t_39
T_6_13_sp4_v_t_39
T_5_16_lc_trk_g2_7
T_5_16_input_2_3
T_5_16_wire_logic_cluster/lc_3/in_2

End 

Net : i_Switch_3_c
T_13_6_wire_io_cluster/io_0/D_IN_0
T_12_6_sp4_h_l_5
T_8_6_sp4_h_l_1
T_7_6_sp4_v_t_42
T_7_9_lc_trk_g0_2
T_7_9_wire_logic_cluster/lc_1/in_1

T_13_6_wire_io_cluster/io_0/D_IN_0
T_13_5_span4_vert_t_12
T_11_9_sp4_h_l_1
T_7_9_sp4_h_l_1
T_6_9_sp4_v_t_42
T_5_12_lc_trk_g3_2
T_5_12_input_2_5
T_5_12_wire_logic_cluster/lc_5/in_2

End 

Net : i_Switch_4_c
T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_8
T_9_4_sp4_h_l_4
T_8_4_sp4_v_t_47
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_1/in_1

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_8
T_9_4_sp4_h_l_4
T_8_4_sp4_v_t_47
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_6/in_0

End 

Net : o_LED_1_c
T_8_8_wire_logic_cluster/lc_4/out
T_9_8_sp12_h_l_0
T_13_8_lc_trk_g0_0
T_13_8_wire_io_cluster/io_0/D_OUT_0

T_8_8_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_41
T_10_7_sp4_h_l_9
T_13_7_lc_trk_g0_4
T_13_7_wire_io_cluster/io_0/D_OUT_0

T_8_8_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_41
T_10_7_sp4_h_l_9
T_13_7_lc_trk_g1_4
T_13_7_wire_io_cluster/io_1/D_OUT_0

T_8_8_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_36
T_10_6_sp4_h_l_6
T_13_6_lc_trk_g0_3
T_13_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_HexEncode_i_3
T_2_16_wire_logic_cluster/lc_5/out
T_2_15_sp4_v_t_42
T_2_17_span4_horz_r_1
T_4_17_lc_trk_g0_1
T_4_17_wire_io_cluster/io_1/D_OUT_0

End 

