# This script segment is generated automatically by AutoPilot

set id 2209
set name myproject_axi_mux_646_12_1_1
set corename simcore_mux
set op mux
set stage_num 1
set max_latency -1
set registered_input 1
set din0_width 12
set din0_signed 0
set din1_width 12
set din1_signed 0
set din2_width 12
set din2_signed 0
set din3_width 12
set din3_signed 0
set din4_width 12
set din4_signed 0
set din5_width 12
set din5_signed 0
set din6_width 12
set din6_signed 0
set din7_width 12
set din7_signed 0
set din8_width 12
set din8_signed 0
set din9_width 12
set din9_signed 0
set din10_width 12
set din10_signed 0
set din11_width 12
set din11_signed 0
set din12_width 12
set din12_signed 0
set din13_width 12
set din13_signed 0
set din14_width 12
set din14_signed 0
set din15_width 12
set din15_signed 0
set din16_width 12
set din16_signed 0
set din17_width 12
set din17_signed 0
set din18_width 12
set din18_signed 0
set din19_width 12
set din19_signed 0
set din20_width 12
set din20_signed 0
set din21_width 12
set din21_signed 0
set din22_width 12
set din22_signed 0
set din23_width 12
set din23_signed 0
set din24_width 12
set din24_signed 0
set din25_width 12
set din25_signed 0
set din26_width 12
set din26_signed 0
set din27_width 12
set din27_signed 0
set din28_width 12
set din28_signed 0
set din29_width 12
set din29_signed 0
set din30_width 12
set din30_signed 0
set din31_width 12
set din31_signed 0
set din32_width 12
set din32_signed 0
set din33_width 12
set din33_signed 0
set din34_width 12
set din34_signed 0
set din35_width 12
set din35_signed 0
set din36_width 12
set din36_signed 0
set din37_width 12
set din37_signed 0
set din38_width 12
set din38_signed 0
set din39_width 12
set din39_signed 0
set din40_width 12
set din40_signed 0
set din41_width 12
set din41_signed 0
set din42_width 12
set din42_signed 0
set din43_width 12
set din43_signed 0
set din44_width 12
set din44_signed 0
set din45_width 12
set din45_signed 0
set din46_width 12
set din46_signed 0
set din47_width 12
set din47_signed 0
set din48_width 12
set din48_signed 0
set din49_width 12
set din49_signed 0
set din50_width 12
set din50_signed 0
set din51_width 12
set din51_signed 0
set din52_width 12
set din52_signed 0
set din53_width 12
set din53_signed 0
set din54_width 12
set din54_signed 0
set din55_width 12
set din55_signed 0
set din56_width 12
set din56_signed 0
set din57_width 12
set din57_signed 0
set din58_width 12
set din58_signed 0
set din59_width 12
set din59_signed 0
set din60_width 12
set din60_signed 0
set din61_width 12
set din61_signed 0
set din62_width 12
set din62_signed 0
set din63_width 12
set din63_signed 0
set din64_width 6
set din64_signed 0
set dout_width 12
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mux] == "ap_gen_simcore_mux"} {
eval "ap_gen_simcore_mux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    din16_width ${din16_width} \
    din16_signed ${din16_signed} \
    din17_width ${din17_width} \
    din17_signed ${din17_signed} \
    din18_width ${din18_width} \
    din18_signed ${din18_signed} \
    din19_width ${din19_width} \
    din19_signed ${din19_signed} \
    din20_width ${din20_width} \
    din20_signed ${din20_signed} \
    din21_width ${din21_width} \
    din21_signed ${din21_signed} \
    din22_width ${din22_width} \
    din22_signed ${din22_signed} \
    din23_width ${din23_width} \
    din23_signed ${din23_signed} \
    din24_width ${din24_width} \
    din24_signed ${din24_signed} \
    din25_width ${din25_width} \
    din25_signed ${din25_signed} \
    din26_width ${din26_width} \
    din26_signed ${din26_signed} \
    din27_width ${din27_width} \
    din27_signed ${din27_signed} \
    din28_width ${din28_width} \
    din28_signed ${din28_signed} \
    din29_width ${din29_width} \
    din29_signed ${din29_signed} \
    din30_width ${din30_width} \
    din30_signed ${din30_signed} \
    din31_width ${din31_width} \
    din31_signed ${din31_signed} \
    din32_width ${din32_width} \
    din32_signed ${din32_signed} \
    din33_width ${din33_width} \
    din33_signed ${din33_signed} \
    din34_width ${din34_width} \
    din34_signed ${din34_signed} \
    din35_width ${din35_width} \
    din35_signed ${din35_signed} \
    din36_width ${din36_width} \
    din36_signed ${din36_signed} \
    din37_width ${din37_width} \
    din37_signed ${din37_signed} \
    din38_width ${din38_width} \
    din38_signed ${din38_signed} \
    din39_width ${din39_width} \
    din39_signed ${din39_signed} \
    din40_width ${din40_width} \
    din40_signed ${din40_signed} \
    din41_width ${din41_width} \
    din41_signed ${din41_signed} \
    din42_width ${din42_width} \
    din42_signed ${din42_signed} \
    din43_width ${din43_width} \
    din43_signed ${din43_signed} \
    din44_width ${din44_width} \
    din44_signed ${din44_signed} \
    din45_width ${din45_width} \
    din45_signed ${din45_signed} \
    din46_width ${din46_width} \
    din46_signed ${din46_signed} \
    din47_width ${din47_width} \
    din47_signed ${din47_signed} \
    din48_width ${din48_width} \
    din48_signed ${din48_signed} \
    din49_width ${din49_width} \
    din49_signed ${din49_signed} \
    din50_width ${din50_width} \
    din50_signed ${din50_signed} \
    din51_width ${din51_width} \
    din51_signed ${din51_signed} \
    din52_width ${din52_width} \
    din52_signed ${din52_signed} \
    din53_width ${din53_width} \
    din53_signed ${din53_signed} \
    din54_width ${din54_width} \
    din54_signed ${din54_signed} \
    din55_width ${din55_width} \
    din55_signed ${din55_signed} \
    din56_width ${din56_width} \
    din56_signed ${din56_signed} \
    din57_width ${din57_width} \
    din57_signed ${din57_signed} \
    din58_width ${din58_width} \
    din58_signed ${din58_signed} \
    din59_width ${din59_width} \
    din59_signed ${din59_signed} \
    din60_width ${din60_width} \
    din60_signed ${din60_signed} \
    din61_width ${din61_width} \
    din61_signed ${din61_signed} \
    din62_width ${din62_width} \
    din62_signed ${din62_signed} \
    din63_width ${din63_width} \
    din63_signed ${din63_signed} \
    din64_width ${din64_width} \
    din64_signed ${din64_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mux, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mux
set corename MuxnS
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    din16_width ${din16_width} \
    din16_signed ${din16_signed} \
    din17_width ${din17_width} \
    din17_signed ${din17_signed} \
    din18_width ${din18_width} \
    din18_signed ${din18_signed} \
    din19_width ${din19_width} \
    din19_signed ${din19_signed} \
    din20_width ${din20_width} \
    din20_signed ${din20_signed} \
    din21_width ${din21_width} \
    din21_signed ${din21_signed} \
    din22_width ${din22_width} \
    din22_signed ${din22_signed} \
    din23_width ${din23_width} \
    din23_signed ${din23_signed} \
    din24_width ${din24_width} \
    din24_signed ${din24_signed} \
    din25_width ${din25_width} \
    din25_signed ${din25_signed} \
    din26_width ${din26_width} \
    din26_signed ${din26_signed} \
    din27_width ${din27_width} \
    din27_signed ${din27_signed} \
    din28_width ${din28_width} \
    din28_signed ${din28_signed} \
    din29_width ${din29_width} \
    din29_signed ${din29_signed} \
    din30_width ${din30_width} \
    din30_signed ${din30_signed} \
    din31_width ${din31_width} \
    din31_signed ${din31_signed} \
    din32_width ${din32_width} \
    din32_signed ${din32_signed} \
    din33_width ${din33_width} \
    din33_signed ${din33_signed} \
    din34_width ${din34_width} \
    din34_signed ${din34_signed} \
    din35_width ${din35_width} \
    din35_signed ${din35_signed} \
    din36_width ${din36_width} \
    din36_signed ${din36_signed} \
    din37_width ${din37_width} \
    din37_signed ${din37_signed} \
    din38_width ${din38_width} \
    din38_signed ${din38_signed} \
    din39_width ${din39_width} \
    din39_signed ${din39_signed} \
    din40_width ${din40_width} \
    din40_signed ${din40_signed} \
    din41_width ${din41_width} \
    din41_signed ${din41_signed} \
    din42_width ${din42_width} \
    din42_signed ${din42_signed} \
    din43_width ${din43_width} \
    din43_signed ${din43_signed} \
    din44_width ${din44_width} \
    din44_signed ${din44_signed} \
    din45_width ${din45_width} \
    din45_signed ${din45_signed} \
    din46_width ${din46_width} \
    din46_signed ${din46_signed} \
    din47_width ${din47_width} \
    din47_signed ${din47_signed} \
    din48_width ${din48_width} \
    din48_signed ${din48_signed} \
    din49_width ${din49_width} \
    din49_signed ${din49_signed} \
    din50_width ${din50_width} \
    din50_signed ${din50_signed} \
    din51_width ${din51_width} \
    din51_signed ${din51_signed} \
    din52_width ${din52_width} \
    din52_signed ${din52_signed} \
    din53_width ${din53_width} \
    din53_signed ${din53_signed} \
    din54_width ${din54_width} \
    din54_signed ${din54_signed} \
    din55_width ${din55_width} \
    din55_signed ${din55_signed} \
    din56_width ${din56_width} \
    din56_signed ${din56_signed} \
    din57_width ${din57_width} \
    din57_signed ${din57_signed} \
    din58_width ${din58_width} \
    din58_signed ${din58_signed} \
    din59_width ${din59_width} \
    din59_signed ${din59_signed} \
    din60_width ${din60_width} \
    din60_signed ${din60_signed} \
    din61_width ${din61_width} \
    din61_signed ${din61_signed} \
    din62_width ${din62_width} \
    din62_signed ${din62_signed} \
    din63_width ${din63_width} \
    din63_signed ${din63_signed} \
    din64_width ${din64_width} \
    din64_signed ${din64_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


set id 2210
set name myproject_axi_mul_mul_12s_12ns_20_1_1
set corename simcore_mul
set op mul
set stage_num 1
set max_latency -1
set registered_input 1
set in0_width 12
set in0_signed 1
set in1_width 12
set in1_signed 0
set out_width 20
set exp i0*i1
set arg_lists {i0 {12 1 +} i1 {12 0 +} p {20 1 +} acc {0} }
set TrueReset 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mul] == "ap_gen_simcore_mul"} {
eval "ap_gen_simcore_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mul, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mul
set corename DSP48
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_dsp48] == "::AESL_LIB_VIRTEX::xil_gen_dsp48"} {
eval "::AESL_LIB_VIRTEX::xil_gen_dsp48 { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_dsp48, check your platform lib"
}
}


set id 2241
set name myproject_axi_mul_mul_12ns_8s_20_1_1
set corename simcore_mul
set op mul
set stage_num 1
set max_latency -1
set registered_input 1
set in0_width 12
set in0_signed 0
set in1_width 8
set in1_signed 1
set out_width 20
set exp i0*i1
set arg_lists {i0 {12 0 +} i1 {8 1 +} p {20 1 +} acc {0} }
set TrueReset 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mul] == "ap_gen_simcore_mul"} {
eval "ap_gen_simcore_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mul, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mul
set corename DSP48
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_dsp48] == "::AESL_LIB_VIRTEX::xil_gen_dsp48"} {
eval "::AESL_LIB_VIRTEX::xil_gen_dsp48 { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_dsp48, check your platform lib"
}
}


# Memory (RAM/ROM)  definition:
set ID 2245
set hasByteEnable 0
set MemName dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_w8_V
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 380
set AddrRange 64
set AddrWd 6
set TrueReset 0
set IsROM 1
set ROMData { "11110110000000000101111111111000000000000000111111111001000000000111000000000110000000010001111111101101111111010110111111111000000000000010111111111101111111111001000000010000111111111110000000001001000000000100000000000111111111101111000000000110000000100001111111110101111111110111111111011110111111110001111111111000111111011111111111111000111111110110000000000010111111101110" "00000101111111111101000000000001000000000010000000000101111111111011000000000011000000010001000000000111111111110110000000000010111111111010111111110000000000000010000000000000111111111111000000000110111111111101000000000010000000000110111111110001111111111110000000000001111111101111111111011110111111111110000000000110000000010010111111111100111111101101000000000001000000000111" "00000000111111011000000000001010000000000100111111101010000000001101000000010010111111110011000000010100000000001011111111011011000000001110111111111011000000011100111111110000111111110110111111111001111111101011111111111011111111110110000000001111000000001111111111111001111111111100000000001101111111110100111111111011000000000011111111010010000000000110000000000001111111111110" "11110011000000000111111111110011111111111110000000000110000000000000000000000110111111111011111111101101000000000011000000001001000000000010000000010010000000001101000000001011111111111100111111110100111111111101000000000010111111101111000000000010111111111100000000000011000000001111000000000000000000001100000000001010111111101010000000001000111111111100111111111000111111111010" "11111100000000000001111111110101000000011000111111111000000000000110111111111011111111110101111111111101000000011010111111111011000000000010000000000101111111011010000000000010000000000110111111111111111111110001000000000001000000000011111111111100111111110110111111110010000000001000111111111011111111011100000000001001000000001011000000001010000000001110000000001011000000000110" "00001100111111111101000000001011000000000110111111111111111111111001000000001000000000001110000000010001111111110010000000000011111111111101111111110010111111111001111111111001111111111100000000000001111111111100000000000011000000001010111111111010000000000010111111111111111111101011111111110011111111111011111111111101000000001100111111111111111111101101000000000101111111110110" "11111011000000000000111111101111111111111100000000001010000000001000111111110011000000010011111111011011111111101110111111111011000000001001111111111101000000010000000000000011111111111000000000010010111111101111000000000001111111111111111111101001000000001000000000001010111111110100111110111000000000010000000000000001000000000001111111111011111111011100000000000101000000001111" "11101110111111111110000000000110111111111011111111111100000000001100000000011001000000001110000000000011000000010001000000001010111111110000000000001000000000000100111111101111111111111010111111111100000000000100111111110010111111111111111111111101111111111111111111100111111111110011111111000011000000001110111111110110111111100100000000000000111111101101000000000101111111101111" "11111101111111111000000000010000111111111001000000000101111111111000000000000010000000000100000000001101111111110111111111111011000000000000111111111011000000001101000000000110111111110000000000000101111111111100111111111001000000001011111111110110000000000110000000000101111111100001000000000111000000001000111111111010000000000000111111111011111111110001111111111100000000000100" "11111100111111111001111111110100000000000100000000001000000000010110000000010100000000001100111111100100111111111100000000000010000000000111000000000000000000011001000000000000111111101111000000001001000000000100000000001001111111100011000000001010111111111110000000000001000000010111111111111100000000011110111111111111111111101010000000010101111111100011111111110101000000000010" "00000000000000010000111111111110111111011110111111101100111111111101111111111001111111110001111111111010000000010000000000001010000000001100111111111111111111111101000000010111000000000101111111101101111111111101000000101111111111110110111111111101000001000010000000101001111111101110111111111110111111110111000000001001111111100011111111000011111111110001000000100000111111111011" "11111001000000001011111111110011000000010000111111111100111111100111111111111101000000001000111111101111111111111101000000000111000000001011111111111111000000000101000000000011111111101111000000000100000000001100111111111100111111001000111111001111111111111110111111111100000000000000111111111011111111111010000000000110111111111010111111111110000000001001000000000001111111111000" "00000010000000000000000000000011000000000010111111111110111111110100111111111101000000000110000000000111111111110010111111111111000000000101111111110000000000000100111111111111111111111001000000001011000000000001000000000001000000001101111111111001000000000100111111111101111111011010111111111101111111110111000000000001000000000000111111111011111111110011000000000011000000000110" "11111001111111111010111111110100111111101110111111111001000000001010111111110001111111110110000000000000111111111011111111111011000000000010000000001110000000000100000000000011111111110101111111110000000000000000000000000100000000001000000000001011000000000110000000000011000000000110000000001010111111101001111111100011111111110001000000000001000000001010000000001110111111110001" "11110100000000000111000000011000000000011111111111110100111111010011000000001010000000000111000000000000111111111100000000011000000000011000000000000110111111111000111111110000111111110110111111110101000000010010111111110011111111100011111111011111000000010011111111110010000000001011111111111111000000010001000000000111111111110100000000000011111111111000000000000000111111011110" "11111110000000010000000000000111000000001011000000000011111111111001111111111101111111100100111111111011000000001011000000001010111111110010000000010110111111111010000000001011111111111011111111101110111111110101111111110100111111110011000000010001111111111101000000000000111111111001000000000000111111110100000000000110111111101110000000001001000000001111000000001010111111110100" "11110111000000010100111111100010111111111001000000001110000000001100111111111100111111110110111111100010111111101001000000000111111111111010000000011000000000001101000000000010111111110010111111110000111111111100000000000100111111110001000000000100000000000001111111111110111111110101111111111001000000000001111111101110111111111010000000000111111111110110111111111011111111111100" "11110110000000010110000000000110000000000010111111100001111111110100111111111110111111111111000000001000000000010010111111111010000000000010000000001111000000000110000000000110111111101010000000000010111111111111111111111100111111100111111111101101000000000001111111101101111111110111111111100010000000000001000000000000111111110101111111111111000000000001000000000110111111110100" "11101110111111111000111111011100111111100000111111111001000000000100000000000101000000000111111111110110111111110000111111111111111111111110111111110001000000001101000000000111000000001000111111111011111111110100000000010010000000001011000000000010111111111110000000000100111111111101111111110101000000001111111111110001111111110101000000000001000000000110000000011101000000000000" "00001110000000000011111111101100111111110111000000010000000000000010111111111010111111101010000000000111111111111110000000001000111111111110111111111110111111100110111111111111000000000000000000001001000000000100111111110111000000000000000000000111111111110100000000010011000000000000000000011000111111101010111111111011111111111110111111110111000000001000000000010000000000001000" "11111001111111111110111111111111000000000101111110111000000000000010111111011000000000000101111111110111000000010100111111111011000000001110000000010001000000001010111111111110111111111011111111100011111111111001000000001100000000000000000000001011111111110101111111011111111111111101111111110111111111110000111111101001000000001110000000000011111111110001111111110110000000000010" "11111011000000000000111111110001000000000000111111111110000000000101000000000110111111110010111111110100000000001101000000000111111111111101000000010000111111111101000000000001000000000111111111111001000000000000000000000101111111110100000000000010111111111101111111111110000000000111000000000000000000001000000000001010111111111011111111111110000000001001111111111100000000000001" "00000010000000000001111111111111000000000101111111101100111111100000111111111000000000010101111111111100111111111001000000000010000000000001000000000011000000001000111111111000000000001001000000000010111111111110000000000000111111011011111111001111111111110101111111110101000000011100111111111111111111111011111111111111000000000101000000000100111111111111000000001000111111101000" "11110001111111111011111111110001111111110011111111110010000000001010000000000101111111111001000000000011111111111001111111110010000000000111111111110001111111101000000000000110000000001100111111111100111111110110111111111001111111111011000000001010111111111111111111110100000000001000111111110110111111011110111111111111111111111110111111111010000000000011000000010010111111111111" "11110011000000001011000000000001111111101111000000000010111111101111111111111001111111110111111111111101000000010000111111110110111111000111000000010011111111101101111111111111000000000000000000000111000000010100111111101011111111101111000000000010111111111011000000001100111111101011000000010000000000001100000000011011111111110111000000000000111111110100000000000111111111111000" "11111101000000000001111111101100000000000110000000000000000000000001000000010011000000010011111111101100111111110100000000000111111111111101111111111111000000000111000000001100000000000110111111110111111111111100111111111100111111101110111111111100111111111001111111110000000000010001111111000110000000000100000000000101111111110011000000001000000000000011000000000100000000000011" "11111010111111111101111111111111111111110010000000000111111111101011111111101001000000010111000000000101000000001001111111110100000000001101111111110000000000000000000000101011111111110101111111101001000000001010111111111100000000000000000000000111000000000101000000001010111111111110000000000001111111100111111111110100111111111010111111111011111111111000000000000000000000000010" "11101111000000000010000000000101000000000111000000000111111111110101000000001110111111110001000000001100000000000010000000000111111111111011000000000111000000001001000000001101111111001011000000001110111111111101111111111011111111110101111111110001111111111110000000000111111111111000000000000011111111111111000000000110111111001001111111110111111111111111111111100010111111000101" "11111110000000000101000000011001111111111100111111110111111111101101000000000001111111111101000000000110111111111100000000000010111111111110111111111110111111111010111111111111111111110011000000000100000000000010111111110110000000000011111111111110000000001010111111110100111111101000111111111000000000000001000000001000111111111110111111110101111111110011111111111011111111111101" "11111101111111111000000000001000000000000111000000000000000000000110000000000000111111101010111111110111111111110110111111111000000000000001111111111000000000000110000000000011111111110001000000010000111111111110111111111001000000001000111111110110000000000101000000000101111111011111000000000101000000000101000000000000000000000110111111110011111111100010111111111100000000001010" "00000001000000000010111111110001000000000000000000001101000000001110111111101010111111110101000000001001111111101010000000001001111111110110000000000101111111110100000000000011111111111000111111100100111111111100111111110010111111111101000000001100000000000010000000001000111111111011000000000100111111100111111111100101111111111010111111110111000000000101111111111000111111110011" "00000110111111110100000000001101111111111101111111110100111111110101000000000001000000001110000000001100111111111110111111111110000000000010111111101110000000000010000000000010111111111111000000001010000000000100111111111100000000001100111111101110000000000100111111110110111111110011111111110110111111111110111111111101000000001011111111111011111111110011000000000100111111111100" "11100000000000010011111111111011111111110000111111111101111111101011111111110110000000000000000000001110000000000001111111110101000000000101111111100001111111111001000000000111000000001101111111011001111111110100000000000101000000001010000000000000111111111100111111111110111111110100111111110010111111111101111111110100000000001101111111110110111111111011000000001000111111111110" "00011000111111111111000000001001000000010001000000011001000000010011111111111011111111011101000000000110000000010011000000011011111111010101000000010011111111010100111110101101111111111101111111111111111111110111111111010001000000000111000000101100000000000101111111111000000000000110000000011000111111011111111111111111000000011110111111010110000000010100111111110110000000001101" "11111100000000000100111111000110111111111110000000001101000000001000111111111101111111110010111111010101111111111001111111111111000000001000111111101011111111111010000000000001111111111111000000000111000000001010000000000111000000000011000000001000000000001011000000001011000000000100000000000110000000000111000000000011000000001101000000001010111111111001111111111100111111111110" "00010010000000001001111111111000000000001011000000000010111111110111000000001100111111111101111111110101000000001100111111111010000000001100111111110101000000000111000000011011000000000011111111110111111111111011111111110110111111110011111111110110000000000010000000000000000000001101111111111010000000001101000000001000111111100000000000000010111111010011000000000000111111101111" "11111000000000000000111111111001000000000101000000000001000000001010000000000001111111101101111111111101000000001010111111111101000000000011000000001101000000000001000000000101000000011000000000000101111111110110111111101010111111110110111111111111111111111101111111111111000000000111111111111100000000010111000000000010111111100110111111111001000000001111000000000110111111111010" "00010010111111101101000000010000111111111000000000001100111111111111000000001000000000001101000000001000000000001111111111101111111111101010111111110111111111100111111111011110000000010000000000001001111111110100111111101010000000001001000000011110000000000101111111111110000000000100000000000111111111011010000000001101000000000110111111100011000000010001111111111011000000000100" "00000100111111110011000000001000000000010001111111110101111111110100111111110001111111110111000000000000000000000011000000000100000000000001111111111100111111111000111111111101000000000101000000000100000000000111000000000111111111011001111111100100111111111000111111111100111111111100111111110111000000010111000000001001111111111010000000010001111111111010000000000111000000000011" "00011001000000000001000000000101111111111111000000000101111111101011111111111011000000000110000000001101000000001010111111111010111111110001111111101100111111110011000000001111111111111001111111110111111111100010000000000011000000000001000000000000000000010100111111111000111111101100111111101101000000001101111111110111111111110110000000010000000000000101111111110111111111111111" "11111000000000000110000000000011111111111000000000001000111111110011000000001010111111111011000000000111000000001111111111111000000000000010000000000001000000001111111111110011111111011000000000001111000000011011000000001110111111111001000000000011000000000001000000000100111111100101000000000001000000000111111111111011111111111100000000001010111111100001111111100010111111011111" "00000100000000000010111111111110000000001010000000000011000000000100000000011000000000001001111111111111111111100100111111110110111111100011000000000011000000001001000000001001111111001101111111111110111111101010000000010100000000001010111111110111111111111111000000000010111111100111000000000010000000100100000000001101111111111101000000000011111111010100111111110111111111010110" "11000110000000000001111111101101111111100011000000000111000000000100000000010000111111101111000000000011111111100011111111100010000000001110111111000001111111101010111111101111111111111010000000000000000000100001000000010001111111101011000000001010000000000010111111111110111111101000111111111011000000000001000000001101000000000000111111111111111111101110111111111101111111111100" "11110011000000001000111111111010000000001001111111111111000000000000111111101110111111101011000000000101000000001011000000001110111111111100000000001101111111101101111111110110000000000110111111110111111111111111000000000100111111110101111111111110111111110101111111111111111111111011000000000001111111110111000000001001111111111001000000000110000000001110000000000111111111111000" "11111010111111111111111111111101111111111100000000000101111111111011000000000010000000000111111111111111111111110001000000000010000000000100000000000010000000001010000000001111111111001011111111110100000000000101111111111101111111110100000000000001000000000000000000001101000000100100000000010000111111111111111111111100000000001010111111101101000000000000111111110001111111010100" "00001000111111101100000000001001000000000000000000000001111111111001000000000110111111110100000000000111111111110011111111110111111111110011111111110001000000000011000000000000111111111101000000001100111111111010111111111011000000001000111111111110000000000101000000000000111111011111111111111101000000000111111111111010000000000001000000000010111111110010000000000011000000000011" "00001101000000001011111111101101000000000100111111101110111111011011111111111100000000000100000000000110000000010001111111110000000000001011111111011011000000000101000000010011000000000110000000000011000000000001000000000100111111101111111111110101111111111011000000000110000000000011000000000000111111111101000000101001111111110111000000001000111111110110000000010010000000001100" "11111111000000001011000000010100000000001011111111110111111111101101111111111101111111010000000000001110111111111110000000000110111111111110111111110100111111110101111111110100111111111110111111111110000000000001111111111001000000010010000000000011000000000010111111111101111111101101000000000100111111111101000000000011000000000001111111110101111111111100111111111101111111111101" "00001100111111011011000000010001111111110111111111110101111111011001000000000110111111110011111111111011000000001111111111111110111111111100000000000001000000010011111111110001000000000001000000000100000000000000111111111110000000000010000000000110111111111110000000001010111111101111000000000111000000000101000000010010000000001001111111110111000000010010000000010011000000001001" "11101100111111111001111111101001000000000001000000000100000000001011000000011010111111110100111111110001111111111110111111011111111111111101000000000110000000001111000000000011111111111010000000011000111111110001000000001110111111111001000000000001000000000011000000000000000000001100111111111111000000001011000000000010111111110101000000010010000000001000111111111101000000000011" "11111010000000011000111111110110111111111100111111110000000000001011111111101101111111100111000000000111000000000110111111011111000000001000111111110001000000010000111111101010000000010010000000000000111111100000000000001100000000000010000000010100000000000010000000000100000000011000000000000100000000010010111111111100111111110100000000001101000000000101111111111010000000000111" "00000110111111111111111111111100000000000010111111111111111111111110111111111010111111100000000000000011000000010100111111111100111111111000111111111011111111011010111111111111000000001100111111111100111111100110111111111000000000000110000000000100111111111100000000000010000000000010000000000001111111010000000000001110000000000110111111110110000000010110000000000101000000000110" "11110110000000010001111111111100111111001111000000001001111111111100111111111011111111101001000000000101111111111001111111101001111111100011000000000001000000010110111111100110000000000001111111001010111111010101111111111011000000000001111111110110000000001110111111110010000000000000000000001011000000001011000000001010111111111111111111100100000000000001111111110101111111111110" "00000110000000000000000000000101000000000000000000000010111111110111000000000010000000000010000000001100111111111111000000000001111111111111111111110100111111111100000000000100111111111001000000000010000000000000000000000001000000001011111111111010111111111101000000001101111111101000111111111110111111111111111111111010000000010010111111111010111111110011111111111101111111111111" "11110101000000010100000000000101111111110110000000000110000000000110000000000001000000000001111111100110111111110000000000000110000000000011000000000111111111111011000000000001111111111101000000000111000000000011000000101111000000000100111111111011000001000101000000011000111111100101111111100100000000010000000000001000111111100000111111110011111111111101000000010100000000000100" "11101101000000000011111111111101000000000010111111110010000000000011111111110100000000000001111111111000111111110000111111101100000000011100000000000001111111100001000000000011111111110111111111011100111111110100000000001111000000010100111111111011000000000100111111110011000000001101111111111001000000010000111111011100111111110000000000000100111111111011000000001100111111110101" "00010110111111101111000000001101111111110111000000100000111111111101111111110100111111111010111111111101000000001100000000010011111111010010000000000010111111101011111111001111000000010101111111111010111111110010111111100011000000000111111111111111111111111111111111100111000000000110000000011011000000010010000000100010000000010100111111011101000000011011111111110111000000010011" "11110100000000000000000000000001000000000001111111110110000000000101000000000100000000001111111111111111000000001011000000000000000000000111000000001100111111111100000000000000000000000000000000000100000000000100111111110101111111111001111111111100000000000111111111111001000000010000111111111111111111111110111111111101111111011110111111110110000000001011000000000000111111110001" "11111001000000000011111111011110000000001011111111111001111111111100111111100011000000001100111111100000111111111011111111111010111111111111111111110001000000001010000000001101000000001110000000001000111111111110000000000000111111011011111111100101111111110001111111111011000000000100111111110110111111110111000000001001111111111100000000001100111111111011000000001001111111110000" "10110111000000001001000000001010000000010011000000001001111111101001000000001001000000001101000000010000111111111110111111011000000000001101111111110001000000001100111111111010000000000111111111100010000000011010000000000100000000001101000000010000111111111111111111110111111111111011111111110101000000000011111111110000000000000110000000001100111111111100000000000011111111101011" "11110010000000001011111111111101111111110101111111011110111111111001111111100000111111111011111111111100000000000000111111111100111111110010111111110100111111101010111111110110000000010000111111110000000000000001000000001111111111101101111111100111111111110110111111101101000000001100111111101001111111110000000000001101111111111011000000001111000000000100111111111001000000000101" "11110011111111111111111111110001000000001000000000001010000000001001000000001010111111111000111111001100111111111111111111111111111111111111000000010011000000001111000000001110111111111011111111111010000000000101111111111110111111110001111111111010111111111001000000000000000000010010000000001000000000010000000000000101111111101011000000001010111111110101111111111011000000001001" "11110111000000000011000000000110111111100101000000001010111111101000000000010010111111111110111111111101000000000101000000011010111111100010111111111101111111111010000000001110111111100011000000011001111111101000000000001000111111100001111111101110111111111110111111110110111111110110111111101110000000000001111111111011111111111101000000010101111111110001111110110101111111101101" "00000111111111011100000000000111111111111010111111001100000000000000111111010101111111111001000000001101000000001011000000011111111111111111111111111110111111111001111111110010000000001101111111101111111111111011111111111011000000000101000000000010000000000111111111100001111111111100111111111101000000001000111111101111000000001111111111110010000000001001111111111010000000000100" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 1.158
set ClkPeriod 5
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2246 \
    name data_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_0_V_read \
    op interface \
    ports { data_0_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2247 \
    name data_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_1_V_read \
    op interface \
    ports { data_1_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2248 \
    name data_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_2_V_read \
    op interface \
    ports { data_2_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2249 \
    name data_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_3_V_read \
    op interface \
    ports { data_3_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2250 \
    name data_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_4_V_read \
    op interface \
    ports { data_4_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2251 \
    name data_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_5_V_read \
    op interface \
    ports { data_5_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2252 \
    name data_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_6_V_read \
    op interface \
    ports { data_6_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2253 \
    name data_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_7_V_read \
    op interface \
    ports { data_7_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2254 \
    name data_8_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_8_V_read \
    op interface \
    ports { data_8_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2255 \
    name data_9_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_9_V_read \
    op interface \
    ports { data_9_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2256 \
    name data_10_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_10_V_read \
    op interface \
    ports { data_10_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2257 \
    name data_11_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_11_V_read \
    op interface \
    ports { data_11_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2258 \
    name data_12_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_12_V_read \
    op interface \
    ports { data_12_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2259 \
    name data_13_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_13_V_read \
    op interface \
    ports { data_13_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2260 \
    name data_14_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_14_V_read \
    op interface \
    ports { data_14_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2261 \
    name data_15_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_15_V_read \
    op interface \
    ports { data_15_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2262 \
    name data_16_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_16_V_read \
    op interface \
    ports { data_16_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2263 \
    name data_17_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_17_V_read \
    op interface \
    ports { data_17_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2264 \
    name data_18_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_18_V_read \
    op interface \
    ports { data_18_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2265 \
    name data_19_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_19_V_read \
    op interface \
    ports { data_19_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2266 \
    name data_20_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_20_V_read \
    op interface \
    ports { data_20_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2267 \
    name data_21_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_21_V_read \
    op interface \
    ports { data_21_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2268 \
    name data_22_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_22_V_read \
    op interface \
    ports { data_22_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2269 \
    name data_23_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_23_V_read \
    op interface \
    ports { data_23_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2270 \
    name data_24_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_24_V_read \
    op interface \
    ports { data_24_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2271 \
    name data_25_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_25_V_read \
    op interface \
    ports { data_25_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2272 \
    name data_26_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_26_V_read \
    op interface \
    ports { data_26_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2273 \
    name data_27_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_27_V_read \
    op interface \
    ports { data_27_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2274 \
    name data_28_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_28_V_read \
    op interface \
    ports { data_28_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2275 \
    name data_29_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_29_V_read \
    op interface \
    ports { data_29_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2276 \
    name data_30_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_30_V_read \
    op interface \
    ports { data_30_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2277 \
    name data_31_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_31_V_read \
    op interface \
    ports { data_31_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2278 \
    name data_32_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_32_V_read \
    op interface \
    ports { data_32_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2279 \
    name data_33_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_33_V_read \
    op interface \
    ports { data_33_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2280 \
    name data_34_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_34_V_read \
    op interface \
    ports { data_34_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2281 \
    name data_35_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_35_V_read \
    op interface \
    ports { data_35_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2282 \
    name data_36_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_36_V_read \
    op interface \
    ports { data_36_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2283 \
    name data_37_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_37_V_read \
    op interface \
    ports { data_37_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2284 \
    name data_38_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_38_V_read \
    op interface \
    ports { data_38_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2285 \
    name data_39_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_39_V_read \
    op interface \
    ports { data_39_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2286 \
    name data_40_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_40_V_read \
    op interface \
    ports { data_40_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2287 \
    name data_41_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_41_V_read \
    op interface \
    ports { data_41_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2288 \
    name data_42_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_42_V_read \
    op interface \
    ports { data_42_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2289 \
    name data_43_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_43_V_read \
    op interface \
    ports { data_43_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2290 \
    name data_44_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_44_V_read \
    op interface \
    ports { data_44_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2291 \
    name data_45_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_45_V_read \
    op interface \
    ports { data_45_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2292 \
    name data_46_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_46_V_read \
    op interface \
    ports { data_46_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2293 \
    name data_47_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_47_V_read \
    op interface \
    ports { data_47_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2294 \
    name data_48_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_48_V_read \
    op interface \
    ports { data_48_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2295 \
    name data_49_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_49_V_read \
    op interface \
    ports { data_49_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2296 \
    name data_50_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_50_V_read \
    op interface \
    ports { data_50_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2297 \
    name data_51_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_51_V_read \
    op interface \
    ports { data_51_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2298 \
    name data_52_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_52_V_read \
    op interface \
    ports { data_52_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2299 \
    name data_53_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_53_V_read \
    op interface \
    ports { data_53_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2300 \
    name data_54_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_54_V_read \
    op interface \
    ports { data_54_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2301 \
    name data_55_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_55_V_read \
    op interface \
    ports { data_55_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2302 \
    name data_56_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_56_V_read \
    op interface \
    ports { data_56_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2303 \
    name data_57_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_57_V_read \
    op interface \
    ports { data_57_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2304 \
    name data_58_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_58_V_read \
    op interface \
    ports { data_58_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2305 \
    name data_59_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_59_V_read \
    op interface \
    ports { data_59_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2306 \
    name data_60_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_60_V_read \
    op interface \
    ports { data_60_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2307 \
    name data_61_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_61_V_read \
    op interface \
    ports { data_61_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2308 \
    name data_62_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_62_V_read \
    op interface \
    ports { data_62_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2309 \
    name data_63_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_63_V_read \
    op interface \
    ports { data_63_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


