/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [17:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [17:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~(celloutsig_0_1z & celloutsig_0_1z);
  assign celloutsig_1_8z = ~(celloutsig_1_0z & celloutsig_1_1z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z | celloutsig_1_0z) & (celloutsig_1_2z | celloutsig_1_1z));
  assign celloutsig_1_1z = in_data[116] | ~(in_data[179]);
  assign celloutsig_0_0z = in_data[6] ^ in_data[22];
  assign celloutsig_1_18z = celloutsig_1_7z ^ celloutsig_1_13z;
  assign celloutsig_0_8z = celloutsig_0_5z ^ celloutsig_0_1z;
  assign celloutsig_0_14z = celloutsig_0_12z ^ celloutsig_0_11z[9];
  assign celloutsig_0_3z = in_data[67] ^ celloutsig_0_2z;
  assign celloutsig_1_13z = ~(celloutsig_1_5z[2] ^ celloutsig_1_1z);
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_6z[4:1], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z } & { in_data[15:8], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_4z[13:9], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z } & { in_data[30:21], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_1_19z = { celloutsig_1_6z[3:1], celloutsig_1_10z } === { in_data[162], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[67:60] && in_data[51:44];
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z } && { celloutsig_1_5z[4], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_13z = { in_data[87], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_1z } || celloutsig_0_6z[16:13];
  assign celloutsig_1_0z = in_data[110:107] || in_data[154:151];
  assign celloutsig_1_7z = in_data[174:170] < { in_data[148:145], celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_6z[14:1], celloutsig_0_1z } % { 1'h1, celloutsig_0_6z[16:3] };
  assign celloutsig_1_5z = in_data[172:166] | { in_data[110:105], celloutsig_1_4z };
  assign celloutsig_0_7z = | { celloutsig_0_6z[10:8], celloutsig_0_0z };
  assign celloutsig_0_2z = | in_data[55:50];
  assign celloutsig_1_4z = | in_data[137:130];
  assign celloutsig_1_2z = ~^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[110:109], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } << in_data[174:170];
  assign celloutsig_1_10z = ~((celloutsig_1_8z & celloutsig_1_3z) | celloutsig_1_9z);
  assign celloutsig_0_5z = ~((celloutsig_0_3z & celloutsig_0_3z) | in_data[44]);
  assign celloutsig_0_10z = ~((celloutsig_0_3z & celloutsig_0_1z) | in_data[52]);
  assign celloutsig_0_16z = ~((celloutsig_0_8z & _00_[1]) | celloutsig_0_1z);
  assign celloutsig_0_20z = ~((celloutsig_0_16z & celloutsig_0_4z[10]) | celloutsig_0_4z[11]);
  always_latch
    if (clkin_data[32]) celloutsig_0_4z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_4z = { in_data[94:85], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[49:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
