

================================================================
== Vivado HLS Report for 'assignment3p2'
================================================================
* Date:           Wed Mar  5 10:55:42 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        assignment3p2
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.502 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7| 70.000 ns | 70.000 ns |    7|    7|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |        6|        6|         2|          -|          -|     3|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      2|        0|       92|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       30|    -|
|Register             |        -|      -|       73|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      2|       73|      122|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln13_fu_128_p2   |     *    |      2|  0|  20|          32|           8|
    |add_ln13_fu_101_p2   |     +    |      0|  0|  16|           9|           9|
    |i_fu_117_p2          |     +    |      0|  0|   9|           2|           1|
    |out_r_d0             |     +    |      0|  0|  39|          32|          32|
    |icmp_ln10_fu_111_p2  |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      2|  0|  92|          77|          52|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  21|          4|    1|          4|
    |i_0_reg_78  |   9|          2|    2|          4|
    +------------+----+-----------+-----+-----------+
    |Total       |  30|          6|    3|          8|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   3|   0|    3|          0|
    |i_0_reg_78           |   2|   0|    2|          0|
    |i_reg_152            |   2|   0|    2|          0|
    |sext_ln13_2_reg_144  |  32|   0|   32|          0|
    |sext_ln13_reg_139    |  32|   0|   32|          0|
    |zext_ln12_reg_157    |   2|   0|   64|         62|
    +---------------------+----+----+-----+-----------+
    |Total                |  73|   0|  135|         62|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | assignment3p2 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | assignment3p2 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | assignment3p2 | return value |
|ap_done         | out |    1| ap_ctrl_hs | assignment3p2 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | assignment3p2 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | assignment3p2 | return value |
|in_r_address0   | out |    2|  ap_memory |      in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |      in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |      in_r     |     array    |
|a               |  in |    8|   ap_none  |       a       |    scalar    |
|b               |  in |    8|   ap_none  |       b       |    scalar    |
|c               |  in |    8|   ap_none  |       c       |    scalar    |
|out_r_address0  | out |    2|  ap_memory |     out_r     |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r     |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r     |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

