# pipelineCPU2019
course project, a pipeline CPU on MIPS. Segmented into IF, ID, EX, MEM, WB.
