# Verilog
learning elements of verilog

![простая логика](images/lab1.png)
