{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 08 02:46:56 2024 " "Info: Processing started: Sat Jun 08 02:46:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a1 " "Info: Assuming node \"a1\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "m " "Info: Assuming node \"m\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a0 " "Info: Assuming node \"a0\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "passwd_register:set_password\|comb~50 " "Info: Detected gated clock \"passwd_register:set_password\|comb~50\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password\|comb~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password\|comb~49 " "Info: Detected gated clock \"passwd_register:set_password\|comb~49\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password\|comb~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password\|comb~48 " "Info: Detected gated clock \"passwd_register:set_password\|comb~48\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password\|comb~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~33 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~33\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~32 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~32\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~31 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~31\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register passwd_register:set_password\|register:r3\|q\[1\] register out3_reg\[1\] 152.77 MHz 6.546 ns Internal " "Info: Clock \"clk\" has Internal fmax of 152.77 MHz between source register \"passwd_register:set_password\|register:r3\|q\[1\]\" and destination register \"out3_reg\[1\]\" (period= 6.546 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.543 ns + Longest register register " "Info: + Longest register to register delay is 1.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:set_password\|register:r3\|q\[1\] 1 REG LC_X46_Y4_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X46_Y4_N8; Fanout = 2; REG Node = 'passwd_register:set_password\|register:r3\|q\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:set_password|register:r3|q[1] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.319 ns) 1.543 ns out3_reg\[1\] 2 REG LC_X50_Y5_N5 1 " "Info: 2: + IC(1.224 ns) + CELL(0.319 ns) = 1.543 ns; Loc. = LC_X50_Y5_N5; Fanout = 1; REG Node = 'out3_reg\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.543 ns" { passwd_register:set_password|register:r3|q[1] out3_reg[1] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.319 ns ( 20.67 % ) " "Info: Total cell delay = 0.319 ns ( 20.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 79.33 % ) " "Info: Total interconnect delay = 1.224 ns ( 79.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.543 ns" { passwd_register:set_password|register:r3|q[1] out3_reg[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.543 ns" { passwd_register:set_password|register:r3|q[1] out3_reg[1] } { 0.000ns 1.224ns } { 0.000ns 0.319ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.837 ns - Smallest " "Info: - Smallest clock skew is -4.837 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.964 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 30; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.542 ns) 2.964 ns out3_reg\[1\] 2 REG LC_X50_Y5_N5 1 " "Info: 2: + IC(1.594 ns) + CELL(0.542 ns) = 2.964 ns; Loc. = LC_X50_Y5_N5; Fanout = 1; REG Node = 'out3_reg\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.136 ns" { clk out3_reg[1] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.22 % ) " "Info: Total cell delay = 1.370 ns ( 46.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.594 ns ( 53.78 % ) " "Info: Total interconnect delay = 1.594 ns ( 53.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.964 ns" { clk out3_reg[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.964 ns" { clk clk~out0 out3_reg[1] } { 0.000ns 0.000ns 1.594ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.801 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 30; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.005 ns) + CELL(0.366 ns) 3.199 ns passwd_register:set_password\|comb~49 2 COMB LC_X28_Y4_N0 8 " "Info: 2: + IC(2.005 ns) + CELL(0.366 ns) = 3.199 ns; Loc. = LC_X28_Y4_N0; Fanout = 8; COMB Node = 'passwd_register:set_password\|comb~49'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.371 ns" { clk passwd_register:set_password|comb~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.060 ns) + CELL(0.542 ns) 7.801 ns passwd_register:set_password\|register:r3\|q\[1\] 3 REG LC_X46_Y4_N8 2 " "Info: 3: + IC(4.060 ns) + CELL(0.542 ns) = 7.801 ns; Loc. = LC_X46_Y4_N8; Fanout = 2; REG Node = 'passwd_register:set_password\|register:r3\|q\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.602 ns" { passwd_register:set_password|comb~49 passwd_register:set_password|register:r3|q[1] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.736 ns ( 22.25 % ) " "Info: Total cell delay = 1.736 ns ( 22.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.065 ns ( 77.75 % ) " "Info: Total interconnect delay = 6.065 ns ( 77.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.801 ns" { clk passwd_register:set_password|comb~49 passwd_register:set_password|register:r3|q[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.801 ns" { clk clk~out0 passwd_register:set_password|comb~49 passwd_register:set_password|register:r3|q[1] } { 0.000ns 0.000ns 2.005ns 4.060ns } { 0.000ns 0.828ns 0.366ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.964 ns" { clk out3_reg[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.964 ns" { clk clk~out0 out3_reg[1] } { 0.000ns 0.000ns 1.594ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.801 ns" { clk passwd_register:set_password|comb~49 passwd_register:set_password|register:r3|q[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.801 ns" { clk clk~out0 passwd_register:set_password|comb~49 passwd_register:set_password|register:r3|q[1] } { 0.000ns 0.000ns 2.005ns 4.060ns } { 0.000ns 0.828ns 0.366ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.543 ns" { passwd_register:set_password|register:r3|q[1] out3_reg[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.543 ns" { passwd_register:set_password|register:r3|q[1] out3_reg[1] } { 0.000ns 1.224ns } { 0.000ns 0.319ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.964 ns" { clk out3_reg[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.964 ns" { clk clk~out0 out3_reg[1] } { 0.000ns 0.000ns 1.594ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.801 ns" { clk passwd_register:set_password|comb~49 passwd_register:set_password|register:r3|q[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.801 ns" { clk clk~out0 passwd_register:set_password|comb~49 passwd_register:set_password|register:r3|q[1] } { 0.000ns 0.000ns 2.005ns 4.060ns } { 0.000ns 0.828ns 0.366ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a1 " "Info: No valid register-to-register data paths exist for clock \"a1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "m " "Info: No valid register-to-register data paths exist for clock \"m\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a0 " "Info: No valid register-to-register data paths exist for clock \"a0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "out5_reg\[0\] m clk 4.058 ns register " "Info: tsu for register \"out5_reg\[0\]\" (data pin = \"m\", clock pin = \"clk\") is 4.058 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.007 ns + Longest pin register " "Info: + Longest pin to register delay is 7.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns m 1 CLK PIN_N17 32 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_N17; Fanout = 32; CLK Node = 'm'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.234 ns) + CELL(0.539 ns) 7.007 ns out5_reg\[0\] 2 REG LC_X46_Y6_N1 1 " "Info: 2: + IC(5.234 ns) + CELL(0.539 ns) = 7.007 ns; Loc. = LC_X46_Y6_N1; Fanout = 1; REG Node = 'out5_reg\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.773 ns" { m out5_reg[0] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 25.30 % ) " "Info: Total cell delay = 1.773 ns ( 25.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.234 ns ( 74.70 % ) " "Info: Total interconnect delay = 5.234 ns ( 74.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.007 ns" { m out5_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.007 ns" { m m~out0 out5_reg[0] } { 0.000ns 0.000ns 5.234ns } { 0.000ns 1.234ns 0.539ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.959 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 30; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.542 ns) 2.959 ns out5_reg\[0\] 2 REG LC_X46_Y6_N1 1 " "Info: 2: + IC(1.589 ns) + CELL(0.542 ns) = 2.959 ns; Loc. = LC_X46_Y6_N1; Fanout = 1; REG Node = 'out5_reg\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.131 ns" { clk out5_reg[0] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.30 % ) " "Info: Total cell delay = 1.370 ns ( 46.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.589 ns ( 53.70 % ) " "Info: Total interconnect delay = 1.589 ns ( 53.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.959 ns" { clk out5_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.959 ns" { clk clk~out0 out5_reg[0] } { 0.000ns 0.000ns 1.589ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.007 ns" { m out5_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.007 ns" { m m~out0 out5_reg[0] } { 0.000ns 0.000ns 5.234ns } { 0.000ns 1.234ns 0.539ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.959 ns" { clk out5_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.959 ns" { clk clk~out0 out5_reg[0] } { 0.000ns 0.000ns 1.589ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "a0 res passwd_register:cin_password\|register:r6\|q\[3\] 15.621 ns register " "Info: tco from clock \"a0\" to destination pin \"res\" through register \"passwd_register:cin_password\|register:r6\|q\[3\]\" is 15.621 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 source 7.322 ns + Longest register " "Info: + Longest clock path from clock \"a0\" to source register is 7.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_U21 7 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_U21; Fanout = 7; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.108 ns) + CELL(0.280 ns) 3.622 ns passwd_register:cin_password\|comb~33 2 COMB LC_X28_Y4_N6 8 " "Info: 2: + IC(2.108 ns) + CELL(0.280 ns) = 3.622 ns; Loc. = LC_X28_Y4_N6; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~33'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.388 ns" { a0 passwd_register:cin_password|comb~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.542 ns) 7.322 ns passwd_register:cin_password\|register:r6\|q\[3\] 3 REG LC_X51_Y6_N4 2 " "Info: 3: + IC(3.158 ns) + CELL(0.542 ns) = 7.322 ns; Loc. = LC_X51_Y6_N4; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r6\|q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.700 ns" { passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[3] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.056 ns ( 28.08 % ) " "Info: Total cell delay = 2.056 ns ( 28.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.266 ns ( 71.92 % ) " "Info: Total interconnect delay = 5.266 ns ( 71.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.322 ns" { a0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.322 ns" { a0 a0~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[3] } { 0.000ns 0.000ns 2.108ns 3.158ns } { 0.000ns 1.234ns 0.280ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.143 ns + Longest register pin " "Info: + Longest register to pin delay is 8.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:cin_password\|register:r6\|q\[3\] 1 REG LC_X51_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X51_Y6_N4; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r6\|q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:cin_password|register:r6|q[3] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.280 ns) 1.479 ns judge:judge_1\|c~221 2 COMB LC_X48_Y7_N9 1 " "Info: 2: + IC(1.199 ns) + CELL(0.280 ns) = 1.479 ns; Loc. = LC_X48_Y7_N9; Fanout = 1; COMB Node = 'judge:judge_1\|c~221'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.479 ns" { passwd_register:cin_password|register:r6|q[3] judge:judge_1|c~221 } "NODE_NAME" } } { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.183 ns) 2.859 ns judge:judge_1\|c~222 3 COMB LC_X48_Y5_N5 1 " "Info: 3: + IC(1.197 ns) + CELL(0.183 ns) = 2.859 ns; Loc. = LC_X48_Y5_N5; Fanout = 1; COMB Node = 'judge:judge_1\|c~222'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.380 ns" { judge:judge_1|c~221 judge:judge_1|c~222 } "NODE_NAME" } } { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.075 ns) 3.068 ns judge:judge_1\|c~225 4 COMB LC_X48_Y5_N6 1 " "Info: 4: + IC(0.134 ns) + CELL(0.075 ns) = 3.068 ns; Loc. = LC_X48_Y5_N6; Fanout = 1; COMB Node = 'judge:judge_1\|c~225'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.209 ns" { judge:judge_1|c~222 judge:judge_1|c~225 } "NODE_NAME" } } { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.671 ns) + CELL(2.404 ns) 8.143 ns res 5 PIN PIN_D5 0 " "Info: 5: + IC(2.671 ns) + CELL(2.404 ns) = 8.143 ns; Loc. = PIN_D5; Fanout = 0; PIN Node = 'res'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.075 ns" { judge:judge_1|c~225 res } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.942 ns ( 36.13 % ) " "Info: Total cell delay = 2.942 ns ( 36.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.201 ns ( 63.87 % ) " "Info: Total interconnect delay = 5.201 ns ( 63.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.143 ns" { passwd_register:cin_password|register:r6|q[3] judge:judge_1|c~221 judge:judge_1|c~222 judge:judge_1|c~225 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.143 ns" { passwd_register:cin_password|register:r6|q[3] judge:judge_1|c~221 judge:judge_1|c~222 judge:judge_1|c~225 res } { 0.000ns 1.199ns 1.197ns 0.134ns 2.671ns } { 0.000ns 0.280ns 0.183ns 0.075ns 2.404ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.322 ns" { a0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.322 ns" { a0 a0~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r6|q[3] } { 0.000ns 0.000ns 2.108ns 3.158ns } { 0.000ns 1.234ns 0.280ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.143 ns" { passwd_register:cin_password|register:r6|q[3] judge:judge_1|c~221 judge:judge_1|c~222 judge:judge_1|c~225 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.143 ns" { passwd_register:cin_password|register:r6|q[3] judge:judge_1|c~221 judge:judge_1|c~222 judge:judge_1|c~225 res } { 0.000ns 1.199ns 1.197ns 0.134ns 2.671ns } { 0.000ns 0.280ns 0.183ns 0.075ns 2.404ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a0 res 12.971 ns Longest " "Info: Longest tpd from source pin \"a0\" to destination pin \"res\" is 12.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_U21 7 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_U21; Fanout = 7; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.689 ns) + CELL(0.280 ns) 6.203 ns judge:judge_1\|c~217 2 COMB LC_X28_Y5_N2 1 " "Info: 2: + IC(4.689 ns) + CELL(0.280 ns) = 6.203 ns; Loc. = LC_X28_Y5_N2; Fanout = 1; COMB Node = 'judge:judge_1\|c~217'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.969 ns" { a0 judge:judge_1|c~217 } "NODE_NAME" } } { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.280 ns) 7.896 ns judge:judge_1\|c~225 3 COMB LC_X48_Y5_N6 1 " "Info: 3: + IC(1.413 ns) + CELL(0.280 ns) = 7.896 ns; Loc. = LC_X48_Y5_N6; Fanout = 1; COMB Node = 'judge:judge_1\|c~225'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.693 ns" { judge:judge_1|c~217 judge:judge_1|c~225 } "NODE_NAME" } } { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.671 ns) + CELL(2.404 ns) 12.971 ns res 4 PIN PIN_D5 0 " "Info: 4: + IC(2.671 ns) + CELL(2.404 ns) = 12.971 ns; Loc. = PIN_D5; Fanout = 0; PIN Node = 'res'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.075 ns" { judge:judge_1|c~225 res } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.198 ns ( 32.36 % ) " "Info: Total cell delay = 4.198 ns ( 32.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.773 ns ( 67.64 % ) " "Info: Total interconnect delay = 8.773 ns ( 67.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.971 ns" { a0 judge:judge_1|c~217 judge:judge_1|c~225 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.971 ns" { a0 a0~out0 judge:judge_1|c~217 judge:judge_1|c~225 res } { 0.000ns 0.000ns 4.689ns 1.413ns 2.671ns } { 0.000ns 1.234ns 0.280ns 0.280ns 2.404ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "passwd_register:set_password\|register:r4\|q\[0\] inB\[0\] a0 3.744 ns register " "Info: th for register \"passwd_register:set_password\|register:r4\|q\[0\]\" (data pin = \"inB\[0\]\", clock pin = \"a0\") is 3.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 destination 8.179 ns + Longest register " "Info: + Longest clock path from clock \"a0\" to destination register is 8.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_U21 7 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_U21; Fanout = 7; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.280 ns) 3.611 ns passwd_register:set_password\|comb~49 2 COMB LC_X28_Y4_N0 8 " "Info: 2: + IC(2.097 ns) + CELL(0.280 ns) = 3.611 ns; Loc. = LC_X28_Y4_N0; Fanout = 8; COMB Node = 'passwd_register:set_password\|comb~49'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.377 ns" { a0 passwd_register:set_password|comb~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.026 ns) + CELL(0.542 ns) 8.179 ns passwd_register:set_password\|register:r4\|q\[0\] 3 REG LC_X52_Y8_N2 2 " "Info: 3: + IC(4.026 ns) + CELL(0.542 ns) = 8.179 ns; Loc. = LC_X52_Y8_N2; Fanout = 2; REG Node = 'passwd_register:set_password\|register:r4\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.568 ns" { passwd_register:set_password|comb~49 passwd_register:set_password|register:r4|q[0] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.056 ns ( 25.14 % ) " "Info: Total cell delay = 2.056 ns ( 25.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.123 ns ( 74.86 % ) " "Info: Total interconnect delay = 6.123 ns ( 74.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.179 ns" { a0 passwd_register:set_password|comb~49 passwd_register:set_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.179 ns" { a0 a0~out0 passwd_register:set_password|comb~49 passwd_register:set_password|register:r4|q[0] } { 0.000ns 0.000ns 2.097ns 4.026ns } { 0.000ns 1.234ns 0.280ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.535 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns inB\[0\] 1 PIN PIN_U2 6 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_U2; Fanout = 6; PIN Node = 'inB\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { inB[0] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.216 ns) + CELL(0.085 ns) 4.535 ns passwd_register:set_password\|register:r4\|q\[0\] 2 REG LC_X52_Y8_N2 2 " "Info: 2: + IC(3.216 ns) + CELL(0.085 ns) = 4.535 ns; Loc. = LC_X52_Y8_N2; Fanout = 2; REG Node = 'passwd_register:set_password\|register:r4\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.301 ns" { inB[0] passwd_register:set_password|register:r4|q[0] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.319 ns ( 29.08 % ) " "Info: Total cell delay = 1.319 ns ( 29.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.216 ns ( 70.92 % ) " "Info: Total interconnect delay = 3.216 ns ( 70.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.535 ns" { inB[0] passwd_register:set_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.535 ns" { inB[0] inB[0]~out0 passwd_register:set_password|register:r4|q[0] } { 0.000ns 0.000ns 3.216ns } { 0.000ns 1.234ns 0.085ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.179 ns" { a0 passwd_register:set_password|comb~49 passwd_register:set_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.179 ns" { a0 a0~out0 passwd_register:set_password|comb~49 passwd_register:set_password|register:r4|q[0] } { 0.000ns 0.000ns 2.097ns 4.026ns } { 0.000ns 1.234ns 0.280ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.535 ns" { inB[0] passwd_register:set_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.535 ns" { inB[0] inB[0]~out0 passwd_register:set_password|register:r4|q[0] } { 0.000ns 0.000ns 3.216ns } { 0.000ns 1.234ns 0.085ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 08 02:46:56 2024 " "Info: Processing ended: Sat Jun 08 02:46:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
