,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_64_32_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/X_ADDRESS_IN<2:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/Y_ADDRESS_IN<4:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/WRITE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/READ_L_1,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/DVLP_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/PRE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/SA_EN_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<48>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<56>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_64_32_8:1,WRITE_1_7,< -2.31,-2.928,"< (-0.7 * VAR(""VDDW""))",,pass,-3.109,-2.687,< -2.31,-2.983,< -2.31,-2.858,< -2.31,-2.687,< -2.31,-3.109
THESIS:TB_TOP_64_32_8:1,WRITE_1_6,> 2.31,2.575,"> (0.7 * VAR(""VDDW""))",,pass,2.522,2.617,> 2.31,2.599,> 2.31,2.539,> 2.31,2.522,> 2.31,2.617
THESIS:TB_TOP_64_32_8:1,WRITE_1_5,< -2.31,-2.909,"< (-0.7 * VAR(""VDDW""))",,pass,-3.096,-2.666,< -2.31,-2.96,< -2.31,-2.838,< -2.31,-2.666,< -2.31,-3.096
THESIS:TB_TOP_64_32_8:1,WRITE_1_4,> 2.31,2.576,"> (0.7 * VAR(""VDDW""))",,pass,2.52,2.617,> 2.31,2.598,> 2.31,2.539,> 2.31,2.52,> 2.31,2.617
THESIS:TB_TOP_64_32_8:1,WRITE_1_3,< -2.31,-2.91,"< (-0.7 * VAR(""VDDW""))",,pass,-3.098,-2.667,< -2.31,-2.962,< -2.31,-2.839,< -2.31,-2.667,< -2.31,-3.098
THESIS:TB_TOP_64_32_8:1,WRITE_1_2,> 2.31,2.576,"> (0.7 * VAR(""VDDW""))",,pass,2.521,2.617,> 2.31,2.599,> 2.31,2.539,> 2.31,2.521,> 2.31,2.617
THESIS:TB_TOP_64_32_8:1,WRITE_1_1,< -2.31,-2.913,"< (-0.7 * VAR(""VDDW""))",,pass,-3.101,-2.67,< -2.31,-2.966,< -2.31,-2.842,< -2.31,-2.67,< -2.31,-3.101
THESIS:TB_TOP_64_32_8:1,WRITE_1_0,> 2.31,2.59,"> (0.7 * VAR(""VDDW""))",,pass,2.536,2.623,> 2.31,2.61,> 2.31,2.563,> 2.31,2.536,> 2.31,2.623
THESIS:TB_TOP_64_32_8:1,WRITE_2_7,> 2.31,2.59,"> (0.7 * VAR(""VDDW""))",,pass,2.528,2.622,> 2.31,2.607,> 2.31,2.559,> 2.31,2.528,> 2.31,2.622
THESIS:TB_TOP_64_32_8:1,WRITE_2_6,< -2.31,-2.906,"< (-0.7 * VAR(""VDDW""))",,pass,-3.124,-2.664,< -2.31,-3.003,< -2.31,-2.855,< -2.31,-2.664,< -2.31,-3.124
THESIS:TB_TOP_64_32_8:1,WRITE_2_5,> 2.31,2.577,"> (0.7 * VAR(""VDDW""))",,pass,2.518,2.617,> 2.31,2.596,> 2.31,2.54,> 2.31,2.518,> 2.31,2.617
THESIS:TB_TOP_64_32_8:1,WRITE_2_4,< -2.31,-2.907,"< (-0.7 * VAR(""VDDW""))",,pass,-3.124,-2.668,< -2.31,-3.004,< -2.31,-2.858,< -2.31,-2.668,< -2.31,-3.124
THESIS:TB_TOP_64_32_8:1,WRITE_2_3,> 2.31,2.578,"> (0.7 * VAR(""VDDW""))",,pass,2.517,2.618,> 2.31,2.597,> 2.31,2.541,> 2.31,2.517,> 2.31,2.618
THESIS:TB_TOP_64_32_8:1,WRITE_2_2,< -2.31,-2.908,"< (-0.7 * VAR(""VDDW""))",,pass,-3.126,-2.67,< -2.31,-3.006,< -2.31,-2.859,< -2.31,-2.67,< -2.31,-3.126
THESIS:TB_TOP_64_32_8:1,WRITE_2_1,> 2.31,2.579,"> (0.7 * VAR(""VDDW""))",,pass,2.517,2.619,> 2.31,2.598,> 2.31,2.541,> 2.31,2.517,> 2.31,2.619
THESIS:TB_TOP_64_32_8:1,WRITE_2_0,< -2.31,-2.929,"< (-0.7 * VAR(""VDDW""))",,pass,-3.143,-2.69,< -2.31,-3.031,< -2.31,-2.875,< -2.31,-2.69,< -2.31,-3.143
THESIS:TB_TOP_64_32_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_1,,1.799,< 0.3,,fail,-2.269e-6,1.799,,1.799,,-2.269e-6,,3.135e-6,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_3,,1.799,< 0.3,,fail,-46.96e-6,1.799,,-15.2e-6,,-46.96e-6,,-37.87e-6,,657.1e-9
THESIS:TB_TOP_64_32_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_5,,1.799,< 0.3,,fail,-31.43e-6,1.799,,-30.55e-6,,-31.43e-6,,-29.07e-6,,7.053e-6
THESIS:TB_TOP_64_32_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_7,,1.799,< 0.3,,fail,-561.7e-9,1.799,,-561.7e-9,,2.005e-6,,3.386e-6,,691.8e-9
THESIS:TB_TOP_64_32_8:1,READ_2_0,,-16.29e-6,< 0.3,,pass,-29.59e-6,-1.445e-6,,-19.46e-6,,-1.445e-6,,-8.116e-6,,-29.59e-6
THESIS:TB_TOP_64_32_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_2,,1.375e-6,< 0.3,,fail,-2.98e-6,1.799,,2.35e-6,,-2.98e-6,,67.95e-6,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_4,,7.899e-6,< 0.3,,fail,813.3e-9,1.799,,813.3e-9,,12.08e-6,,29.73e-6,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_6,,-122.3e-6,< 0.3,,fail,-122.3e-6,1.799,,1.799,,-15.47e-6,,-32.45e-6,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1,,15,,,,5,15,,7,,5,,5,,7
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/SA_EN_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/PRE_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/DVLP_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/READ_L_1"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/WRITE_L"")",,,,,,,,,,,,,,,

