#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Feb 14 20:52:13 2022
# Process ID: 28132
# Current directory: E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1
# Command line: vivado.exe -log Main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Main.tcl -notrace
# Log file: E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main.vdi
# Journal file: E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1\vivado.jou
# Running On: YMLap, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 4, Host memory: 51428 MB
#-----------------------------------------------------------
source Main.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1250.215 ; gain = 7.934
Command: link_design -top Main -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.dcp' for cell 'Clock'
INFO: [Project 1-454] Reading design checkpoint 'e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/GPREG_IP/GPREG_IP.dcp' for cell 'GP_Bus/GPREG/Reg/BRAM'
INFO: [Project 1-454] Reading design checkpoint 'e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/Program_BRAM/Program_BRAM.dcp' for cell 'PM/PM'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1250.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 299 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard_board.xdc] for cell 'Clock/inst'
Finished Parsing XDC File [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard_board.xdc] for cell 'Clock/inst'
Parsing XDC File [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.xdc] for cell 'Clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1426.402 ; gain = 176.188
Finished Parsing XDC File [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.xdc] for cell 'Clock/inst'
Parsing XDC File [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_12'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_12'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_12]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'Boot_Mode'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Program_reset'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Button'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BootLoader_finished'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Program_stopped'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc]
Parsing XDC File [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 2 inverter(s) to 100 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1426.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 7 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1426.402 ; gain = 176.188
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[24] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[25] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[26] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[27] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[28] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[29] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[30] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[32] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[33] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[34] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[35] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[36] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[37] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[38] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[39] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[40] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[41] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[42] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[43] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PMOD[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PMOD[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PMOD[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PMOD[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PMOD[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PMOD[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PMOD[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PMOD[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RAM_Data[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RAM_Data[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RAM_Data[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RAM_Data[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RAM_Data[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RAM_Data[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RAM_Data[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RAM_Data[7] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 60 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1426.402 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1e3aba643

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1447.277 ; gain = 20.875

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 152d0ccac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.486 . Memory (MB): peak = 1734.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12348a310

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.511 . Memory (MB): peak = 1734.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 5 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a95c4a2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.611 . Memory (MB): peak = 1734.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 19 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a95c4a2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.683 . Memory (MB): peak = 1734.125 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a95c4a2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.688 . Memory (MB): peak = 1734.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a95c4a2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.697 . Memory (MB): peak = 1734.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              1  |
|  Constant propagation         |               3  |               5  |                                              0  |
|  Sweep                        |               0  |              19  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1734.125 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 23df14d69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.816 . Memory (MB): peak = 1734.125 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 49 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 98
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 2474e73f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 1901.531 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2474e73f9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1901.531 ; gain = 167.406

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2ad3bbe76

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.660 . Memory (MB): peak = 1901.531 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 2ad3bbe76

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1901.531 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1901.531 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2ad3bbe76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1901.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 67 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1901.531 ; gain = 475.129
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1901.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_drc_opted.rpt -pb Main_drc_opted.pb -rpx Main_drc_opted.rpx
Command: report_drc -file Main_drc_opted.rpt -pb Main_drc_opted.pb -rpx Main_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[24] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[25] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[26] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[27] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[28] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[29] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[30] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[32] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[33] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[34] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[35] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[36] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[37] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[38] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[39] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[40] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[41] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[42] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[43] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PMOD[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PMOD[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PMOD[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PMOD[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PMOD[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PMOD[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PMOD[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PMOD[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RAM_Data[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RAM_Data[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RAM_Data[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RAM_Data[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RAM_Data[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RAM_Data[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RAM_Data[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RAM_Data[7] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 60 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1901.531 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c010f570

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1901.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a6624fd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.361 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21e9a4d31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21e9a4d31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1901.531 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 21e9a4d31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2025e225a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 278704450

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 278704450

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 17 LUTNM shape to break, 55 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 12, total 17, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 41 nets or LUTs. Breaked 17 LUTs, combined 24 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1901.531 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           17  |             24  |                    41  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           17  |             24  |                    41  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 17ade74fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.531 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1d93525b9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.531 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d93525b9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 29fe2dff1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ce3423c2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14229d806

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15ba283f8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18ae13021

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1dbd466fc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f72a8425

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e1c21ffb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: f79b0dc6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1901.531 ; gain = 0.000
Phase 3 Detail Placement | Checksum: f79b0dc6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a78b5199

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.050 | TNS=-1438.265 |
Phase 1 Physical Synthesis Initialization | Checksum: 27dd8b1d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1901.531 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d0d07f48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 1901.531 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a78b5199

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-21.735. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 143db92ab

Time (s): cpu = 00:01:12 ; elapsed = 00:01:10 . Memory (MB): peak = 1901.531 ; gain = 0.000

Time (s): cpu = 00:01:12 ; elapsed = 00:01:10 . Memory (MB): peak = 1901.531 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 143db92ab

Time (s): cpu = 00:01:12 ; elapsed = 00:01:10 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 143db92ab

Time (s): cpu = 00:01:12 ; elapsed = 00:01:10 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 143db92ab

Time (s): cpu = 00:01:12 ; elapsed = 00:01:10 . Memory (MB): peak = 1901.531 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 143db92ab

Time (s): cpu = 00:01:12 ; elapsed = 00:01:10 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1901.531 ; gain = 0.000

Time (s): cpu = 00:01:12 ; elapsed = 00:01:10 . Memory (MB): peak = 1901.531 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: eb6309c9

Time (s): cpu = 00:01:12 ; elapsed = 00:01:10 . Memory (MB): peak = 1901.531 ; gain = 0.000
Ending Placer Task | Checksum: bb3bacb7

Time (s): cpu = 00:01:12 ; elapsed = 00:01:10 . Memory (MB): peak = 1901.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 127 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:11 . Memory (MB): peak = 1901.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.302 . Memory (MB): peak = 1901.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1901.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_placed.rpt -pb Main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1901.531 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 0.90s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1901.531 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.721 | TNS=-1438.037 |
Phase 1 Physical Synthesis Initialization | Checksum: 20553f857

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.649 . Memory (MB): peak = 1901.531 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.721 | TNS=-1438.037 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 20553f857

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.658 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.721 | TNS=-1438.037 |
INFO: [Physopt 32-702] Processed net GP_Bus/SREG/flags_bus_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_12_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Flags[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Flags[0]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/Flags[0]_i_12_n_0. Critical path length was reduced through logic transformation on cell Decoder/Flags[0]_i_12_comp.
INFO: [Physopt 32-735] Processed net ALU/IN_1_reg[15]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.568 | TNS=-1437.884 |
INFO: [Physopt 32-702] Processed net Decoder/Flags[0]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/Flags[0]_i_9_n_0. Critical path length was reduced through logic transformation on cell Decoder/Flags[0]_i_9_comp.
INFO: [Physopt 32-735] Processed net Decoder/Flags[0]_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.553 | TNS=-1437.869 |
INFO: [Physopt 32-710] Processed net Decoder/Flags[0]_i_12_n_0. Critical path length was reduced through logic transformation on cell Decoder/Flags[0]_i_12_comp_1.
INFO: [Physopt 32-735] Processed net ALU/Flags[0]_i_127_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.519 | TNS=-1437.835 |
INFO: [Physopt 32-710] Processed net Decoder/Flags[0]_i_3_n_0. Critical path length was reduced through logic transformation on cell Decoder/Flags[0]_i_3_comp.
INFO: [Physopt 32-735] Processed net Decoder/Flags[0]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.515 | TNS=-1437.831 |
INFO: [Physopt 32-702] Processed net Decoder/Flags[2]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/Flags[2]_i_4_n_0. Critical path length was reduced through logic transformation on cell Decoder/Flags[2]_i_4_comp.
INFO: [Physopt 32-735] Processed net ALU/Q_MULS0_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.513 | TNS=-1437.725 |
INFO: [Physopt 32-702] Processed net Decoder/Flags[0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/Flags[0]_i_10_n_0. Critical path length was reduced through logic transformation on cell Decoder/Flags[0]_i_10_comp_2.
INFO: [Physopt 32-735] Processed net ALU/IN_2_reg[15]_31. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.462 | TNS=-1437.674 |
INFO: [Physopt 32-710] Processed net Decoder/Flags[0]_i_9_n_0. Critical path length was reduced through logic transformation on cell Decoder/Flags[0]_i_9_comp_1.
INFO: [Physopt 32-735] Processed net ALU/IN_2_reg[15]_32. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.411 | TNS=-1437.623 |
INFO: [Physopt 32-702] Processed net Q_DIVS1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Flags_reg[2]_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Flags_reg[0]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Flags_reg[0]_i_106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Flags[0]_i_178_n_0.  Re-placed instance Flags[0]_i_178
INFO: [Physopt 32-735] Processed net Flags[0]_i_178_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1437.365 |
INFO: [Physopt 32-702] Processed net Flags[0]_i_178_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_229_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_342_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_655_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_230_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_343_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_498_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_651_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_778_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_235_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_348_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_503_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_656_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_782_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_308_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_459_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_622_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_758_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_460_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_623_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_762_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_316_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_465_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_628_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_766_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_267_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_399_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_470_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_633_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_770_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_292_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_438_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_596_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_734_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_293_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_439_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_597_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_738_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_198_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_298_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_444_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_602_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_742_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_272_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_303_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_449_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_607_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_746_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_275_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_408_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_454_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_612_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_750_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_413_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_568_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_617_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_754_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_156_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_188_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_211_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[2]_i_227_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_151_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_183_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[2]_i_223_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[2]_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_216_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_807_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_808_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/data11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Flags_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/IN_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_branched[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[4]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net Decoder/PC[0]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1435.351 |
INFO: [Physopt 32-702] Processed net Boot_Controller/button_hold_counter_reg_n_0_[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net Boot_Controller/button_hold_counter[24]_i_2_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net Boot_Controller/button_hold_counter[24]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Boot_Controller/button_hold_counter[24]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1443.668 |
INFO: [Physopt 32-702] Processed net Boot_Controller/button_hold_counter_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net Boot_Controller/button_hold_counter[24]_i_2_n_0_repN was not replicated.
INFO: [Physopt 32-663] Processed net Boot_Controller/button_hold_counter[24]_i_2_n_0_repN.  Re-placed instance Boot_Controller/button_hold_counter[24]_i_2_replica
INFO: [Physopt 32-735] Processed net Boot_Controller/button_hold_counter[24]_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1440.506 |
INFO: [Physopt 32-702] Processed net Boot_Controller/button_hold_counter_reg_n_0_[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net Boot_Controller/button_hold_counter[24]_i_2_n_0_repN was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net Boot_Controller/button_hold_counter[24]_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1436.370 |
INFO: [Physopt 32-571] Net Boot_Controller/button_hold_counter[24]_i_2_n_0_repN was not replicated.
INFO: [Physopt 32-702] Processed net Boot_Controller/button_hold_counter[24]_i_2_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Boot_Controller/button_hold_counter[24]_i_4_n_0.  Re-placed instance Boot_Controller/button_hold_counter[24]_i_4
INFO: [Physopt 32-735] Processed net Boot_Controller/button_hold_counter[24]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1432.334 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Decoder/PC[4]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1432.326 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net Decoder/PC[0]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1431.244 |
INFO: [Physopt 32-710] Processed net Boot_Controller/button_hold_counter[24]_i_2_n_0_repN. Critical path length was reduced through logic transformation on cell Boot_Controller/button_hold_counter[24]_i_2_replica_comp.
INFO: [Physopt 32-735] Processed net Boot_Controller/button_hold_counter[24]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1425.049 |
INFO: [Physopt 32-702] Processed net Decoder/PC[0]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[12]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Decoder/PC_reg[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Decoder/PC_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1429.686 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Decoder/PC[4]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1429.662 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net Decoder/PC[0]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1428.758 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Decoder/PC[4]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1428.272 |
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC[12]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_branched[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[8]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Decoder/PC[8]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1428.132 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Decoder/PC[4]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1428.032 |
INFO: [Physopt 32-663] Processed net Decoder/PC_reg[0]_repN.  Re-placed instance Decoder/PC_reg[0]_replica
INFO: [Physopt 32-735] Processed net Decoder/PC_reg[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1426.581 |
INFO: [Physopt 32-663] Processed net Boot_Controller/button_hold_counter[24]_i_7_n_0.  Re-placed instance Boot_Controller/button_hold_counter[24]_i_7
INFO: [Physopt 32-735] Processed net Boot_Controller/button_hold_counter[24]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1422.985 |
INFO: [Physopt 32-702] Processed net Decoder/PC[4]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_24_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PM/BRAM_addr[16].  Re-placed instance PM/PM_i_3
INFO: [Physopt 32-735] Processed net PM/BRAM_addr[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1422.789 |
INFO: [Physopt 32-81] Processed net PM/BRAM_addr[16]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PM/BRAM_addr[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1422.730 |
INFO: [Physopt 32-702] Processed net PM/BRAM_addr[16]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PM/sel[3].  Re-placed instance PM/boot_write_buffer_reg
INFO: [Physopt 32-735] Processed net PM/sel[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1422.717 |
INFO: [Physopt 32-663] Processed net PM/read_buffer.  Re-placed instance PM/read_buffer_reg
INFO: [Physopt 32-735] Processed net PM/read_buffer. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1422.710 |
INFO: [Physopt 32-81] Processed net PM/read_buffer. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PM/read_buffer. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1422.693 |
INFO: [Physopt 32-663] Processed net PM/program_read_buffer.  Re-placed instance PM/program_read_buffer_reg
INFO: [Physopt 32-735] Processed net PM/program_read_buffer. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1422.689 |
INFO: [Physopt 32-702] Processed net PM/read_buffer_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Decoder/SP_dec.  Re-placed instance Decoder/SP_dec_reg
INFO: [Physopt 32-735] Processed net Decoder/SP_dec. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1422.526 |
INFO: [Physopt 32-663] Processed net Decoder/SP_inc.  Re-placed instance Decoder/SP_inc_reg
INFO: [Physopt 32-735] Processed net Decoder/SP_inc. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1421.996 |
INFO: [Physopt 32-702] Processed net Decoder/SP_dec. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_48_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PM/SP_inc_i_3_n_0.  Re-placed instance PM/SP_inc_i_3
INFO: [Physopt 32-735] Processed net PM/SP_inc_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1421.390 |
INFO: [Physopt 32-702] Processed net Decoder/running. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PM/bbstub_douta[12].  Re-placed instance PM/Program_stopped_i_1
INFO: [Physopt 32-735] Processed net PM/bbstub_douta[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1421.390 |
INFO: [Physopt 32-710] Processed net Boot_Controller/running_reg. Critical path length was reduced through logic transformation on cell Boot_Controller/running_i_1_comp.
INFO: [Physopt 32-735] Processed net PM/bbstub_douta[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.282 | TNS=-1421.390 |
INFO: [Physopt 32-702] Processed net GP_Bus/SREG/flags_bus_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_12_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Flags[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Flags[0]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Decoder/Flags[2]_i_4_n_0.  Re-placed instance Decoder/Flags[2]_i_4_comp
INFO: [Physopt 32-735] Processed net Decoder/Flags[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.255 | TNS=-1421.329 |
INFO: [Physopt 32-663] Processed net Decoder/Flags[0]_i_10_n_0.  Re-placed instance Decoder/Flags[0]_i_10_comp_2
INFO: [Physopt 32-735] Processed net Decoder/Flags[0]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.207 | TNS=-1421.281 |
INFO: [Physopt 32-702] Processed net ALU/IN_2_reg[15]_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Q_DIVS1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Flags[0]_i_178_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_655_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_778_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_782_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_758_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_762_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_766_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_770_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_734_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_738_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_742_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_746_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_750_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_754_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[2]_i_227_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[2]_i_223_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[2]_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/data11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Flags_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/IN_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_branched[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC[4]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[12]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1.  Re-placed instance PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop
INFO: [Physopt 32-735] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.207 | TNS=-1421.245 |
INFO: [Physopt 32-702] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_24_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/BRAM_addr[16]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PM/read_buffer_repN.  Re-placed instance PM/read_buffer_reg_replica
INFO: [Physopt 32-735] Processed net PM/read_buffer_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.207 | TNS=-1421.226 |
INFO: [Physopt 32-702] Processed net PM/read_buffer_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.207 | TNS=-1421.226 |
Phase 3 Critical Path Optimization | Checksum: 20553f857

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.207 | TNS=-1421.226 |
INFO: [Physopt 32-702] Processed net GP_Bus/SREG/flags_bus_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_12_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Flags[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/IN_2_reg[15]_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Q_DIVS1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Flags_reg[0]_i_106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Flags[0]_i_178_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_229_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_342_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_655_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_230_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_343_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_498_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_651_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_778_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_235_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_348_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_503_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_656_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_782_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_308_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_459_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_622_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_758_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_460_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_623_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_762_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_316_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_465_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_628_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_766_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_267_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_399_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_470_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_633_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_770_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_292_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_438_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_596_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_734_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_293_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_439_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_597_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_738_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_198_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_298_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_444_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_602_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_742_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_272_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_303_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_449_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_607_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_746_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_275_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_408_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_454_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_612_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_750_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_413_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_568_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_617_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_754_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_156_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_188_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_211_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[2]_i_227_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_151_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_183_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[2]_i_223_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[2]_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[2]_i_216_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_807_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags_reg[0]_i_808_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/data11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Flags_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/IN_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_branched[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[4]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC[4]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[12]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_24_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PM/BRAM_addr[16]_repN.  Re-placed instance PM/PM_i_3_replica
INFO: [Physopt 32-735] Processed net PM/BRAM_addr[16]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.207 | TNS=-1421.111 |
INFO: [Physopt 32-702] Processed net PM/BRAM_addr[16]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PM/program_read_buffer.  Re-placed instance PM/program_read_buffer_reg
INFO: [Physopt 32-735] Processed net PM/program_read_buffer. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.207 | TNS=-1421.093 |
INFO: [Physopt 32-702] Processed net PM/read_buffer_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GP_Bus/SREG/flags_bus_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_12_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Flags[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/IN_2_reg[15]_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Q_DIVS1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Flags[0]_i_178_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_655_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_778_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_782_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_758_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_762_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_766_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_770_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_734_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_738_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_742_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_746_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_750_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[0]_i_754_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[2]_i_227_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[2]_i_223_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Flags[2]_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/data11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Flags_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/IN_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_branched[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC[4]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[12]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/PC_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_24_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/BRAM_addr[16]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/read_buffer_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.207 | TNS=-1421.093 |
Phase 4 Critical Path Optimization | Checksum: 20553f857

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1901.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1901.531 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-21.207 | TNS=-1421.093 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.514  |         16.944  |            4  |              0  |                    41  |           0  |           2  |  00:00:10  |
|  Total          |          0.514  |         16.944  |            4  |              0  |                    41  |           0  |           3  |  00:00:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1901.531 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 19647b51c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1901.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
589 Infos, 127 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1901.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.328 . Memory (MB): peak = 1901.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bc5c7a21 ConstDB: 0 ShapeSum: 703bec5f RouteDB: 0
Post Restoration Checksum: NetGraph: 5f17189d NumContArr: 6d7e7b7c Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: cc959419

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cc959419

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cc959419

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cc959419

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1901.531 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d0e3de07

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1901.531 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.205| TNS=-1424.475| WHS=-0.599 | THS=-110.130|


Router Utilization Summary
  Global Vertical Routing Utilization    = 7.97257e-05 %
  Global Horizontal Routing Utilization  = 0.000130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2257
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2256
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 0effa8b5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1901.531 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 0effa8b5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1901.531 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 95bf6d55

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1911.555 ; gain = 10.023
INFO: [Route 35-580] Design has 444 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=======================+=====================+============================+
| Launch Clock          | Capture Clock       | Pin                        |
+=======================+=====================+============================+
| CLK_12_SysClkWizard   | CLK_24_SysClkWizard | GP_Bus/SREG/Flags_reg[0]/D |
| CLK_12_SysClkWizard   | CLK_24_SysClkWizard | GP_Bus/SREG/Flags_reg[2]/D |
| CLK_24_SysClkWizard_1 | CLK_24_SysClkWizard | GP_Bus/SREG/Flags_reg[1]/D |
| CLK_24_SysClkWizard_1 | CLK_24_SysClkWizard | GP_Bus/SREG/Flags_reg[3]/D |
| CLK_12_SysClkWizard_1 | CLK_12_SysClkWizard | Decoder/PC_reg[13]/D       |
+-----------------------+---------------------+----------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 425
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.881| TNS=-1701.676| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1afde37fa

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1944.859 ; gain = 43.328

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.292| TNS=-1806.560| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 171a688b8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 1944.859 ; gain = 43.328
Phase 4 Rip-up And Reroute | Checksum: 171a688b8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 1944.859 ; gain = 43.328

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20f6f11cc

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 1944.859 ; gain = 43.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.881| TNS=-1660.385| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: cd6af09e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1944.859 ; gain = 43.328

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: cd6af09e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1944.859 ; gain = 43.328
Phase 5 Delay and Skew Optimization | Checksum: cd6af09e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1944.859 ; gain = 43.328

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10fa6361f

Time (s): cpu = 00:01:02 ; elapsed = 00:00:46 . Memory (MB): peak = 1944.859 ; gain = 43.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.847| TNS=-1642.182| WHS=-0.150 | THS=-2.077 |

Phase 6.1 Hold Fix Iter | Checksum: 1ebe059a3

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 1944.859 ; gain = 43.328
WARNING: [Route 35-468] The router encountered 61 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	RAM/Controller/start_buffer_reg/D
	Boot_Controller/button_hold_counter_reg[0]/CE
	Boot_Controller/button_hold_counter_reg[10]/CE
	Boot_Controller/button_hold_counter_reg[13]/CE
	Boot_Controller/button_hold_counter_reg[5]/CE
	Decoder/PC_out_reg[9]/D
	Decoder/PC_out_reg[1]/D
	RAM/Controller/address_buffer_reg[9]/D
	RAM/Controller/address_buffer_reg[8]/D
	RAM/Controller/address_buffer_reg[0]/D
	.. and 51 more pins.

Phase 6 Post Hold Fix | Checksum: 1ab10b8e1

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 1944.859 ; gain = 43.328

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.70773 %
  Global Horizontal Routing Utilization  = 1.42946 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 15eb1c8f7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 1944.859 ; gain = 43.328

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15eb1c8f7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 1944.859 ; gain = 43.328

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 143b5b108

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 1944.859 ; gain = 43.328

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 208a39030

Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 1944.859 ; gain = 43.328
INFO: [Route 35-57] Estimated Timing Summary | WNS=-21.847| TNS=-1671.401| WHS=0.061  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 208a39030

Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 1944.859 ; gain = 43.328
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 1944.859 ; gain = 43.328

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
608 Infos, 129 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:50 . Memory (MB): peak = 1944.859 ; gain = 43.328
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.439 . Memory (MB): peak = 1944.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_drc_routed.rpt -pb Main_drc_routed.pb -rpx Main_drc_routed.rpx
Command: report_drc -file Main_drc_routed.rpt -pb Main_drc_routed.pb -rpx Main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Main_methodology_drc_routed.rpt -pb Main_methodology_drc_routed.pb -rpx Main_methodology_drc_routed.rpx
Command: report_methodology -file Main_methodology_drc_routed.rpt -pb Main_methodology_drc_routed.pb -rpx Main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
Command: report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
620 Infos, 129 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Main_route_status.rpt -pb Main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Main_bus_skew_routed.rpt -pb Main_bus_skew_routed.pb -rpx Main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 14 20:55:22 2022...
