 
****************************************
Report : timing
        -path full_clock
        -delay max
        -nets
        -max_paths 30
        -transition_time
Design : delay
Version: T-2022.03-SP3
Date   : Wed Nov 20 10:15:45 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: delay_counter_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: switch_counter_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_counter_reg_0_/CLK (DFFX1_RVT)                    0.08      0.00       0.10 r
  delay_counter_reg_0_/Q (DFFX1_RVT)                      0.01      0.10       0.20 r
  delay_counter[0] (net)                        4                   0.00       0.20 r
  U280/Y (NOR3X0_RVT)                                     0.04      0.11       0.31 f
  out_valid (net)                               5                   0.00       0.31 f
  U289/Y (AND2X1_RVT)                                     0.02      0.13       0.44 f
  switch_enable (net)                           2                   0.00       0.44 f
  U385/Y (NAND3X0_RVT)                                    0.01      0.09       0.53 r
  n320 (net)                                    1                   0.00       0.53 r
  U386/Y (OAI22X1_RVT)                                    0.01      0.07       0.59 f
  N281 (net)                                    1                   0.00       0.59 f
  switch_counter_reg_2_/D (DFFX1_RVT)                     0.01      0.06       0.65 f
  data arrival time                                                            0.65

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  switch_counter_reg_2_/CLK (DFFX1_RVT)                             0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.65
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.26


  Startpoint: delay_counter_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: switch_counter_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_counter_reg_0_/CLK (DFFX1_RVT)                    0.08      0.00       0.10 r
  delay_counter_reg_0_/Q (DFFX1_RVT)                      0.04      0.14       0.24 f
  delay_counter[0] (net)                        4                   0.00       0.24 f
  U280/Y (NOR3X0_RVT)                                     0.01      0.14       0.38 r
  out_valid (net)                               5                   0.00       0.38 r
  U291/Y (NAND3X0_RVT)                                    0.07      0.10       0.48 f
  n310 (net)                                    2                   0.00       0.48 f
  U290/Y (INVX0_RVT)                                      0.02      0.09       0.57 r
  n300 (net)                                    1                   0.00       0.57 r
  U384/Y (OA21X1_RVT)                                     0.01      0.04       0.61 r
  N280 (net)                                    1                   0.00       0.61 r
  switch_counter_reg_1_/D (DFFX1_RVT)                     0.01      0.01       0.62 r
  data arrival time                                                            0.62

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  switch_counter_reg_1_/CLK (DFFX1_RVT)                             0.00       8.92 r
  library setup time                                               -0.02       8.90
  data required time                                                           8.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.90
  data arrival time                                                           -0.62
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.28


  Startpoint: delay_counter_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_counter_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_counter_reg_0_/CLK (DFFX1_RVT)                    0.08      0.00       0.10 r
  delay_counter_reg_0_/Q (DFFX1_RVT)                      0.04      0.14       0.24 f
  delay_counter[0] (net)                        4                   0.00       0.24 f
  U311/Y (NAND2X0_RVT)                                    0.02      0.11       0.35 r
  n330 (net)                                    3                   0.00       0.35 r
  U292/Y (INVX0_RVT)                                      0.01      0.04       0.38 f
  n340 (net)                                    1                   0.00       0.38 f
  U387/Y (OA221X1_RVT)                                    0.02      0.11       0.49 f
  N278 (net)                                    1                   0.00       0.49 f
  delay_counter_reg_2_/D (DFFX1_RVT)                      0.02      0.06       0.55 f
  data arrival time                                                            0.55

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_counter_reg_2_/CLK (DFFX1_RVT)                              0.00       8.92 r
  library setup time                                               -0.02       8.90
  data required time                                                           8.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.90
  data arrival time                                                           -0.55
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.36


  Startpoint: delay_counter_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_counter_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_counter_reg_0_/CLK (DFFX1_RVT)                    0.08      0.00       0.10 r
  delay_counter_reg_0_/Q (DFFX1_RVT)                      0.04      0.14       0.24 f
  delay_counter[0] (net)                        4                   0.00       0.24 f
  U313/Y (OR2X1_RVT)                                      0.01      0.13       0.36 f
  n530 (net)                                    1                   0.00       0.36 f
  U310/Y (AND3X2_RVT)                                     0.02      0.09       0.46 f
  N277 (net)                                    1                   0.00       0.46 f
  delay_counter_reg_1_/D (DFFX1_RVT)                      0.02      0.06       0.51 f
  data arrival time                                                            0.51

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_counter_reg_1_/CLK (DFFX1_RVT)                              0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.39


  Startpoint: delay_counter_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_counter_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_counter_reg_0_/CLK (DFFX1_RVT)                    0.08      0.00       0.10 r
  delay_counter_reg_0_/Q (DFFX1_RVT)                      0.04      0.14       0.24 f
  delay_counter[0] (net)                        4                   0.00       0.24 f
  U280/Y (NOR3X0_RVT)                                     0.01      0.14       0.38 r
  out_valid (net)                               5                   0.00       0.38 r
  U317/Y (NOR3X0_RVT)                                     0.01      0.07       0.45 f
  N276 (net)                                    1                   0.00       0.45 f
  delay_counter_reg_0_/D (DFFX1_RVT)                      0.01      0.06       0.51 f
  data arrival time                                                            0.51

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_counter_reg_0_/CLK (DFFX1_RVT)                              0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.40


  Startpoint: delay_counter_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: switch_counter_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_counter_reg_0_/CLK (DFFX1_RVT)                    0.08      0.00       0.10 r
  delay_counter_reg_0_/Q (DFFX1_RVT)                      0.01      0.10       0.20 r
  delay_counter[0] (net)                        4                   0.00       0.20 r
  U280/Y (NOR3X0_RVT)                                     0.04      0.11       0.31 f
  out_valid (net)                               5                   0.00       0.31 f
  U382/Y (AND3X1_RVT)                                     0.02      0.13       0.43 f
  N279 (net)                                    1                   0.00       0.43 f
  switch_counter_reg_0_/D (DFFX1_RVT)                     0.02      0.06       0.49 f
  data arrival time                                                            0.49

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  switch_counter_reg_0_/CLK (DFFX1_RVT)                             0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.49
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.41


  Startpoint: delay_reg_reg_0__r__24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__r__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_0__r__24_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_0__r__24_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_0__r__24_ (net)                     1                   0.00       0.21 f
  U444/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N127 (net)                                    1                   0.00       0.30 f
  delay_reg_reg_1__r__24_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_1__r__24_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_0__r__23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__r__23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_0__r__23_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_0__r__23_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_0__r__23_ (net)                     1                   0.00       0.21 f
  U443/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N126 (net)                                    1                   0.00       0.30 f
  delay_reg_reg_1__r__23_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_1__r__23_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_0__r__19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__r__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_0__r__19_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_0__r__19_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_0__r__19_ (net)                     1                   0.00       0.21 f
  U439/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N122 (net)                                    1                   0.00       0.30 f
  delay_reg_reg_1__r__19_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_1__r__19_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_0__r__18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__r__18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_0__r__18_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_0__r__18_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_0__r__18_ (net)                     1                   0.00       0.21 f
  U438/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N121 (net)                                    1                   0.00       0.30 f
  delay_reg_reg_1__r__18_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_1__r__18_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_2__r__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_3__r__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_2__r__15_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_2__r__15_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_2__r__15_ (net)                     1                   0.00       0.21 f
  U561/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N246 (net)                                    1                   0.00       0.30 f
  delay_reg_reg_3__r__15_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_3__r__15_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_2__r__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_3__r__14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_2__r__14_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_2__r__14_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_2__r__14_ (net)                     1                   0.00       0.21 f
  U560/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N245 (net)                                    1                   0.00       0.30 f
  delay_reg_reg_3__r__14_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_3__r__14_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_2__r__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_3__r__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_2__r__13_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_2__r__13_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_2__r__13_ (net)                     1                   0.00       0.21 f
  U559/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N244 (net)                                    1                   0.00       0.30 f
  delay_reg_reg_3__r__13_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_3__r__13_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_0__r__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__r__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_0__r__12_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_0__r__12_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_0__r__12_ (net)                     1                   0.00       0.21 f
  U432/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N115 (net)                                    1                   0.00       0.30 f
  delay_reg_reg_1__r__12_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_1__r__12_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_2__r__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_3__r__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_2__r__12_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_2__r__12_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_2__r__12_ (net)                     1                   0.00       0.21 f
  U558/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N243 (net)                                    1                   0.00       0.30 f
  delay_reg_reg_3__r__12_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_3__r__12_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_0__r__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__r__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_0__r__7_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  delay_reg_reg_0__r__7_/Q (DFFX1_RVT)                    0.01      0.11       0.21 f
  delay_reg_0__r__7_ (net)                      1                   0.00       0.21 f
  U427/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N110 (net)                                    1                   0.00       0.30 f
  delay_reg_reg_1__r__7_/D (DFFX1_RVT)                    0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_1__r__7_/CLK (DFFX1_RVT)                            0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_0__r__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__r__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_0__r__3_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  delay_reg_reg_0__r__3_/Q (DFFX1_RVT)                    0.01      0.11       0.21 f
  delay_reg_0__r__3_ (net)                      1                   0.00       0.21 f
  U423/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N106 (net)                                    1                   0.00       0.30 f
  delay_reg_reg_1__r__3_/D (DFFX1_RVT)                    0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_1__r__3_/CLK (DFFX1_RVT)                            0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_1__r__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_2__r__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_1__r__0_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  delay_reg_reg_1__r__0_/Q (DFFX1_RVT)                    0.01      0.11       0.21 f
  delay_reg_1__r__0_ (net)                      1                   0.00       0.21 f
  U483/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N167 (net)                                    1                   0.00       0.30 f
  delay_reg_reg_2__r__0_/D (DFFX1_RVT)                    0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_2__r__0_/CLK (DFFX1_RVT)                            0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_2__i__28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_3__i__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_2__i__28_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_2__i__28_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_2__i__28_ (net)                     1                   0.00       0.21 f
  U542/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N227 (net)                                    1                   0.00       0.30 f
  delay_reg_reg_3__i__28_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_3__i__28_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_0__i__27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__i__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_0__i__27_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_0__i__27_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_0__i__27_ (net)                     1                   0.00       0.21 f
  U415/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N98 (net)                                     1                   0.00       0.30 f
  delay_reg_reg_1__i__27_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_1__i__27_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_0__i__25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__i__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_0__i__25_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_0__i__25_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_0__i__25_ (net)                     1                   0.00       0.21 f
  U413/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N96 (net)                                     1                   0.00       0.30 f
  delay_reg_reg_1__i__25_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_1__i__25_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_0__i__24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__i__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_0__i__24_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_0__i__24_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_0__i__24_ (net)                     1                   0.00       0.21 f
  U412/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N95 (net)                                     1                   0.00       0.30 f
  delay_reg_reg_1__i__24_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_1__i__24_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_0__i__20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__i__20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_0__i__20_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_0__i__20_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_0__i__20_ (net)                     1                   0.00       0.21 f
  U408/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N91 (net)                                     1                   0.00       0.30 f
  delay_reg_reg_1__i__20_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_1__i__20_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_1__i__20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_2__i__20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_1__i__20_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_1__i__20_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_1__i__20_ (net)                     1                   0.00       0.21 f
  U471/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N155 (net)                                    1                   0.00       0.30 f
  delay_reg_reg_2__i__20_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_2__i__20_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_0__i__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__i__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_0__i__16_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_0__i__16_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_0__i__16_ (net)                     1                   0.00       0.21 f
  U404/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N87 (net)                                     1                   0.00       0.30 f
  delay_reg_reg_1__i__16_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_1__i__16_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_2__i__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_3__i__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_2__i__13_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_2__i__13_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_2__i__13_ (net)                     1                   0.00       0.21 f
  U527/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N212 (net)                                    1                   0.00       0.30 f
  delay_reg_reg_3__i__13_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_3__i__13_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_1__i__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_2__i__10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_1__i__10_/CLK (DFFX1_RVT)                 0.08      0.00       0.10 r
  delay_reg_reg_1__i__10_/Q (DFFX1_RVT)                   0.01      0.11       0.21 f
  delay_reg_1__i__10_ (net)                     1                   0.00       0.21 f
  U461/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N145 (net)                                    1                   0.00       0.30 f
  delay_reg_reg_2__i__10_/D (DFFX1_RVT)                   0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_2__i__10_/CLK (DFFX1_RVT)                           0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_0__i__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__i__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_0__i__7_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  delay_reg_reg_0__i__7_/Q (DFFX1_RVT)                    0.01      0.11       0.21 f
  delay_reg_0__i__7_ (net)                      1                   0.00       0.21 f
  U395/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N78 (net)                                     1                   0.00       0.30 f
  delay_reg_reg_1__i__7_/D (DFFX1_RVT)                    0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_1__i__7_/CLK (DFFX1_RVT)                            0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_1__i__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_2__i__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_1__i__4_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  delay_reg_reg_1__i__4_/Q (DFFX1_RVT)                    0.01      0.11       0.21 f
  delay_reg_1__i__4_ (net)                      1                   0.00       0.21 f
  U455/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N139 (net)                                    1                   0.00       0.30 f
  delay_reg_reg_2__i__4_/D (DFFX1_RVT)                    0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_2__i__4_/CLK (DFFX1_RVT)                            0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


  Startpoint: delay_reg_reg_0__i__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__i__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  delay_reg_reg_0__i__2_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  delay_reg_reg_0__i__2_/Q (DFFX1_RVT)                    0.01      0.11       0.21 f
  delay_reg_0__i__2_ (net)                      1                   0.00       0.21 f
  U390/Y (AND2X1_RVT)                                     0.02      0.09       0.30 f
  N73 (net)                                     1                   0.00       0.30 f
  delay_reg_reg_1__i__2_/D (DFFX1_RVT)                    0.02      0.06       0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        9.80       9.80
  clock network delay (ideal)                                       0.10       9.90
  clock uncertainty                                                -0.98       8.92
  delay_reg_reg_1__i__2_/CLK (DFFX1_RVT)                            0.00       8.92 r
  library setup time                                               -0.01       8.91
  data required time                                                           8.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           8.91
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.55


1
