
nucleo_l433_rover_arduino_port.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d74  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b04  08009f08  08009f08  00019f08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa0c  0800aa0c  0002020c  2**0
                  CONTENTS
  4 .ARM          00000008  0800aa0c  0800aa0c  0001aa0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa14  0800aa14  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa14  0800aa14  0001aa14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aa18  0800aa18  0001aa18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  0800aa1c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  2000020c  0800ac28  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000048c  0800ac28  0002048c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018398  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034dd  00000000  00000000  000385d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001350  00000000  00000000  0003bab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011f8  00000000  00000000  0003ce08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000279e6  00000000  00000000  0003e000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017467  00000000  00000000  000659e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddd82  00000000  00000000  0007ce4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015abcf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006340  00000000  00000000  0015ac20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000020c 	.word	0x2000020c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009eec 	.word	0x08009eec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000210 	.word	0x20000210
 80001cc:	08009eec 	.word	0x08009eec

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB8   ------> S_TIM16_CH1
*/
void MX_GPIO_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b08a      	sub	sp, #40	; 0x28
 8000eb0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb2:	f107 0314 	add.w	r3, r7, #20
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	601a      	str	r2, [r3, #0]
 8000eba:	605a      	str	r2, [r3, #4]
 8000ebc:	609a      	str	r2, [r3, #8]
 8000ebe:	60da      	str	r2, [r3, #12]
 8000ec0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec2:	4b4e      	ldr	r3, [pc, #312]	; (8000ffc <MX_GPIO_Init+0x150>)
 8000ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ec6:	4a4d      	ldr	r2, [pc, #308]	; (8000ffc <MX_GPIO_Init+0x150>)
 8000ec8:	f043 0304 	orr.w	r3, r3, #4
 8000ecc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ece:	4b4b      	ldr	r3, [pc, #300]	; (8000ffc <MX_GPIO_Init+0x150>)
 8000ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed2:	f003 0304 	and.w	r3, r3, #4
 8000ed6:	613b      	str	r3, [r7, #16]
 8000ed8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000eda:	4b48      	ldr	r3, [pc, #288]	; (8000ffc <MX_GPIO_Init+0x150>)
 8000edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ede:	4a47      	ldr	r2, [pc, #284]	; (8000ffc <MX_GPIO_Init+0x150>)
 8000ee0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ee4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ee6:	4b45      	ldr	r3, [pc, #276]	; (8000ffc <MX_GPIO_Init+0x150>)
 8000ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef2:	4b42      	ldr	r3, [pc, #264]	; (8000ffc <MX_GPIO_Init+0x150>)
 8000ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ef6:	4a41      	ldr	r2, [pc, #260]	; (8000ffc <MX_GPIO_Init+0x150>)
 8000ef8:	f043 0301 	orr.w	r3, r3, #1
 8000efc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000efe:	4b3f      	ldr	r3, [pc, #252]	; (8000ffc <MX_GPIO_Init+0x150>)
 8000f00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f02:	f003 0301 	and.w	r3, r3, #1
 8000f06:	60bb      	str	r3, [r7, #8]
 8000f08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f0a:	4b3c      	ldr	r3, [pc, #240]	; (8000ffc <MX_GPIO_Init+0x150>)
 8000f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f0e:	4a3b      	ldr	r2, [pc, #236]	; (8000ffc <MX_GPIO_Init+0x150>)
 8000f10:	f043 0302 	orr.w	r3, r3, #2
 8000f14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f16:	4b39      	ldr	r3, [pc, #228]	; (8000ffc <MX_GPIO_Init+0x150>)
 8000f18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f1a:	f003 0302 	and.w	r3, r3, #2
 8000f1e:	607b      	str	r3, [r7, #4]
 8000f20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|SPI3_CS_D9_Pin
 8000f22:	2200      	movs	r2, #0
 8000f24:	f248 11b0 	movw	r1, #33200	; 0x81b0
 8000f28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f2c:	f002 f99c 	bl	8003268 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8000f30:	2200      	movs	r2, #0
 8000f32:	2180      	movs	r1, #128	; 0x80
 8000f34:	4832      	ldr	r0, [pc, #200]	; (8001000 <MX_GPIO_Init+0x154>)
 8000f36:	f002 f997 	bl	8003268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CYTRON_DIR_1_Pin|SPI2_CS_D8_Pin, GPIO_PIN_RESET);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2160      	movs	r1, #96	; 0x60
 8000f3e:	4831      	ldr	r0, [pc, #196]	; (8001004 <MX_GPIO_Init+0x158>)
 8000f40:	f002 f992 	bl	8003268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f44:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f4a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000f4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f54:	f107 0314 	add.w	r3, r7, #20
 8000f58:	4619      	mov	r1, r3
 8000f5a:	4829      	ldr	r0, [pc, #164]	; (8001000 <MX_GPIO_Init+0x154>)
 8000f5c:	f002 f80a 	bl	8002f74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PA15 */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|SPI3_CS_D9_Pin
 8000f60:	f248 13b0 	movw	r3, #33200	; 0x81b0
 8000f64:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f66:	2301      	movs	r3, #1
 8000f68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f72:	f107 0314 	add.w	r3, r7, #20
 8000f76:	4619      	mov	r1, r3
 8000f78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f7c:	f001 fffa 	bl	8002f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 8000f80:	2340      	movs	r3, #64	; 0x40
 8000f82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f84:	2300      	movs	r3, #0
 8000f86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 8000f8c:	f107 0314 	add.w	r3, r7, #20
 8000f90:	4619      	mov	r1, r3
 8000f92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f96:	f001 ffed 	bl	8002f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000f9a:	2380      	movs	r3, #128	; 0x80
 8000f9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8000faa:	f107 0314 	add.w	r3, r7, #20
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4813      	ldr	r0, [pc, #76]	; (8001000 <MX_GPIO_Init+0x154>)
 8000fb2:	f001 ffdf 	bl	8002f74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = CYTRON_DIR_1_Pin|SPI2_CS_D8_Pin;
 8000fb6:	2360      	movs	r3, #96	; 0x60
 8000fb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fc6:	f107 0314 	add.w	r3, r7, #20
 8000fca:	4619      	mov	r1, r3
 8000fcc:	480d      	ldr	r0, [pc, #52]	; (8001004 <MX_GPIO_Init+0x158>)
 8000fce:	f001 ffd1 	bl	8002f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000fd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8000fe4:	230e      	movs	r3, #14
 8000fe6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe8:	f107 0314 	add.w	r3, r7, #20
 8000fec:	4619      	mov	r1, r3
 8000fee:	4805      	ldr	r0, [pc, #20]	; (8001004 <MX_GPIO_Init+0x158>)
 8000ff0:	f001 ffc0 	bl	8002f74 <HAL_GPIO_Init>

}
 8000ff4:	bf00      	nop
 8000ff6:	3728      	adds	r7, #40	; 0x28
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	40021000 	.word	0x40021000
 8001000:	48000800 	.word	0x48000800
 8001004:	48000400 	.word	0x48000400

08001008 <_ZN3PinC1Ev>:
    uint16_t pin;
    bool valid;
    TIM_HandleTypeDef* p_tim;
    unsigned int channel;

    Pin() : port(nullptr), pin(0), valid(false), p_tim(nullptr), channel(0) {}
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2200      	movs	r2, #0
 8001014:	601a      	str	r2, [r3, #0]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2200      	movs	r2, #0
 800101a:	809a      	strh	r2, [r3, #4]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2200      	movs	r2, #0
 8001020:	719a      	strb	r2, [r3, #6]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2200      	movs	r2, #0
 8001026:	609a      	str	r2, [r3, #8]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2200      	movs	r2, #0
 800102c:	60da      	str	r2, [r3, #12]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4618      	mov	r0, r3
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <_ZN3PinC1EP12GPIO_TypeDeft>:
    Pin(GPIO_TypeDef* p, uint16_t pn) : port(p), pin(pn), valid(true), p_tim(nullptr), channel(0) {} // no timer
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	60f8      	str	r0, [r7, #12]
 8001044:	60b9      	str	r1, [r7, #8]
 8001046:	4613      	mov	r3, r2
 8001048:	80fb      	strh	r3, [r7, #6]
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	68ba      	ldr	r2, [r7, #8]
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	88fa      	ldrh	r2, [r7, #6]
 8001054:	809a      	strh	r2, [r3, #4]
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	2201      	movs	r2, #1
 800105a:	719a      	strb	r2, [r3, #6]
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	2200      	movs	r2, #0
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	2200      	movs	r2, #0
 8001066:	60da      	str	r2, [r3, #12]
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	4618      	mov	r0, r3
 800106c:	3714      	adds	r7, #20
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr

08001076 <_ZN3PinC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefj>:
    Pin(GPIO_TypeDef* p, uint16_t pn, TIM_HandleTypeDef* t, unsigned int c) : port(p), pin(pn), valid(true), p_tim(t), channel(c) {}
 8001076:	b480      	push	{r7}
 8001078:	b085      	sub	sp, #20
 800107a:	af00      	add	r7, sp, #0
 800107c:	60f8      	str	r0, [r7, #12]
 800107e:	60b9      	str	r1, [r7, #8]
 8001080:	603b      	str	r3, [r7, #0]
 8001082:	4613      	mov	r3, r2
 8001084:	80fb      	strh	r3, [r7, #6]
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	68ba      	ldr	r2, [r7, #8]
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	88fa      	ldrh	r2, [r7, #6]
 8001090:	809a      	strh	r2, [r3, #4]
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	2201      	movs	r2, #1
 8001096:	719a      	strb	r2, [r3, #6]
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	683a      	ldr	r2, [r7, #0]
 800109c:	609a      	str	r2, [r3, #8]
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	69ba      	ldr	r2, [r7, #24]
 80010a2:	60da      	str	r2, [r3, #12]
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	4618      	mov	r0, r3
 80010a8:	3714      	adds	r7, #20
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
	...

080010b4 <_Z5printPKc>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void print(const char* s){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
//	#ifdef PRINT
	HAL_StatusTypeDef code = HAL_UART_Transmit(&huart2, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f7ff f887 	bl	80001d0 <strlen>
 80010c2:	4603      	mov	r3, r0
 80010c4:	b29a      	uxth	r2, r3
 80010c6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ca:	6879      	ldr	r1, [r7, #4]
 80010cc:	4804      	ldr	r0, [pc, #16]	; (80010e0 <_Z5printPKc+0x2c>)
 80010ce:	f004 ff65 	bl	8005f9c <HAL_UART_Transmit>
 80010d2:	4603      	mov	r3, r0
 80010d4:	73fb      	strb	r3, [r7, #15]
//	#endif
}
 80010d6:	bf00      	nop
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	200003f0 	.word	0x200003f0

080010e4 <printf>:
int printf(const char* s, ...){
 80010e4:	b40f      	push	{r0, r1, r2, r3}
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b0c2      	sub	sp, #264	; 0x108
 80010ea:	af00      	add	r7, sp, #0
	char buffer[256];
//	#ifdef PRINT
	va_list args;
	va_start(args, s);
 80010ec:	f507 728a 	add.w	r2, r7, #276	; 0x114
 80010f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80010f4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80010f8:	601a      	str	r2, [r3, #0]
	vsprintf(buffer, s, args);
 80010fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80010fe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001102:	f107 0008 	add.w	r0, r7, #8
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 800110c:	f006 fd90 	bl	8007c30 <vsiprintf>
	perror(buffer);
 8001110:	f107 0308 	add.w	r3, r7, #8
 8001114:	4618      	mov	r0, r3
 8001116:	f006 fb31 	bl	800777c <perror>
	print(buffer);
 800111a:	f107 0308 	add.w	r3, r7, #8
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff ffc8 	bl	80010b4 <_Z5printPKc>
	va_end(args);
//	#endif
	return strlen(buffer);
 8001124:	f107 0308 	add.w	r3, r7, #8
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff f851 	bl	80001d0 <strlen>
 800112e:	4603      	mov	r3, r0
}
 8001130:	4618      	mov	r0, r3
 8001132:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001136:	46bd      	mov	sp, r7
 8001138:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800113c:	b004      	add	sp, #16
 800113e:	4770      	bx	lr

08001140 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001140:	b5b0      	push	{r4, r5, r7, lr}
 8001142:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001146:	af10      	add	r7, sp, #64	; 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001148:	f001 fd8e 	bl	8002c68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800114c:	f000 f916 	bl	800137c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001150:	f7ff feac 	bl	8000eac <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001154:	f000 fdd6 	bl	8001d04 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001158:	f000 f976 	bl	8001448 <MX_SPI1_Init>
  MX_SPI2_Init();
 800115c:	f000 f9b2 	bl	80014c4 <MX_SPI2_Init>
  MX_SPI3_Init();
 8001160:	f000 f9ee 	bl	8001540 <MX_SPI3_Init>
  MX_TIM1_Init();
 8001164:	f000 fbfa 	bl	800195c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001168:	f000 fca4 	bl	8001ab4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  uint16_t encoderData_1 = 99;
 800116c:	2363      	movs	r3, #99	; 0x63
 800116e:	f8a7 31be 	strh.w	r3, [r7, #446]	; 0x1be
  uint16_t encoderData_2 = 99;
 8001172:	2363      	movs	r3, #99	; 0x63
 8001174:	f8a7 31bc 	strh.w	r3, [r7, #444]	; 0x1bc
  uint16_t encoderData_3 = 99;
 8001178:	2363      	movs	r3, #99	; 0x63
 800117a:	f8a7 31ba 	strh.w	r3, [r7, #442]	; 0x1ba
  uint16_t encoder_max = 0;
 800117e:	2300      	movs	r3, #0
 8001180:	f8a7 31b8 	strh.w	r3, [r7, #440]	; 0x1b8
  uint16_t encoder_min = 4100;
 8001184:	f241 0304 	movw	r3, #4100	; 0x1004
 8001188:	f8a7 31b6 	strh.w	r3, [r7, #438]	; 0x1b6
  HAL_TIM_Base_Start(&htim1);
 800118c:	486e      	ldr	r0, [pc, #440]	; (8001348 <main+0x208>)
 800118e:	f003 fecd 	bl	8004f2c <HAL_TIM_Base_Start>




  /*---AMT22 setup---*/
  resetAMT22(&hspi1, GPIOC, GPIO_PIN_7, &htim1);
 8001192:	4b6d      	ldr	r3, [pc, #436]	; (8001348 <main+0x208>)
 8001194:	2280      	movs	r2, #128	; 0x80
 8001196:	496d      	ldr	r1, [pc, #436]	; (800134c <main+0x20c>)
 8001198:	486d      	ldr	r0, [pc, #436]	; (8001350 <main+0x210>)
 800119a:	f005 fc6a 	bl	8006a72 <resetAMT22>

  /*---ESC setup---*/
  int32_t  CH2_ESC = 1500-1;
 800119e:	f240 53db 	movw	r3, #1499	; 0x5db
 80011a2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80011a6:	2104      	movs	r1, #4
 80011a8:	4867      	ldr	r0, [pc, #412]	; (8001348 <main+0x208>)
 80011aa:	f003 ff6d 	bl	8005088 <HAL_TIM_PWM_Start>
  HAL_Delay(500);
 80011ae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011b2:	f001 fdd5 	bl	8002d60 <HAL_Delay>
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 1500-1);
 80011b6:	4b64      	ldr	r3, [pc, #400]	; (8001348 <main+0x208>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f240 52db 	movw	r2, #1499	; 0x5db
 80011be:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_Delay(500);
 80011c0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011c4:	f001 fdcc 	bl	8002d60 <HAL_Delay>
//  HAL_Delay(500);



    /*---CYTRON setup---*/
    Pin CYTRON_DIR_1(CYTRON_DIR_1_GPIO_Port, CYTRON_DIR_1_Pin);
 80011c8:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 80011cc:	2220      	movs	r2, #32
 80011ce:	4961      	ldr	r1, [pc, #388]	; (8001354 <main+0x214>)
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff ff33 	bl	800103c <_ZN3PinC1EP12GPIO_TypeDeft>
    Pin CYTRON_PWM_1(CYTRON_PWM_1_GPIO_Port, CYTRON_PWM_1_Pin, &htim2, TIM_CHANNEL_2);
 80011d6:	f507 70b4 	add.w	r0, r7, #360	; 0x168
 80011da:	2304      	movs	r3, #4
 80011dc:	9300      	str	r3, [sp, #0]
 80011de:	4b5e      	ldr	r3, [pc, #376]	; (8001358 <main+0x218>)
 80011e0:	2208      	movs	r2, #8
 80011e2:	495c      	ldr	r1, [pc, #368]	; (8001354 <main+0x214>)
 80011e4:	f7ff ff47 	bl	8001076 <_ZN3PinC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefj>
    Pin AMT22_1(GPIOC, GPIO_PIN_7);
 80011e8:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80011ec:	2280      	movs	r2, #128	; 0x80
 80011ee:	4957      	ldr	r1, [pc, #348]	; (800134c <main+0x20c>)
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff ff23 	bl	800103c <_ZN3PinC1EP12GPIO_TypeDeft>

    int32_t  CH2_DC = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80011fc:	2104      	movs	r1, #4
 80011fe:	4856      	ldr	r0, [pc, #344]	; (8001358 <main+0x218>)
 8001200:	f003 ff42 	bl	8005088 <HAL_TIM_PWM_Start>
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8001204:	4b54      	ldr	r3, [pc, #336]	; (8001358 <main+0x218>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	2200      	movs	r2, #0
 800120a:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_Delay(10);
 800120c:	200a      	movs	r0, #10
 800120e:	f001 fda7 	bl	8002d60 <HAL_Delay>
    RoverArmMotor Wrist_Roll(&hspi1, CYTRON_PWM_1, CYTRON_DIR_1, AMT22_1, CYTRON, 0, 359.0f);
 8001212:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff fef6 	bl	8001008 <_ZN3PinC1Ev>
 800121c:	463d      	mov	r5, r7
 800121e:	ac0b      	add	r4, sp, #44	; 0x2c
 8001220:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001224:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001226:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800122a:	2300      	movs	r3, #0
 800122c:	930a      	str	r3, [sp, #40]	; 0x28
 800122e:	ac06      	add	r4, sp, #24
 8001230:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001234:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001236:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800123a:	ac02      	add	r4, sp, #8
 800123c:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8001240:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001242:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001246:	466a      	mov	r2, sp
 8001248:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 800124c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001250:	e882 0003 	stmia.w	r2, {r0, r1}
 8001254:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8001258:	cb0c      	ldmia	r3, {r2, r3}
 800125a:	ed9f 1b35 	vldr	d1, [pc, #212]	; 8001330 <main+0x1f0>
 800125e:	ed9f 0b36 	vldr	d0, [pc, #216]	; 8001338 <main+0x1f8>
 8001262:	493b      	ldr	r1, [pc, #236]	; (8001350 <main+0x210>)
 8001264:	4628      	mov	r0, r5
 8001266:	f000 fe18 	bl	8001e9a <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>
    Wrist_Roll.begin(aggKp, aggKi, aggKd, regKp, regKi, regKd);
 800126a:	4b3c      	ldr	r3, [pc, #240]	; (800135c <main+0x21c>)
 800126c:	ed93 7b00 	vldr	d7, [r3]
 8001270:	4b3b      	ldr	r3, [pc, #236]	; (8001360 <main+0x220>)
 8001272:	ed93 6b00 	vldr	d6, [r3]
 8001276:	4b3b      	ldr	r3, [pc, #236]	; (8001364 <main+0x224>)
 8001278:	ed93 2b00 	vldr	d2, [r3]
 800127c:	4b3a      	ldr	r3, [pc, #232]	; (8001368 <main+0x228>)
 800127e:	ed93 3b00 	vldr	d3, [r3]
 8001282:	4b3a      	ldr	r3, [pc, #232]	; (800136c <main+0x22c>)
 8001284:	ed93 4b00 	vldr	d4, [r3]
 8001288:	4b39      	ldr	r3, [pc, #228]	; (8001370 <main+0x230>)
 800128a:	ed93 5b00 	vldr	d5, [r3]
 800128e:	463b      	mov	r3, r7
 8001290:	eeb0 1a46 	vmov.f32	s2, s12
 8001294:	eef0 1a66 	vmov.f32	s3, s13
 8001298:	eeb0 0a47 	vmov.f32	s0, s14
 800129c:	eef0 0a67 	vmov.f32	s1, s15
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 fe91 	bl	8001fc8 <_ZN13RoverArmMotor5beginEdddddd>
    double current_angle = 0;
 80012a6:	f04f 0200 	mov.w	r2, #0
 80012aa:	f04f 0300 	mov.w	r3, #0
 80012ae:	e9c7 2368 	strd	r2, r3, [r7, #416]	; 0x1a0
    double setpoint = 0;
 80012b2:	f04f 0200 	mov.w	r2, #0
 80012b6:	f04f 0300 	mov.w	r3, #0
 80012ba:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
    // __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 70);
    current_angle = Wrist_Roll.get_current_angle();
 80012be:	463b      	mov	r3, r7
 80012c0:	4618      	mov	r0, r3
 80012c2:	f001 f8fb 	bl	80024bc <_ZN13RoverArmMotor17get_current_angleEv>
 80012c6:	ed87 0b68 	vstr	d0, [r7, #416]	; 0x1a0
    printf("current angle is %f\r\n, current_angle");
 80012ca:	482a      	ldr	r0, [pc, #168]	; (8001374 <main+0x234>)
 80012cc:	f7ff ff0a 	bl	80010e4 <printf>
    Wrist_Roll.newSetpoint(current_angle + 150);
 80012d0:	a31b      	add	r3, pc, #108	; (adr r3, 8001340 <main+0x200>)
 80012d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d6:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 80012da:	f7fe ffd7 	bl	800028c <__adddf3>
 80012de:	4602      	mov	r2, r0
 80012e0:	460b      	mov	r3, r1
 80012e2:	ec43 2b17 	vmov	d7, r2, r3
 80012e6:	463b      	mov	r3, r7
 80012e8:	eeb0 0a47 	vmov.f32	s0, s14
 80012ec:	eef0 0a67 	vmov.f32	s1, s15
 80012f0:	4618      	mov	r0, r3
 80012f2:	f001 f89a 	bl	800242a <_ZN13RoverArmMotor11newSetpointEd>
    // HAL_Delay(1000);
    // current_angle = Wrist_Roll.get_current_angle();
    // printf("current angle is %f\r\n, current_angle");
    // HAL_Delay(50);
    // Wrist_Roll.newSetpoint(current_angle + 10);
    current_angle = Wrist_Roll.get_current_angle();
 80012f6:	463b      	mov	r3, r7
 80012f8:	4618      	mov	r0, r3
 80012fa:	f001 f8df 	bl	80024bc <_ZN13RoverArmMotor17get_current_angleEv>
 80012fe:	ed87 0b68 	vstr	d0, [r7, #416]	; 0x1a0
    setpoint = Wrist_Roll.getSetpoint();
 8001302:	463b      	mov	r3, r7
 8001304:	4618      	mov	r0, r3
 8001306:	f001 f879 	bl	80023fc <_ZN13RoverArmMotor11getSetpointEv>
 800130a:	ed87 0b66 	vstr	d0, [r7, #408]	; 0x198
    printf("current angle: %f, setpoint: %f\r\n", current_angle, setpoint);
 800130e:	e9d7 2366 	ldrd	r2, r3, [r7, #408]	; 0x198
 8001312:	e9cd 2300 	strd	r2, r3, [sp]
 8001316:	e9d7 2368 	ldrd	r2, r3, [r7, #416]	; 0x1a0
 800131a:	4817      	ldr	r0, [pc, #92]	; (8001378 <main+0x238>)
 800131c:	f7ff fee2 	bl	80010e4 <printf>
    Wrist_Roll.tick();
 8001320:	463b      	mov	r3, r7
 8001322:	4618      	mov	r0, r3
 8001324:	f000 ff08 	bl	8002138 <_ZN13RoverArmMotor4tickEv>
    HAL_Delay(1); // safety delay
 8001328:	2001      	movs	r0, #1
 800132a:	f001 fd19 	bl	8002d60 <HAL_Delay>
    current_angle = Wrist_Roll.get_current_angle();
 800132e:	e7e2      	b.n	80012f6 <main+0x1b6>
 8001330:	00000000 	.word	0x00000000
 8001334:	40767000 	.word	0x40767000
	...
 8001344:	4062c000 	.word	0x4062c000
 8001348:	20000358 	.word	0x20000358
 800134c:	48000800 	.word	0x48000800
 8001350:	20000228 	.word	0x20000228
 8001354:	48000400 	.word	0x48000400
 8001358:	200003a4 	.word	0x200003a4
 800135c:	20000000 	.word	0x20000000
 8001360:	20000008 	.word	0x20000008
 8001364:	20000010 	.word	0x20000010
 8001368:	20000018 	.word	0x20000018
 800136c:	20000020 	.word	0x20000020
 8001370:	20000028 	.word	0x20000028
 8001374:	08009f08 	.word	0x08009f08
 8001378:	08009f30 	.word	0x08009f30

0800137c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b096      	sub	sp, #88	; 0x58
 8001380:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001382:	f107 0314 	add.w	r3, r7, #20
 8001386:	2244      	movs	r2, #68	; 0x44
 8001388:	2100      	movs	r1, #0
 800138a:	4618      	mov	r0, r3
 800138c:	f005 fc0a 	bl	8006ba4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001390:	463b      	mov	r3, r7
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	609a      	str	r2, [r3, #8]
 800139a:	60da      	str	r2, [r3, #12]
 800139c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800139e:	f44f 7000 	mov.w	r0, #512	; 0x200
 80013a2:	f001 ff87 	bl	80032b4 <HAL_PWREx_ControlVoltageScaling>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	bf14      	ite	ne
 80013ac:	2301      	movne	r3, #1
 80013ae:	2300      	moveq	r3, #0
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 80013b6:	f000 f841 	bl	800143c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013ba:	2302      	movs	r3, #2
 80013bc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013c4:	2310      	movs	r3, #16
 80013c6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013c8:	2302      	movs	r3, #2
 80013ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013cc:	2302      	movs	r3, #2
 80013ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013d0:	2301      	movs	r3, #1
 80013d2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80013d4:	230a      	movs	r3, #10
 80013d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013d8:	2307      	movs	r3, #7
 80013da:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013dc:	2302      	movs	r3, #2
 80013de:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013e0:	2302      	movs	r3, #2
 80013e2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013e4:	f107 0314 	add.w	r3, r7, #20
 80013e8:	4618      	mov	r0, r3
 80013ea:	f001 ffb9 	bl	8003360 <HAL_RCC_OscConfig>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	bf14      	ite	ne
 80013f4:	2301      	movne	r3, #1
 80013f6:	2300      	moveq	r3, #0
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <_Z18SystemClock_Configv+0x86>
  {
    Error_Handler();
 80013fe:	f000 f81d 	bl	800143c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001402:	230f      	movs	r3, #15
 8001404:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001406:	2303      	movs	r3, #3
 8001408:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800140a:	2300      	movs	r3, #0
 800140c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800140e:	2300      	movs	r3, #0
 8001410:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001412:	2300      	movs	r3, #0
 8001414:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001416:	463b      	mov	r3, r7
 8001418:	2104      	movs	r1, #4
 800141a:	4618      	mov	r0, r3
 800141c:	f002 fbb4 	bl	8003b88 <HAL_RCC_ClockConfig>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	bf14      	ite	ne
 8001426:	2301      	movne	r3, #1
 8001428:	2300      	moveq	r3, #0
 800142a:	b2db      	uxtb	r3, r3
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <_Z18SystemClock_Configv+0xb8>
  {
    Error_Handler();
 8001430:	f000 f804 	bl	800143c <Error_Handler>
  }
}
 8001434:	bf00      	nop
 8001436:	3758      	adds	r7, #88	; 0x58
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}

0800143c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001440:	b672      	cpsid	i
}
 8001442:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001444:	e7fe      	b.n	8001444 <Error_Handler+0x8>
	...

08001448 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800144c:	4b1b      	ldr	r3, [pc, #108]	; (80014bc <MX_SPI1_Init+0x74>)
 800144e:	4a1c      	ldr	r2, [pc, #112]	; (80014c0 <MX_SPI1_Init+0x78>)
 8001450:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001452:	4b1a      	ldr	r3, [pc, #104]	; (80014bc <MX_SPI1_Init+0x74>)
 8001454:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001458:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800145a:	4b18      	ldr	r3, [pc, #96]	; (80014bc <MX_SPI1_Init+0x74>)
 800145c:	2200      	movs	r2, #0
 800145e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001460:	4b16      	ldr	r3, [pc, #88]	; (80014bc <MX_SPI1_Init+0x74>)
 8001462:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001466:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001468:	4b14      	ldr	r3, [pc, #80]	; (80014bc <MX_SPI1_Init+0x74>)
 800146a:	2200      	movs	r2, #0
 800146c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800146e:	4b13      	ldr	r3, [pc, #76]	; (80014bc <MX_SPI1_Init+0x74>)
 8001470:	2200      	movs	r2, #0
 8001472:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001474:	4b11      	ldr	r3, [pc, #68]	; (80014bc <MX_SPI1_Init+0x74>)
 8001476:	f44f 7200 	mov.w	r2, #512	; 0x200
 800147a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800147c:	4b0f      	ldr	r3, [pc, #60]	; (80014bc <MX_SPI1_Init+0x74>)
 800147e:	2220      	movs	r2, #32
 8001480:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001482:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <MX_SPI1_Init+0x74>)
 8001484:	2200      	movs	r2, #0
 8001486:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001488:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <MX_SPI1_Init+0x74>)
 800148a:	2200      	movs	r2, #0
 800148c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800148e:	4b0b      	ldr	r3, [pc, #44]	; (80014bc <MX_SPI1_Init+0x74>)
 8001490:	2200      	movs	r2, #0
 8001492:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001494:	4b09      	ldr	r3, [pc, #36]	; (80014bc <MX_SPI1_Init+0x74>)
 8001496:	2207      	movs	r2, #7
 8001498:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800149a:	4b08      	ldr	r3, [pc, #32]	; (80014bc <MX_SPI1_Init+0x74>)
 800149c:	2200      	movs	r2, #0
 800149e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80014a0:	4b06      	ldr	r3, [pc, #24]	; (80014bc <MX_SPI1_Init+0x74>)
 80014a2:	2208      	movs	r2, #8
 80014a4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014a6:	4805      	ldr	r0, [pc, #20]	; (80014bc <MX_SPI1_Init+0x74>)
 80014a8:	f003 f8ce 	bl	8004648 <HAL_SPI_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80014b2:	f7ff ffc3 	bl	800143c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20000228 	.word	0x20000228
 80014c0:	40013000 	.word	0x40013000

080014c4 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80014c8:	4b1b      	ldr	r3, [pc, #108]	; (8001538 <MX_SPI2_Init+0x74>)
 80014ca:	4a1c      	ldr	r2, [pc, #112]	; (800153c <MX_SPI2_Init+0x78>)
 80014cc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80014ce:	4b1a      	ldr	r3, [pc, #104]	; (8001538 <MX_SPI2_Init+0x74>)
 80014d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014d4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80014d6:	4b18      	ldr	r3, [pc, #96]	; (8001538 <MX_SPI2_Init+0x74>)
 80014d8:	2200      	movs	r2, #0
 80014da:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80014dc:	4b16      	ldr	r3, [pc, #88]	; (8001538 <MX_SPI2_Init+0x74>)
 80014de:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80014e2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014e4:	4b14      	ldr	r3, [pc, #80]	; (8001538 <MX_SPI2_Init+0x74>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014ea:	4b13      	ldr	r3, [pc, #76]	; (8001538 <MX_SPI2_Init+0x74>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80014f0:	4b11      	ldr	r3, [pc, #68]	; (8001538 <MX_SPI2_Init+0x74>)
 80014f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014f6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80014f8:	4b0f      	ldr	r3, [pc, #60]	; (8001538 <MX_SPI2_Init+0x74>)
 80014fa:	2220      	movs	r2, #32
 80014fc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014fe:	4b0e      	ldr	r3, [pc, #56]	; (8001538 <MX_SPI2_Init+0x74>)
 8001500:	2200      	movs	r2, #0
 8001502:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001504:	4b0c      	ldr	r3, [pc, #48]	; (8001538 <MX_SPI2_Init+0x74>)
 8001506:	2200      	movs	r2, #0
 8001508:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800150a:	4b0b      	ldr	r3, [pc, #44]	; (8001538 <MX_SPI2_Init+0x74>)
 800150c:	2200      	movs	r2, #0
 800150e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001510:	4b09      	ldr	r3, [pc, #36]	; (8001538 <MX_SPI2_Init+0x74>)
 8001512:	2207      	movs	r2, #7
 8001514:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001516:	4b08      	ldr	r3, [pc, #32]	; (8001538 <MX_SPI2_Init+0x74>)
 8001518:	2200      	movs	r2, #0
 800151a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800151c:	4b06      	ldr	r3, [pc, #24]	; (8001538 <MX_SPI2_Init+0x74>)
 800151e:	2208      	movs	r2, #8
 8001520:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001522:	4805      	ldr	r0, [pc, #20]	; (8001538 <MX_SPI2_Init+0x74>)
 8001524:	f003 f890 	bl	8004648 <HAL_SPI_Init>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800152e:	f7ff ff85 	bl	800143c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	2000028c 	.word	0x2000028c
 800153c:	40003800 	.word	0x40003800

08001540 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001544:	4b1b      	ldr	r3, [pc, #108]	; (80015b4 <MX_SPI3_Init+0x74>)
 8001546:	4a1c      	ldr	r2, [pc, #112]	; (80015b8 <MX_SPI3_Init+0x78>)
 8001548:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800154a:	4b1a      	ldr	r3, [pc, #104]	; (80015b4 <MX_SPI3_Init+0x74>)
 800154c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001550:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001552:	4b18      	ldr	r3, [pc, #96]	; (80015b4 <MX_SPI3_Init+0x74>)
 8001554:	2200      	movs	r2, #0
 8001556:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001558:	4b16      	ldr	r3, [pc, #88]	; (80015b4 <MX_SPI3_Init+0x74>)
 800155a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800155e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001560:	4b14      	ldr	r3, [pc, #80]	; (80015b4 <MX_SPI3_Init+0x74>)
 8001562:	2200      	movs	r2, #0
 8001564:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001566:	4b13      	ldr	r3, [pc, #76]	; (80015b4 <MX_SPI3_Init+0x74>)
 8001568:	2200      	movs	r2, #0
 800156a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800156c:	4b11      	ldr	r3, [pc, #68]	; (80015b4 <MX_SPI3_Init+0x74>)
 800156e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001572:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001574:	4b0f      	ldr	r3, [pc, #60]	; (80015b4 <MX_SPI3_Init+0x74>)
 8001576:	2220      	movs	r2, #32
 8001578:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800157a:	4b0e      	ldr	r3, [pc, #56]	; (80015b4 <MX_SPI3_Init+0x74>)
 800157c:	2200      	movs	r2, #0
 800157e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001580:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <MX_SPI3_Init+0x74>)
 8001582:	2200      	movs	r2, #0
 8001584:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001586:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <MX_SPI3_Init+0x74>)
 8001588:	2200      	movs	r2, #0
 800158a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800158c:	4b09      	ldr	r3, [pc, #36]	; (80015b4 <MX_SPI3_Init+0x74>)
 800158e:	2207      	movs	r2, #7
 8001590:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001592:	4b08      	ldr	r3, [pc, #32]	; (80015b4 <MX_SPI3_Init+0x74>)
 8001594:	2200      	movs	r2, #0
 8001596:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001598:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <MX_SPI3_Init+0x74>)
 800159a:	2208      	movs	r2, #8
 800159c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800159e:	4805      	ldr	r0, [pc, #20]	; (80015b4 <MX_SPI3_Init+0x74>)
 80015a0:	f003 f852 	bl	8004648 <HAL_SPI_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80015aa:	f7ff ff47 	bl	800143c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	200002f0 	.word	0x200002f0
 80015b8:	40003c00 	.word	0x40003c00

080015bc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b08e      	sub	sp, #56	; 0x38
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]
 80015d2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a47      	ldr	r2, [pc, #284]	; (80016f8 <HAL_SPI_MspInit+0x13c>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d12a      	bne.n	8001634 <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015de:	4b47      	ldr	r3, [pc, #284]	; (80016fc <HAL_SPI_MspInit+0x140>)
 80015e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015e2:	4a46      	ldr	r2, [pc, #280]	; (80016fc <HAL_SPI_MspInit+0x140>)
 80015e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015e8:	6613      	str	r3, [r2, #96]	; 0x60
 80015ea:	4b44      	ldr	r3, [pc, #272]	; (80016fc <HAL_SPI_MspInit+0x140>)
 80015ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015f2:	623b      	str	r3, [r7, #32]
 80015f4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f6:	4b41      	ldr	r3, [pc, #260]	; (80016fc <HAL_SPI_MspInit+0x140>)
 80015f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015fa:	4a40      	ldr	r2, [pc, #256]	; (80016fc <HAL_SPI_MspInit+0x140>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001602:	4b3e      	ldr	r3, [pc, #248]	; (80016fc <HAL_SPI_MspInit+0x140>)
 8001604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	61fb      	str	r3, [r7, #28]
 800160c:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 800160e:	f641 0302 	movw	r3, #6146	; 0x1802
 8001612:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001614:	2302      	movs	r3, #2
 8001616:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001618:	2300      	movs	r3, #0
 800161a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161c:	2303      	movs	r3, #3
 800161e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001620:	2305      	movs	r3, #5
 8001622:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001624:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001628:	4619      	mov	r1, r3
 800162a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800162e:	f001 fca1 	bl	8002f74 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001632:	e05c      	b.n	80016ee <HAL_SPI_MspInit+0x132>
  else if(spiHandle->Instance==SPI2)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a31      	ldr	r2, [pc, #196]	; (8001700 <HAL_SPI_MspInit+0x144>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d129      	bne.n	8001692 <HAL_SPI_MspInit+0xd6>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800163e:	4b2f      	ldr	r3, [pc, #188]	; (80016fc <HAL_SPI_MspInit+0x140>)
 8001640:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001642:	4a2e      	ldr	r2, [pc, #184]	; (80016fc <HAL_SPI_MspInit+0x140>)
 8001644:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001648:	6593      	str	r3, [r2, #88]	; 0x58
 800164a:	4b2c      	ldr	r3, [pc, #176]	; (80016fc <HAL_SPI_MspInit+0x140>)
 800164c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800164e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001652:	61bb      	str	r3, [r7, #24]
 8001654:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001656:	4b29      	ldr	r3, [pc, #164]	; (80016fc <HAL_SPI_MspInit+0x140>)
 8001658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800165a:	4a28      	ldr	r2, [pc, #160]	; (80016fc <HAL_SPI_MspInit+0x140>)
 800165c:	f043 0302 	orr.w	r3, r3, #2
 8001660:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001662:	4b26      	ldr	r3, [pc, #152]	; (80016fc <HAL_SPI_MspInit+0x140>)
 8001664:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001666:	f003 0302 	and.w	r3, r3, #2
 800166a:	617b      	str	r3, [r7, #20]
 800166c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800166e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001672:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001674:	2302      	movs	r3, #2
 8001676:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001678:	2300      	movs	r3, #0
 800167a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800167c:	2303      	movs	r3, #3
 800167e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001680:	2305      	movs	r3, #5
 8001682:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001684:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001688:	4619      	mov	r1, r3
 800168a:	481e      	ldr	r0, [pc, #120]	; (8001704 <HAL_SPI_MspInit+0x148>)
 800168c:	f001 fc72 	bl	8002f74 <HAL_GPIO_Init>
}
 8001690:	e02d      	b.n	80016ee <HAL_SPI_MspInit+0x132>
  else if(spiHandle->Instance==SPI3)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a1c      	ldr	r2, [pc, #112]	; (8001708 <HAL_SPI_MspInit+0x14c>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d128      	bne.n	80016ee <HAL_SPI_MspInit+0x132>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800169c:	4b17      	ldr	r3, [pc, #92]	; (80016fc <HAL_SPI_MspInit+0x140>)
 800169e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016a0:	4a16      	ldr	r2, [pc, #88]	; (80016fc <HAL_SPI_MspInit+0x140>)
 80016a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016a6:	6593      	str	r3, [r2, #88]	; 0x58
 80016a8:	4b14      	ldr	r3, [pc, #80]	; (80016fc <HAL_SPI_MspInit+0x140>)
 80016aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016b0:	613b      	str	r3, [r7, #16]
 80016b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016b4:	4b11      	ldr	r3, [pc, #68]	; (80016fc <HAL_SPI_MspInit+0x140>)
 80016b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b8:	4a10      	ldr	r2, [pc, #64]	; (80016fc <HAL_SPI_MspInit+0x140>)
 80016ba:	f043 0304 	orr.w	r3, r3, #4
 80016be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016c0:	4b0e      	ldr	r3, [pc, #56]	; (80016fc <HAL_SPI_MspInit+0x140>)
 80016c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c4:	f003 0304 	and.w	r3, r3, #4
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80016cc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d2:	2302      	movs	r3, #2
 80016d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	2300      	movs	r3, #0
 80016d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016da:	2303      	movs	r3, #3
 80016dc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80016de:	2306      	movs	r3, #6
 80016e0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016e6:	4619      	mov	r1, r3
 80016e8:	4808      	ldr	r0, [pc, #32]	; (800170c <HAL_SPI_MspInit+0x150>)
 80016ea:	f001 fc43 	bl	8002f74 <HAL_GPIO_Init>
}
 80016ee:	bf00      	nop
 80016f0:	3738      	adds	r7, #56	; 0x38
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40013000 	.word	0x40013000
 80016fc:	40021000 	.word	0x40021000
 8001700:	40003800 	.word	0x40003800
 8001704:	48000400 	.word	0x48000400
 8001708:	40003c00 	.word	0x40003c00
 800170c:	48000800 	.word	0x48000800

08001710 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001716:	4b0f      	ldr	r3, [pc, #60]	; (8001754 <HAL_MspInit+0x44>)
 8001718:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800171a:	4a0e      	ldr	r2, [pc, #56]	; (8001754 <HAL_MspInit+0x44>)
 800171c:	f043 0301 	orr.w	r3, r3, #1
 8001720:	6613      	str	r3, [r2, #96]	; 0x60
 8001722:	4b0c      	ldr	r3, [pc, #48]	; (8001754 <HAL_MspInit+0x44>)
 8001724:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	607b      	str	r3, [r7, #4]
 800172c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800172e:	4b09      	ldr	r3, [pc, #36]	; (8001754 <HAL_MspInit+0x44>)
 8001730:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001732:	4a08      	ldr	r2, [pc, #32]	; (8001754 <HAL_MspInit+0x44>)
 8001734:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001738:	6593      	str	r3, [r2, #88]	; 0x58
 800173a:	4b06      	ldr	r3, [pc, #24]	; (8001754 <HAL_MspInit+0x44>)
 800173c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800173e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001742:	603b      	str	r3, [r7, #0]
 8001744:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001746:	bf00      	nop
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	40021000 	.word	0x40021000

08001758 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800175c:	e7fe      	b.n	800175c <NMI_Handler+0x4>

0800175e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800175e:	b480      	push	{r7}
 8001760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001762:	e7fe      	b.n	8001762 <HardFault_Handler+0x4>

08001764 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001768:	e7fe      	b.n	8001768 <MemManage_Handler+0x4>

0800176a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800176a:	b480      	push	{r7}
 800176c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800176e:	e7fe      	b.n	800176e <BusFault_Handler+0x4>

08001770 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001774:	e7fe      	b.n	8001774 <UsageFault_Handler+0x4>

08001776 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001776:	b480      	push	{r7}
 8001778:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr

08001784 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001788:	bf00      	nop
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr

08001792 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001792:	b480      	push	{r7}
 8001794:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017a4:	f001 fabc 	bl	8002d20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017a8:	bf00      	nop
 80017aa:	bd80      	pop	{r7, pc}

080017ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  return 1;
 80017b0:	2301      	movs	r3, #1
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <_kill>:

int _kill(int pid, int sig)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017c6:	f005 f9bb 	bl	8006b40 <__errno>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2216      	movs	r2, #22
 80017ce:	601a      	str	r2, [r3, #0]
  return -1;
 80017d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}

080017dc <_exit>:

void _exit (int status)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017e4:	f04f 31ff 	mov.w	r1, #4294967295
 80017e8:	6878      	ldr	r0, [r7, #4]
 80017ea:	f7ff ffe7 	bl	80017bc <_kill>
  while (1) {}    /* Make sure we hang here */
 80017ee:	e7fe      	b.n	80017ee <_exit+0x12>

080017f0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	60b9      	str	r1, [r7, #8]
 80017fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]
 8001800:	e00a      	b.n	8001818 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001802:	f3af 8000 	nop.w
 8001806:	4601      	mov	r1, r0
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	1c5a      	adds	r2, r3, #1
 800180c:	60ba      	str	r2, [r7, #8]
 800180e:	b2ca      	uxtb	r2, r1
 8001810:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	3301      	adds	r3, #1
 8001816:	617b      	str	r3, [r7, #20]
 8001818:	697a      	ldr	r2, [r7, #20]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	429a      	cmp	r2, r3
 800181e:	dbf0      	blt.n	8001802 <_read+0x12>
  }

  return len;
 8001820:	687b      	ldr	r3, [r7, #4]
}
 8001822:	4618      	mov	r0, r3
 8001824:	3718      	adds	r7, #24
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}

0800182a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800182a:	b580      	push	{r7, lr}
 800182c:	b086      	sub	sp, #24
 800182e:	af00      	add	r7, sp, #0
 8001830:	60f8      	str	r0, [r7, #12]
 8001832:	60b9      	str	r1, [r7, #8]
 8001834:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001836:	2300      	movs	r3, #0
 8001838:	617b      	str	r3, [r7, #20]
 800183a:	e009      	b.n	8001850 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	1c5a      	adds	r2, r3, #1
 8001840:	60ba      	str	r2, [r7, #8]
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	4618      	mov	r0, r3
 8001846:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	3301      	adds	r3, #1
 800184e:	617b      	str	r3, [r7, #20]
 8001850:	697a      	ldr	r2, [r7, #20]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	429a      	cmp	r2, r3
 8001856:	dbf1      	blt.n	800183c <_write+0x12>
  }
  return len;
 8001858:	687b      	ldr	r3, [r7, #4]
}
 800185a:	4618      	mov	r0, r3
 800185c:	3718      	adds	r7, #24
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}

08001862 <_close>:

int _close(int file)
{
 8001862:	b480      	push	{r7}
 8001864:	b083      	sub	sp, #12
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800186a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800186e:	4618      	mov	r0, r3
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800187a:	b480      	push	{r7}
 800187c:	b083      	sub	sp, #12
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
 8001882:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800188a:	605a      	str	r2, [r3, #4]
  return 0;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	370c      	adds	r7, #12
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr

0800189a <_isatty>:

int _isatty(int file)
{
 800189a:	b480      	push	{r7}
 800189c:	b083      	sub	sp, #12
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018a2:	2301      	movs	r3, #1
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	370c      	adds	r7, #12
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr

080018b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b085      	sub	sp, #20
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	60f8      	str	r0, [r7, #12]
 80018b8:	60b9      	str	r1, [r7, #8]
 80018ba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3714      	adds	r7, #20
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
	...

080018cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b086      	sub	sp, #24
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018d4:	4a14      	ldr	r2, [pc, #80]	; (8001928 <_sbrk+0x5c>)
 80018d6:	4b15      	ldr	r3, [pc, #84]	; (800192c <_sbrk+0x60>)
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018e0:	4b13      	ldr	r3, [pc, #76]	; (8001930 <_sbrk+0x64>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d102      	bne.n	80018ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018e8:	4b11      	ldr	r3, [pc, #68]	; (8001930 <_sbrk+0x64>)
 80018ea:	4a12      	ldr	r2, [pc, #72]	; (8001934 <_sbrk+0x68>)
 80018ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018ee:	4b10      	ldr	r3, [pc, #64]	; (8001930 <_sbrk+0x64>)
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4413      	add	r3, r2
 80018f6:	693a      	ldr	r2, [r7, #16]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d207      	bcs.n	800190c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018fc:	f005 f920 	bl	8006b40 <__errno>
 8001900:	4603      	mov	r3, r0
 8001902:	220c      	movs	r2, #12
 8001904:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001906:	f04f 33ff 	mov.w	r3, #4294967295
 800190a:	e009      	b.n	8001920 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800190c:	4b08      	ldr	r3, [pc, #32]	; (8001930 <_sbrk+0x64>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001912:	4b07      	ldr	r3, [pc, #28]	; (8001930 <_sbrk+0x64>)
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4413      	add	r3, r2
 800191a:	4a05      	ldr	r2, [pc, #20]	; (8001930 <_sbrk+0x64>)
 800191c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800191e:	68fb      	ldr	r3, [r7, #12]
}
 8001920:	4618      	mov	r0, r3
 8001922:	3718      	adds	r7, #24
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	20010000 	.word	0x20010000
 800192c:	00000400 	.word	0x00000400
 8001930:	20000354 	.word	0x20000354
 8001934:	20000490 	.word	0x20000490

08001938 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800193c:	4b06      	ldr	r3, [pc, #24]	; (8001958 <SystemInit+0x20>)
 800193e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001942:	4a05      	ldr	r2, [pc, #20]	; (8001958 <SystemInit+0x20>)
 8001944:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001948:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800194c:	bf00      	nop
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b09a      	sub	sp, #104	; 0x68
 8001960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001962:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	605a      	str	r2, [r3, #4]
 800196c:	609a      	str	r2, [r3, #8]
 800196e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001970:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800197c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]
 8001984:	605a      	str	r2, [r3, #4]
 8001986:	609a      	str	r2, [r3, #8]
 8001988:	60da      	str	r2, [r3, #12]
 800198a:	611a      	str	r2, [r3, #16]
 800198c:	615a      	str	r2, [r3, #20]
 800198e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001990:	1d3b      	adds	r3, r7, #4
 8001992:	222c      	movs	r2, #44	; 0x2c
 8001994:	2100      	movs	r1, #0
 8001996:	4618      	mov	r0, r3
 8001998:	f005 f904 	bl	8006ba4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800199c:	4b43      	ldr	r3, [pc, #268]	; (8001aac <MX_TIM1_Init+0x150>)
 800199e:	4a44      	ldr	r2, [pc, #272]	; (8001ab0 <MX_TIM1_Init+0x154>)
 80019a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 80019a2:	4b42      	ldr	r3, [pc, #264]	; (8001aac <MX_TIM1_Init+0x150>)
 80019a4:	224f      	movs	r2, #79	; 0x4f
 80019a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019a8:	4b40      	ldr	r3, [pc, #256]	; (8001aac <MX_TIM1_Init+0x150>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2500-1;
 80019ae:	4b3f      	ldr	r3, [pc, #252]	; (8001aac <MX_TIM1_Init+0x150>)
 80019b0:	f640 12c3 	movw	r2, #2499	; 0x9c3
 80019b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b6:	4b3d      	ldr	r3, [pc, #244]	; (8001aac <MX_TIM1_Init+0x150>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019bc:	4b3b      	ldr	r3, [pc, #236]	; (8001aac <MX_TIM1_Init+0x150>)
 80019be:	2200      	movs	r2, #0
 80019c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019c2:	4b3a      	ldr	r3, [pc, #232]	; (8001aac <MX_TIM1_Init+0x150>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80019c8:	4838      	ldr	r0, [pc, #224]	; (8001aac <MX_TIM1_Init+0x150>)
 80019ca:	f003 fa57 	bl	8004e7c <HAL_TIM_Base_Init>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80019d4:	f7ff fd32 	bl	800143c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019dc:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80019de:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80019e2:	4619      	mov	r1, r3
 80019e4:	4831      	ldr	r0, [pc, #196]	; (8001aac <MX_TIM1_Init+0x150>)
 80019e6:	f003 fd41 	bl	800546c <HAL_TIM_ConfigClockSource>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80019f0:	f7ff fd24 	bl	800143c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80019f4:	482d      	ldr	r0, [pc, #180]	; (8001aac <MX_TIM1_Init+0x150>)
 80019f6:	f003 fae5 	bl	8004fc4 <HAL_TIM_PWM_Init>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001a00:	f7ff fd1c 	bl	800143c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a04:	2300      	movs	r3, #0
 8001a06:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a10:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001a14:	4619      	mov	r1, r3
 8001a16:	4825      	ldr	r0, [pc, #148]	; (8001aac <MX_TIM1_Init+0x150>)
 8001a18:	f004 f994 	bl	8005d44 <HAL_TIMEx_MasterConfigSynchronization>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001a22:	f7ff fd0b 	bl	800143c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a26:	2360      	movs	r3, #96	; 0x60
 8001a28:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a32:	2300      	movs	r3, #0
 8001a34:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a36:	2300      	movs	r3, #0
 8001a38:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a42:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a46:	2204      	movs	r2, #4
 8001a48:	4619      	mov	r1, r3
 8001a4a:	4818      	ldr	r0, [pc, #96]	; (8001aac <MX_TIM1_Init+0x150>)
 8001a4c:	f003 fbfa 	bl	8005244 <HAL_TIM_PWM_ConfigChannel>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001a56:	f7ff fcf1 	bl	800143c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a62:	2300      	movs	r3, #0
 8001a64:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a66:	2300      	movs	r3, #0
 8001a68:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a72:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a74:	2300      	movs	r3, #0
 8001a76:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001a7c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a80:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a82:	2300      	movs	r3, #0
 8001a84:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a86:	2300      	movs	r3, #0
 8001a88:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a8a:	1d3b      	adds	r3, r7, #4
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	4807      	ldr	r0, [pc, #28]	; (8001aac <MX_TIM1_Init+0x150>)
 8001a90:	f004 f9be 	bl	8005e10 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001a9a:	f7ff fccf 	bl	800143c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a9e:	4803      	ldr	r0, [pc, #12]	; (8001aac <MX_TIM1_Init+0x150>)
 8001aa0:	f000 f8d4 	bl	8001c4c <HAL_TIM_MspPostInit>

}
 8001aa4:	bf00      	nop
 8001aa6:	3768      	adds	r7, #104	; 0x68
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	20000358 	.word	0x20000358
 8001ab0:	40012c00 	.word	0x40012c00

08001ab4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b08e      	sub	sp, #56	; 0x38
 8001ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001abe:	2200      	movs	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]
 8001ac2:	605a      	str	r2, [r3, #4]
 8001ac4:	609a      	str	r2, [r3, #8]
 8001ac6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ac8:	f107 031c 	add.w	r3, r7, #28
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	605a      	str	r2, [r3, #4]
 8001ad2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ad4:	463b      	mov	r3, r7
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	605a      	str	r2, [r3, #4]
 8001adc:	609a      	str	r2, [r3, #8]
 8001ade:	60da      	str	r2, [r3, #12]
 8001ae0:	611a      	str	r2, [r3, #16]
 8001ae2:	615a      	str	r2, [r3, #20]
 8001ae4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ae6:	4b2d      	ldr	r3, [pc, #180]	; (8001b9c <MX_TIM2_Init+0xe8>)
 8001ae8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001aec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 8001aee:	4b2b      	ldr	r3, [pc, #172]	; (8001b9c <MX_TIM2_Init+0xe8>)
 8001af0:	224f      	movs	r2, #79	; 0x4f
 8001af2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001af4:	4b29      	ldr	r3, [pc, #164]	; (8001b9c <MX_TIM2_Init+0xe8>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001afa:	4b28      	ldr	r3, [pc, #160]	; (8001b9c <MX_TIM2_Init+0xe8>)
 8001afc:	2263      	movs	r2, #99	; 0x63
 8001afe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b00:	4b26      	ldr	r3, [pc, #152]	; (8001b9c <MX_TIM2_Init+0xe8>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b06:	4b25      	ldr	r3, [pc, #148]	; (8001b9c <MX_TIM2_Init+0xe8>)
 8001b08:	2280      	movs	r2, #128	; 0x80
 8001b0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b0c:	4823      	ldr	r0, [pc, #140]	; (8001b9c <MX_TIM2_Init+0xe8>)
 8001b0e:	f003 f9b5 	bl	8004e7c <HAL_TIM_Base_Init>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001b18:	f7ff fc90 	bl	800143c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b20:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b22:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b26:	4619      	mov	r1, r3
 8001b28:	481c      	ldr	r0, [pc, #112]	; (8001b9c <MX_TIM2_Init+0xe8>)
 8001b2a:	f003 fc9f 	bl	800546c <HAL_TIM_ConfigClockSource>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001b34:	f7ff fc82 	bl	800143c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001b38:	4818      	ldr	r0, [pc, #96]	; (8001b9c <MX_TIM2_Init+0xe8>)
 8001b3a:	f003 fa43 	bl	8004fc4 <HAL_TIM_PWM_Init>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001b44:	f7ff fc7a 	bl	800143c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b50:	f107 031c 	add.w	r3, r7, #28
 8001b54:	4619      	mov	r1, r3
 8001b56:	4811      	ldr	r0, [pc, #68]	; (8001b9c <MX_TIM2_Init+0xe8>)
 8001b58:	f004 f8f4 	bl	8005d44 <HAL_TIMEx_MasterConfigSynchronization>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001b62:	f7ff fc6b 	bl	800143c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b66:	2360      	movs	r3, #96	; 0x60
 8001b68:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b72:	2300      	movs	r3, #0
 8001b74:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b76:	463b      	mov	r3, r7
 8001b78:	2204      	movs	r2, #4
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4807      	ldr	r0, [pc, #28]	; (8001b9c <MX_TIM2_Init+0xe8>)
 8001b7e:	f003 fb61 	bl	8005244 <HAL_TIM_PWM_ConfigChannel>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001b88:	f7ff fc58 	bl	800143c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001b8c:	4803      	ldr	r0, [pc, #12]	; (8001b9c <MX_TIM2_Init+0xe8>)
 8001b8e:	f000 f85d 	bl	8001c4c <HAL_TIM_MspPostInit>

}
 8001b92:	bf00      	nop
 8001b94:	3738      	adds	r7, #56	; 0x38
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	200003a4 	.word	0x200003a4

08001ba0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08a      	sub	sp, #40	; 0x28
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba8:	f107 0314 	add.w	r3, r7, #20
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	605a      	str	r2, [r3, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
 8001bb4:	60da      	str	r2, [r3, #12]
 8001bb6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a20      	ldr	r2, [pc, #128]	; (8001c40 <HAL_TIM_Base_MspInit+0xa0>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d10c      	bne.n	8001bdc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bc2:	4b20      	ldr	r3, [pc, #128]	; (8001c44 <HAL_TIM_Base_MspInit+0xa4>)
 8001bc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bc6:	4a1f      	ldr	r2, [pc, #124]	; (8001c44 <HAL_TIM_Base_MspInit+0xa4>)
 8001bc8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001bcc:	6613      	str	r3, [r2, #96]	; 0x60
 8001bce:	4b1d      	ldr	r3, [pc, #116]	; (8001c44 <HAL_TIM_Base_MspInit+0xa4>)
 8001bd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bd2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001bd6:	613b      	str	r3, [r7, #16]
 8001bd8:	693b      	ldr	r3, [r7, #16]

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001bda:	e02d      	b.n	8001c38 <HAL_TIM_Base_MspInit+0x98>
  else if(tim_baseHandle->Instance==TIM2)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001be4:	d128      	bne.n	8001c38 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001be6:	4b17      	ldr	r3, [pc, #92]	; (8001c44 <HAL_TIM_Base_MspInit+0xa4>)
 8001be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bea:	4a16      	ldr	r2, [pc, #88]	; (8001c44 <HAL_TIM_Base_MspInit+0xa4>)
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	6593      	str	r3, [r2, #88]	; 0x58
 8001bf2:	4b14      	ldr	r3, [pc, #80]	; (8001c44 <HAL_TIM_Base_MspInit+0xa4>)
 8001bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	60fb      	str	r3, [r7, #12]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfe:	4b11      	ldr	r3, [pc, #68]	; (8001c44 <HAL_TIM_Base_MspInit+0xa4>)
 8001c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c02:	4a10      	ldr	r2, [pc, #64]	; (8001c44 <HAL_TIM_Base_MspInit+0xa4>)
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c0a:	4b0e      	ldr	r3, [pc, #56]	; (8001c44 <HAL_TIM_Base_MspInit+0xa4>)
 8001c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	60bb      	str	r3, [r7, #8]
 8001c14:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c24:	2300      	movs	r3, #0
 8001c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c2c:	f107 0314 	add.w	r3, r7, #20
 8001c30:	4619      	mov	r1, r3
 8001c32:	4805      	ldr	r0, [pc, #20]	; (8001c48 <HAL_TIM_Base_MspInit+0xa8>)
 8001c34:	f001 f99e 	bl	8002f74 <HAL_GPIO_Init>
}
 8001c38:	bf00      	nop
 8001c3a:	3728      	adds	r7, #40	; 0x28
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40012c00 	.word	0x40012c00
 8001c44:	40021000 	.word	0x40021000
 8001c48:	48000400 	.word	0x48000400

08001c4c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b08a      	sub	sp, #40	; 0x28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c54:	f107 0314 	add.w	r3, r7, #20
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
 8001c60:	60da      	str	r2, [r3, #12]
 8001c62:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a23      	ldr	r2, [pc, #140]	; (8001cf8 <HAL_TIM_MspPostInit+0xac>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d11e      	bne.n	8001cac <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c6e:	4b23      	ldr	r3, [pc, #140]	; (8001cfc <HAL_TIM_MspPostInit+0xb0>)
 8001c70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c72:	4a22      	ldr	r2, [pc, #136]	; (8001cfc <HAL_TIM_MspPostInit+0xb0>)
 8001c74:	f043 0301 	orr.w	r3, r3, #1
 8001c78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c7a:	4b20      	ldr	r3, [pc, #128]	; (8001cfc <HAL_TIM_MspPostInit+0xb0>)
 8001c7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c7e:	f003 0301 	and.w	r3, r3, #1
 8001c82:	613b      	str	r3, [r7, #16]
 8001c84:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = SERVO_PWM_1_Pin;
 8001c86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c90:	2300      	movs	r3, #0
 8001c92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c94:	2300      	movs	r3, #0
 8001c96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SERVO_PWM_1_GPIO_Port, &GPIO_InitStruct);
 8001c9c:	f107 0314 	add.w	r3, r7, #20
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ca6:	f001 f965 	bl	8002f74 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001caa:	e020      	b.n	8001cee <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM2)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cb4:	d11b      	bne.n	8001cee <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb6:	4b11      	ldr	r3, [pc, #68]	; (8001cfc <HAL_TIM_MspPostInit+0xb0>)
 8001cb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cba:	4a10      	ldr	r2, [pc, #64]	; (8001cfc <HAL_TIM_MspPostInit+0xb0>)
 8001cbc:	f043 0302 	orr.w	r3, r3, #2
 8001cc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cc2:	4b0e      	ldr	r3, [pc, #56]	; (8001cfc <HAL_TIM_MspPostInit+0xb0>)
 8001cc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	60fb      	str	r3, [r7, #12]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CYTRON_PWM_1_Pin;
 8001cce:	2308      	movs	r3, #8
 8001cd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd2:	2302      	movs	r3, #2
 8001cd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(CYTRON_PWM_1_GPIO_Port, &GPIO_InitStruct);
 8001ce2:	f107 0314 	add.w	r3, r7, #20
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4805      	ldr	r0, [pc, #20]	; (8001d00 <HAL_TIM_MspPostInit+0xb4>)
 8001cea:	f001 f943 	bl	8002f74 <HAL_GPIO_Init>
}
 8001cee:	bf00      	nop
 8001cf0:	3728      	adds	r7, #40	; 0x28
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40012c00 	.word	0x40012c00
 8001cfc:	40021000 	.word	0x40021000
 8001d00:	48000400 	.word	0x48000400

08001d04 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d08:	4b14      	ldr	r3, [pc, #80]	; (8001d5c <MX_USART2_UART_Init+0x58>)
 8001d0a:	4a15      	ldr	r2, [pc, #84]	; (8001d60 <MX_USART2_UART_Init+0x5c>)
 8001d0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d0e:	4b13      	ldr	r3, [pc, #76]	; (8001d5c <MX_USART2_UART_Init+0x58>)
 8001d10:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d16:	4b11      	ldr	r3, [pc, #68]	; (8001d5c <MX_USART2_UART_Init+0x58>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d1c:	4b0f      	ldr	r3, [pc, #60]	; (8001d5c <MX_USART2_UART_Init+0x58>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d22:	4b0e      	ldr	r3, [pc, #56]	; (8001d5c <MX_USART2_UART_Init+0x58>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d28:	4b0c      	ldr	r3, [pc, #48]	; (8001d5c <MX_USART2_UART_Init+0x58>)
 8001d2a:	220c      	movs	r2, #12
 8001d2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d2e:	4b0b      	ldr	r3, [pc, #44]	; (8001d5c <MX_USART2_UART_Init+0x58>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d34:	4b09      	ldr	r3, [pc, #36]	; (8001d5c <MX_USART2_UART_Init+0x58>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d3a:	4b08      	ldr	r3, [pc, #32]	; (8001d5c <MX_USART2_UART_Init+0x58>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d40:	4b06      	ldr	r3, [pc, #24]	; (8001d5c <MX_USART2_UART_Init+0x58>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d46:	4805      	ldr	r0, [pc, #20]	; (8001d5c <MX_USART2_UART_Init+0x58>)
 8001d48:	f004 f8da 	bl	8005f00 <HAL_UART_Init>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001d52:	f7ff fb73 	bl	800143c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	200003f0 	.word	0x200003f0
 8001d60:	40004400 	.word	0x40004400

08001d64 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b0a2      	sub	sp, #136	; 0x88
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	60da      	str	r2, [r3, #12]
 8001d7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d7c:	f107 0314 	add.w	r3, r7, #20
 8001d80:	2260      	movs	r2, #96	; 0x60
 8001d82:	2100      	movs	r1, #0
 8001d84:	4618      	mov	r0, r3
 8001d86:	f004 ff0d 	bl	8006ba4 <memset>
  if(uartHandle->Instance==USART2)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a20      	ldr	r2, [pc, #128]	; (8001e10 <HAL_UART_MspInit+0xac>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d138      	bne.n	8001e06 <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001d94:	2302      	movs	r3, #2
 8001d96:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d9c:	f107 0314 	add.w	r3, r7, #20
 8001da0:	4618      	mov	r0, r3
 8001da2:	f002 f915 	bl	8003fd0 <HAL_RCCEx_PeriphCLKConfig>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001dac:	f7ff fb46 	bl	800143c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001db0:	4b18      	ldr	r3, [pc, #96]	; (8001e14 <HAL_UART_MspInit+0xb0>)
 8001db2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001db4:	4a17      	ldr	r2, [pc, #92]	; (8001e14 <HAL_UART_MspInit+0xb0>)
 8001db6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dba:	6593      	str	r3, [r2, #88]	; 0x58
 8001dbc:	4b15      	ldr	r3, [pc, #84]	; (8001e14 <HAL_UART_MspInit+0xb0>)
 8001dbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dc4:	613b      	str	r3, [r7, #16]
 8001dc6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc8:	4b12      	ldr	r3, [pc, #72]	; (8001e14 <HAL_UART_MspInit+0xb0>)
 8001dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dcc:	4a11      	ldr	r2, [pc, #68]	; (8001e14 <HAL_UART_MspInit+0xb0>)
 8001dce:	f043 0301 	orr.w	r3, r3, #1
 8001dd2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dd4:	4b0f      	ldr	r3, [pc, #60]	; (8001e14 <HAL_UART_MspInit+0xb0>)
 8001dd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dd8:	f003 0301 	and.w	r3, r3, #1
 8001ddc:	60fb      	str	r3, [r7, #12]
 8001dde:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001de0:	230c      	movs	r3, #12
 8001de2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de4:	2302      	movs	r3, #2
 8001de6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dec:	2303      	movs	r3, #3
 8001dee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001df2:	2307      	movs	r3, #7
 8001df4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e02:	f001 f8b7 	bl	8002f74 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e06:	bf00      	nop
 8001e08:	3788      	adds	r7, #136	; 0x88
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40004400 	.word	0x40004400
 8001e14:	40021000 	.word	0x40021000

08001e18 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e50 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e1c:	f7ff fd8c 	bl	8001938 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e20:	480c      	ldr	r0, [pc, #48]	; (8001e54 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e22:	490d      	ldr	r1, [pc, #52]	; (8001e58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e24:	4a0d      	ldr	r2, [pc, #52]	; (8001e5c <LoopForever+0xe>)
  movs r3, #0
 8001e26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e28:	e002      	b.n	8001e30 <LoopCopyDataInit>

08001e2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e2e:	3304      	adds	r3, #4

08001e30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e34:	d3f9      	bcc.n	8001e2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e36:	4a0a      	ldr	r2, [pc, #40]	; (8001e60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e38:	4c0a      	ldr	r4, [pc, #40]	; (8001e64 <LoopForever+0x16>)
  movs r3, #0
 8001e3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e3c:	e001      	b.n	8001e42 <LoopFillZerobss>

08001e3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e40:	3204      	adds	r2, #4

08001e42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e44:	d3fb      	bcc.n	8001e3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e46:	f004 fe81 	bl	8006b4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e4a:	f7ff f979 	bl	8001140 <main>

08001e4e <LoopForever>:

LoopForever:
    b LoopForever
 8001e4e:	e7fe      	b.n	8001e4e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001e50:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001e54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e58:	2000020c 	.word	0x2000020c
  ldr r2, =_sidata
 8001e5c:	0800aa1c 	.word	0x0800aa1c
  ldr r2, =_sbss
 8001e60:	2000020c 	.word	0x2000020c
  ldr r4, =_ebss
 8001e64:	2000048c 	.word	0x2000048c

08001e68 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e68:	e7fe      	b.n	8001e68 <ADC1_IRQHandler>

08001e6a <_ZN9movingAvgC1Ei>:
#define MOVINGAVG_H_INCLUDED

class movingAvg
{
    public:
        movingAvg(int interval)
 8001e6a:	b480      	push	{r7}
 8001e6c:	b083      	sub	sp, #12
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
 8001e72:	6039      	str	r1, [r7, #0]
            : m_interval{interval}, m_nbrReadings{0}, m_sum{0}, m_next{0} {}
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	683a      	ldr	r2, [r7, #0]
 8001e78:	601a      	str	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	605a      	str	r2, [r3, #4]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2200      	movs	r2, #0
 8001e84:	609a      	str	r2, [r3, #8]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	60da      	str	r2, [r3, #12]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr

08001e9a <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>:

// TODO: Test this class with the old code, remember to create backup beforehand!
// I'm very suspicious of the way I handled user defined pointers...

// The motor will not move until begin() is called!
RoverArmMotor::RoverArmMotor(SPI_HandleTypeDef* spi_handle, Pin pwm_pin, Pin dir_pin, Pin encoder_pin, int esc_type, double minimum_angle, double maximum_angle, Pin brake_pin)
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	b590      	push	{r4, r7, lr}
 8001e9e:	b089      	sub	sp, #36	; 0x24
 8001ea0:	af02      	add	r7, sp, #8
 8001ea2:	6178      	str	r0, [r7, #20]
 8001ea4:	6139      	str	r1, [r7, #16]
 8001ea6:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001eaa:	e881 000c 	stmia.w	r1, {r2, r3}
 8001eae:	ed87 0b02 	vstr	d0, [r7, #8]
 8001eb2:	ed87 1b00 	vstr	d1, [r7]
                :internalPIDInstance(&input, &output, &setpoint, regularKp, regularKi, regularKd, _PID_CD_DIRECT)
                ,internalAveragerInstance(15){
 8001eb6:	6978      	ldr	r0, [r7, #20]
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	f503 7198 	add.w	r1, r3, #304	; 0x130
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	f503 729c 	add.w	r2, r3, #312	; 0x138
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	f503 74a0 	add.w	r4, r3, #320	; 0x140
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	ed93 6b2a 	vldr	d6, [r3, #168]	; 0xa8
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 8001edc:	2300      	movs	r3, #0
 8001ede:	9300      	str	r3, [sp, #0]
 8001ee0:	eeb0 2a45 	vmov.f32	s4, s10
 8001ee4:	eef0 2a65 	vmov.f32	s5, s11
 8001ee8:	eeb0 1a46 	vmov.f32	s2, s12
 8001eec:	eef0 1a66 	vmov.f32	s3, s13
 8001ef0:	eeb0 0a47 	vmov.f32	s0, s14
 8001ef4:	eef0 0a67 	vmov.f32	s1, s15
 8001ef8:	4623      	mov	r3, r4
 8001efa:	f000 fbc5 	bl	8002688 <_ZN3PIDC1EPdS0_S0_ddd13PIDCD_TypeDef>
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	3370      	adds	r3, #112	; 0x70
 8001f02:	210f      	movs	r1, #15
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff ffb0 	bl	8001e6a <_ZN9movingAvgC1Ei>
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	33b8      	adds	r3, #184	; 0xb8
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7ff f87a 	bl	8001008 <_ZN3PinC1Ev>
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	33c8      	adds	r3, #200	; 0xc8
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7ff f875 	bl	8001008 <_ZN3PinC1Ev>
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	33d8      	adds	r3, #216	; 0xd8
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff f870 	bl	8001008 <_ZN3PinC1Ev>
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	33e8      	adds	r3, #232	; 0xe8
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff f86b 	bl	8001008 <_ZN3PinC1Ev>

    //constructor
    spi = spi_handle;
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	693a      	ldr	r2, [r7, #16]
 8001f36:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    pwm = pwm_pin;
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	f103 04b8 	add.w	r4, r3, #184	; 0xb8
 8001f40:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f44:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f46:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    dir = dir_pin;
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	f103 04c8 	add.w	r4, r3, #200	; 0xc8
 8001f50:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f54:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f56:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    encoder = encoder_pin;
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	f103 04d8 	add.w	r4, r3, #216	; 0xd8
 8001f60:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001f64:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f66:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    brake = brake_pin;
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	f103 04e8 	add.w	r4, r3, #232	; 0xe8
 8001f70:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001f74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f76:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    escType = esc_type;
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001f7e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    lowestAngle = minimum_angle;
 8001f82:	6979      	ldr	r1, [r7, #20]
 8001f84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f88:	e9c1 2340 	strd	r2, r3, [r1, #256]	; 0x100
    highestAngle = maximum_angle;
 8001f8c:	6979      	ldr	r1, [r7, #20]
 8001f8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f92:	e9c1 2342 	strd	r2, r3, [r1, #264]	; 0x108

    //clean up variables
    input = 0;
 8001f96:	6979      	ldr	r1, [r7, #20]
 8001f98:	f04f 0200 	mov.w	r2, #0
 8001f9c:	f04f 0300 	mov.w	r3, #0
 8001fa0:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
    output = 0;
 8001fa4:	6979      	ldr	r1, [r7, #20]
 8001fa6:	f04f 0200 	mov.w	r2, #0
 8001faa:	f04f 0300 	mov.w	r3, #0
 8001fae:	e9c1 234e 	strd	r2, r3, [r1, #312]	; 0x138
    
}
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	371c      	adds	r7, #28
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001fbe:	b002      	add	sp, #8
 8001fc0:	4770      	bx	lr
 8001fc2:	0000      	movs	r0, r0
 8001fc4:	0000      	movs	r0, r0
	...

08001fc8 <_ZN13RoverArmMotor5beginEdddddd>:

void RoverArmMotor::begin(double aggP, double aggI, double aggD, double regP, double regI, double regD){
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08e      	sub	sp, #56	; 0x38
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6378      	str	r0, [r7, #52]	; 0x34
 8001fd0:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 8001fd4:	ed87 1b08 	vstr	d1, [r7, #32]
 8001fd8:	ed87 2b06 	vstr	d2, [r7, #24]
 8001fdc:	ed87 3b04 	vstr	d3, [r7, #16]
 8001fe0:	ed87 4b02 	vstr	d4, [r7, #8]
 8001fe4:	ed87 5b00 	vstr	d5, [r7]
    /*------------------Initialize pins------------------*/ 
    // Initialize given pins
    // pinMode(encoder, INPUT); // not needed since we use HAL library
    // pinMode(pwm, OUTPUT);

    if(escType == CYTRON){
 8001fe8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fea:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d107      	bne.n	8002002 <_ZN13RoverArmMotor5beginEdddddd+0x3a>
        // pinMode(dir, OUTPUT); // not needed since we use HAL library

        // Allow negative outputs, the sign will be interpreted as
        // the direction pin
        internalPIDInstance.SetOutputLimits(5, 99); // PWM duty cycle mn297 TOOD: check this
 8001ff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ff4:	ed9f 1b48 	vldr	d1, [pc, #288]	; 8002118 <_ZN13RoverArmMotor5beginEdddddd+0x150>
 8001ff8:	ed9f 0b49 	vldr	d0, [pc, #292]	; 8002120 <_ZN13RoverArmMotor5beginEdddddd+0x158>
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f000 fcc2 	bl	8002986 <_ZN3PID15SetOutputLimitsEdd>
    //     // internalServoInstance.attach(pwm);
    //     internalServoInstance.attach(pwm, 1100, 1900, 1500); // mn297
    // }
    
    /*------------------Initialize moving average------------------*/
    internalAveragerInstance.begin();
 8002002:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002004:	3370      	adds	r3, #112	; 0x70
 8002006:	4618      	mov	r0, r3
 8002008:	f000 fad9 	bl	80025be <_ZN9movingAvg5beginEv>

    /*------------------Initialize PID------------------*/
    internalPIDInstance.Init();
 800200c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800200e:	4618      	mov	r0, r3
 8002010:	f000 fb5d 	bl	80026ce <_ZN3PID4InitEv>
    internalPIDInstance.SetMode(_PID_MODE_AUTOMATIC);
 8002014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002016:	2101      	movs	r1, #1
 8002018:	4618      	mov	r0, r3
 800201a:	f000 fc96 	bl	800294a <_ZN3PID7SetModeE15PIDMode_TypeDef>
    /*------------------Get setpoint------------------*/
    // Get current location and set it as setpoint. Essential to prevent jerkiness
    // as the microcontroller initializes.
    // adcResult = internalAveragerInstance.reading(analogRead(encoder));
    //after setup, currentAngle is same as setpoint
    adcResult = get_current_angle();    // fix setpoint not equal to current angle
 800201e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002020:	f000 fa4c 	bl	80024bc <_ZN13RoverArmMotor17get_current_angleEv>
 8002024:	ec53 2b10 	vmov	r2, r3, d0
 8002028:	4610      	mov	r0, r2
 800202a:	4619      	mov	r1, r3
 800202c:	f7fe fd94 	bl	8000b58 <__aeabi_d2iz>
 8002030:	4602      	mov	r2, r0
 8002032:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002034:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    currentAngle = mapFloat((float) adcResult, MIN_ADC_VALUE, MAX_ADC_VALUE, 0, 359.0f);
 8002038:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800203a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800203e:	ee07 3a90 	vmov	s15, r3
 8002042:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002046:	ed9f 2a38 	vldr	s4, [pc, #224]	; 8002128 <_ZN13RoverArmMotor5beginEdddddd+0x160>
 800204a:	eddf 1a38 	vldr	s3, [pc, #224]	; 800212c <_ZN13RoverArmMotor5beginEdddddd+0x164>
 800204e:	ed9f 1a38 	vldr	s2, [pc, #224]	; 8002130 <_ZN13RoverArmMotor5beginEdddddd+0x168>
 8002052:	eddf 0a36 	vldr	s1, [pc, #216]	; 800212c <_ZN13RoverArmMotor5beginEdddddd+0x164>
 8002056:	eeb0 0a67 	vmov.f32	s0, s15
 800205a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800205c:	f000 fa74 	bl	8002548 <_ZN13RoverArmMotor8mapFloatEfffff>
 8002060:	eeb0 7a40 	vmov.f32	s14, s0
 8002064:	eef0 7a60 	vmov.f32	s15, s1
 8002068:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800206a:	ed83 7b46 	vstr	d7, [r3, #280]	; 0x118
    setpoint = currentAngle;
 800206e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002070:	e9d3 2346 	ldrd	r2, r3, [r3, #280]	; 0x118
 8002074:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002076:	e9c1 2350 	strd	r2, r3, [r1, #320]	; 0x140



    /*------------------Set PID parameters------------------*/
    regularKp = regP;
 800207a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800207c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002080:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
    regularKi = regI;
 8002084:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002086:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800208a:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
    regularKd = regD;
 800208e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002090:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002094:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
    aggressiveKp = aggP;
 8002098:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800209a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800209e:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
    aggressiveKi = aggI;
 80020a2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80020a4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80020a8:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
    aggressiveKd = aggD;
 80020ac:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80020ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020b2:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98

    internalPIDInstance.SetTunings(regularKp, regularKi, regularKd);
 80020b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80020b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020ba:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 80020be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020c0:	ed93 6b2a 	vldr	d6, [r3, #168]	; 0xa8
 80020c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020c6:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 80020ca:	eeb0 2a45 	vmov.f32	s4, s10
 80020ce:	eef0 2a65 	vmov.f32	s5, s11
 80020d2:	eeb0 1a46 	vmov.f32	s2, s12
 80020d6:	eef0 1a66 	vmov.f32	s3, s13
 80020da:	eeb0 0a47 	vmov.f32	s0, s14
 80020de:	eef0 0a67 	vmov.f32	s1, s15
 80020e2:	4610      	mov	r0, r2
 80020e4:	f000 fcbd 	bl	8002a62 <_ZN3PID10SetTuningsEddd>
    // if(brake)  engageBrake(); //use brake if there is one
    if (brake.valid != 0)  engageBrake(); //use brake if there is one
 80020e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020ea:	f893 30ee 	ldrb.w	r3, [r3, #238]	; 0xee
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d002      	beq.n	80020f8 <_ZN13RoverArmMotor5beginEdddddd+0x130>
 80020f2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80020f4:	f000 f9ca 	bl	800248c <_ZN13RoverArmMotor11engageBrakeEv>

    //initialize the multiplier bool to false and the multiplier to 1. 
    wrist_waist = false; 
 80020f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020fa:	2200      	movs	r2, #0
 80020fc:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
    //multiplier = 1;
    gearRatio = 1;  //TODO check if this is correct
 8002100:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002102:	f04f 0200 	mov.w	r2, #0
 8002106:	4b0b      	ldr	r3, [pc, #44]	; (8002134 <_ZN13RoverArmMotor5beginEdddddd+0x16c>)
 8002108:	e9c1 2354 	strd	r2, r3, [r1, #336]	; 0x150

}
 800210c:	bf00      	nop
 800210e:	3738      	adds	r7, #56	; 0x38
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	f3af 8000 	nop.w
 8002118:	00000000 	.word	0x00000000
 800211c:	4058c000 	.word	0x4058c000
 8002120:	00000000 	.word	0x00000000
 8002124:	40140000 	.word	0x40140000
 8002128:	43b38000 	.word	0x43b38000
 800212c:	00000000 	.word	0x00000000
 8002130:	457ff000 	.word	0x457ff000
 8002134:	3ff00000 	.word	0x3ff00000

08002138 <_ZN13RoverArmMotor4tickEv>:

int positive_rezeros = 0;
double real_angle = 0;

// Needs to be called in each loop
void RoverArmMotor::tick(){
 8002138:	b5b0      	push	{r4, r5, r7, lr}
 800213a:	b086      	sub	sp, #24
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]

    /*------------------Get current angle------------------*/
    // adcResult = internalAveragerInstance.reading(analogRead(encoder));
    currentAngle = get_current_angle(); //TODO avg or not?
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	f000 f9bb 	bl	80024bc <_ZN13RoverArmMotor17get_current_angleEv>
 8002146:	eeb0 7a40 	vmov.f32	s14, s0
 800214a:	eef0 7a60 	vmov.f32	s15, s1
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	ed83 7b46 	vstr	d7, [r3, #280]	; 0x118

      // Measurement deadband - ignore sub-degree noise
    if(abs(currentAngle - lastAngle) < 1.0){
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	e9d3 0146 	ldrd	r0, r1, [r3, #280]	; 0x118
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 8002160:	f7fe f892 	bl	8000288 <__aeabi_dsub>
 8002164:	4602      	mov	r2, r0
 8002166:	460b      	mov	r3, r1
 8002168:	4610      	mov	r0, r2
 800216a:	4619      	mov	r1, r3
 800216c:	f7fe fcf4 	bl	8000b58 <__aeabi_d2iz>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	bfb8      	it	lt
 8002176:	425b      	neglt	r3, r3
 8002178:	4618      	mov	r0, r3
 800217a:	f7fe f9d3 	bl	8000524 <__aeabi_i2d>
 800217e:	f04f 0200 	mov.w	r2, #0
 8002182:	4b9b      	ldr	r3, [pc, #620]	; (80023f0 <_ZN13RoverArmMotor4tickEv+0x2b8>)
 8002184:	f7fe fcaa 	bl	8000adc <__aeabi_dcmplt>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d005      	beq.n	800219a <_ZN13RoverArmMotor4tickEv+0x62>
        currentAngle = lastAngle;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 8002194:	6879      	ldr	r1, [r7, #4]
 8002196:	e9c1 2346 	strd	r2, r3, [r1, #280]	; 0x118
    }
    input = currentAngle; // range [0,359]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	e9d3 2346 	ldrd	r2, r3, [r3, #280]	; 0x118
 80021a0:	6879      	ldr	r1, [r7, #4]
 80021a2:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
   //------------------Compute PID------------------//
    // Compute distance, retune PID if necessary. Less aggressive tuning params for small errors
    // Find the shortest from the current position to the set point
    double gap; //mn297 could be negative

    if(wrist_waist){
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d052      	beq.n	8002256 <_ZN13RoverArmMotor4tickEv+0x11e>
        (abs(setpoint-input) < abs((setpoint + 360.0f)-input)) ? //mn297 uesless cause always true
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	e9d3 0150 	ldrd	r0, r1, [r3, #320]	; 0x140
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	e9d3 234c 	ldrd	r2, r3, [r3, #304]	; 0x130
 80021bc:	f7fe f864 	bl	8000288 <__aeabi_dsub>
 80021c0:	4602      	mov	r2, r0
 80021c2:	460b      	mov	r3, r1
 80021c4:	4610      	mov	r0, r2
 80021c6:	4619      	mov	r1, r3
 80021c8:	f7fe fcc6 	bl	8000b58 <__aeabi_d2iz>
 80021cc:	4603      	mov	r3, r0
 80021ce:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
 80021d2:	eba4 74e3 	sub.w	r4, r4, r3, asr #31
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	e9d3 0150 	ldrd	r0, r1, [r3, #320]	; 0x140
 80021dc:	f04f 0200 	mov.w	r2, #0
 80021e0:	4b84      	ldr	r3, [pc, #528]	; (80023f4 <_ZN13RoverArmMotor4tickEv+0x2bc>)
 80021e2:	f7fe f853 	bl	800028c <__adddf3>
 80021e6:	4602      	mov	r2, r0
 80021e8:	460b      	mov	r3, r1
 80021ea:	4610      	mov	r0, r2
 80021ec:	4619      	mov	r1, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	e9d3 234c 	ldrd	r2, r3, [r3, #304]	; 0x130
 80021f4:	f7fe f848 	bl	8000288 <__aeabi_dsub>
 80021f8:	4602      	mov	r2, r0
 80021fa:	460b      	mov	r3, r1
 80021fc:	4610      	mov	r0, r2
 80021fe:	4619      	mov	r1, r3
 8002200:	f7fe fcaa 	bl	8000b58 <__aeabi_d2iz>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	bfb8      	it	lt
 800220a:	425b      	neglt	r3, r3
 800220c:	429c      	cmp	r4, r3
 800220e:	da0c      	bge.n	800222a <_ZN13RoverArmMotor4tickEv+0xf2>
        gap = setpoint - input : gap = (setpoint + 360.0f) - input; 
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	e9d3 0150 	ldrd	r0, r1, [r3, #320]	; 0x140
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	e9d3 234c 	ldrd	r2, r3, [r3, #304]	; 0x130
 800221c:	f7fe f834 	bl	8000288 <__aeabi_dsub>
 8002220:	4602      	mov	r2, r0
 8002222:	460b      	mov	r3, r1
 8002224:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8002228:	e021      	b.n	800226e <_ZN13RoverArmMotor4tickEv+0x136>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	e9d3 0150 	ldrd	r0, r1, [r3, #320]	; 0x140
 8002230:	f04f 0200 	mov.w	r2, #0
 8002234:	4b6f      	ldr	r3, [pc, #444]	; (80023f4 <_ZN13RoverArmMotor4tickEv+0x2bc>)
 8002236:	f7fe f829 	bl	800028c <__adddf3>
 800223a:	4602      	mov	r2, r0
 800223c:	460b      	mov	r3, r1
 800223e:	4610      	mov	r0, r2
 8002240:	4619      	mov	r1, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	e9d3 234c 	ldrd	r2, r3, [r3, #304]	; 0x130
 8002248:	f7fe f81e 	bl	8000288 <__aeabi_dsub>
 800224c:	4602      	mov	r2, r0
 800224e:	460b      	mov	r3, r1
 8002250:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8002254:	e00b      	b.n	800226e <_ZN13RoverArmMotor4tickEv+0x136>
    }else{
        gap = setpoint - input;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	e9d3 0150 	ldrd	r0, r1, [r3, #320]	; 0x140
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	e9d3 234c 	ldrd	r2, r3, [r3, #304]	; 0x130
 8002262:	f7fe f811 	bl	8000288 <__aeabi_dsub>
 8002266:	4602      	mov	r2, r0
 8002268:	460b      	mov	r3, r1
 800226a:	e9c7 2304 	strd	r2, r3, [r7, #16]
    }

    // If we are outside of angle bounds, make a setpoint intervention to bring the shaft to the midpoint
    if(input <= lowestAngle || input >= highestAngle){
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	e9d3 014c 	ldrd	r0, r1, [r3, #304]	; 0x130
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	e9d3 2340 	ldrd	r2, r3, [r3, #256]	; 0x100
 800227a:	f7fe fc39 	bl	8000af0 <__aeabi_dcmple>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d10a      	bne.n	800229a <_ZN13RoverArmMotor4tickEv+0x162>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	e9d3 014c 	ldrd	r0, r1, [r3, #304]	; 0x130
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	e9d3 2342 	ldrd	r2, r3, [r3, #264]	; 0x108
 8002290:	f7fe fc38 	bl	8000b04 <__aeabi_dcmpge>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d01f      	beq.n	80022da <_ZN13RoverArmMotor4tickEv+0x1a2>
        setpoint = gearRatio * (lowestAngle + highestAngle) / 2 ;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	e9d3 4554 	ldrd	r4, r5, [r3, #336]	; 0x150
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	e9d3 0140 	ldrd	r0, r1, [r3, #256]	; 0x100
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	e9d3 2342 	ldrd	r2, r3, [r3, #264]	; 0x108
 80022ac:	f7fd ffee 	bl	800028c <__adddf3>
 80022b0:	4602      	mov	r2, r0
 80022b2:	460b      	mov	r3, r1
 80022b4:	4620      	mov	r0, r4
 80022b6:	4629      	mov	r1, r5
 80022b8:	f7fe f99e 	bl	80005f8 <__aeabi_dmul>
 80022bc:	4602      	mov	r2, r0
 80022be:	460b      	mov	r3, r1
 80022c0:	4610      	mov	r0, r2
 80022c2:	4619      	mov	r1, r3
 80022c4:	f04f 0200 	mov.w	r2, #0
 80022c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80022cc:	f7fe fabe 	bl	800084c <__aeabi_ddiv>
 80022d0:	4602      	mov	r2, r0
 80022d2:	460b      	mov	r3, r1
 80022d4:	6879      	ldr	r1, [r7, #4]
 80022d6:	e9c1 2350 	strd	r2, r3, [r1, #320]	; 0x140
    }

    // Tone down P and I as the motor hones onto position
    if (abs(gap) < 10){
 80022da:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80022de:	f7fe fc3b 	bl	8000b58 <__aeabi_d2iz>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	bfb8      	it	lt
 80022e8:	425b      	neglt	r3, r3
 80022ea:	2b09      	cmp	r3, #9
 80022ec:	dc19      	bgt.n	8002322 <_ZN13RoverArmMotor4tickEv+0x1ea>
        internalPIDInstance.SetTunings(regularKp, regularKi, regularKd);
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	ed93 6b2a 	vldr	d6, [r3, #168]	; 0xa8
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 8002302:	eeb0 2a45 	vmov.f32	s4, s10
 8002306:	eef0 2a65 	vmov.f32	s5, s11
 800230a:	eeb0 1a46 	vmov.f32	s2, s12
 800230e:	eef0 1a66 	vmov.f32	s3, s13
 8002312:	eeb0 0a47 	vmov.f32	s0, s14
 8002316:	eef0 0a67 	vmov.f32	s1, s15
 800231a:	4610      	mov	r0, r2
 800231c:	f000 fba1 	bl	8002a62 <_ZN3PID10SetTuningsEddd>
 8002320:	e018      	b.n	8002354 <_ZN13RoverArmMotor4tickEv+0x21c>
    }else{
        internalPIDInstance.SetTunings(aggressiveKp, aggressiveKi, aggressiveKd);
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	ed93 7b22 	vldr	d7, [r3, #136]	; 0x88
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	ed93 6b24 	vldr	d6, [r3, #144]	; 0x90
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	ed93 5b26 	vldr	d5, [r3, #152]	; 0x98
 8002336:	eeb0 2a45 	vmov.f32	s4, s10
 800233a:	eef0 2a65 	vmov.f32	s5, s11
 800233e:	eeb0 1a46 	vmov.f32	s2, s12
 8002342:	eef0 1a66 	vmov.f32	s3, s13
 8002346:	eeb0 0a47 	vmov.f32	s0, s14
 800234a:	eef0 0a67 	vmov.f32	s1, s15
 800234e:	4610      	mov	r0, r2
 8002350:	f000 fb87 	bl	8002a62 <_ZN3PID10SetTuningsEddd>
    }
    internalPIDInstance.Compute(); // return value stored in output
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4618      	mov	r0, r3
 8002358:	f000 f9f3 	bl	8002742 <_ZN3PID7ComputeEv>
    // Make sure we aren't snapping our tendons - move back a little bit if we are
    // if(currentAngle >= (highestAngle - 2) && currentAngle <= (lowestAngle + 2)) output = 0.0;


    //------------------Write to motor------------------//
    if(escType == CYTRON){
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8002362:	2b00      	cmp	r3, #0
 8002364:	d139      	bne.n	80023da <_ZN13RoverArmMotor4tickEv+0x2a2>

        // Interpret sign of the error signal as the direction pin value
        // (gap > 0) ? digitalWrite(dir, HIGH) : digitalWrite(dir, LOW); // invert if needed mn297
        if (gap > 0) {
 8002366:	f04f 0200 	mov.w	r2, #0
 800236a:	f04f 0300 	mov.w	r3, #0
 800236e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002372:	f7fe fbd1 	bl	8000b18 <__aeabi_dcmpgt>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d00a      	beq.n	8002392 <_ZN13RoverArmMotor4tickEv+0x25a>
            HAL_GPIO_WritePin(dir.port, dir.pin, GPIO_PIN_SET); //mn297
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f8d3 00c8 	ldr.w	r0, [r3, #200]	; 0xc8
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 8002388:	2201      	movs	r2, #1
 800238a:	4619      	mov	r1, r3
 800238c:	f000 ff6c 	bl	8003268 <HAL_GPIO_WritePin>
 8002390:	e009      	b.n	80023a6 <_ZN13RoverArmMotor4tickEv+0x26e>
        }
        else {
            HAL_GPIO_WritePin(dir.port, dir.pin, GPIO_PIN_RESET); //mn297
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f8d3 00c8 	ldr.w	r0, [r3, #200]	; 0xc8
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 800239e:	2200      	movs	r2, #0
 80023a0:	4619      	mov	r1, r3
 80023a2:	f000 ff61 	bl	8003268 <HAL_GPIO_WritePin>
        }
        // Write to PWM pin
        //TODO port to HAL
        // analogWrite(pwm, abs(output)); //mn297 function execute quickly and jumps to next tick()
        double test_output = abs(output);     //smoothing
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	e9d3 234e 	ldrd	r2, r3, [r3, #312]	; 0x138
 80023ac:	4610      	mov	r0, r2
 80023ae:	4619      	mov	r1, r3
 80023b0:	f7fe fbd2 	bl	8000b58 <__aeabi_d2iz>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	bfb8      	it	lt
 80023ba:	425b      	neglt	r3, r3
 80023bc:	4618      	mov	r0, r3
 80023be:	f7fe f8b1 	bl	8000524 <__aeabi_i2d>
 80023c2:	4602      	mov	r2, r0
 80023c4:	460b      	mov	r3, r1
 80023c6:	e9c7 2302 	strd	r2, r3, [r7, #8]
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, (int) test_output);
 80023ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80023ce:	f7fe fbc3 	bl	8000b58 <__aeabi_d2iz>
 80023d2:	4602      	mov	r2, r0
 80023d4:	4b08      	ldr	r3, [pc, #32]	; (80023f8 <_ZN13RoverArmMotor4tickEv+0x2c0>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	639a      	str	r2, [r3, #56]	; 0x38
    //     internalServoInstance.writeMicroseconds(output);
    // }


    //------------------Update angle------------------//
    lastAngle = currentAngle;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	e9d3 2346 	ldrd	r2, r3, [r3, #280]	; 0x118
 80023e0:	6879      	ldr	r1, [r7, #4]
 80023e2:	e9c1 2348 	strd	r2, r3, [r1, #288]	; 0x120
    
}
 80023e6:	bf00      	nop
 80023e8:	3718      	adds	r7, #24
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bdb0      	pop	{r4, r5, r7, pc}
 80023ee:	bf00      	nop
 80023f0:	3ff00000 	.word	0x3ff00000
 80023f4:	40768000 	.word	0x40768000
 80023f8:	200003a4 	.word	0x200003a4

080023fc <_ZN13RoverArmMotor11getSetpointEv>:
    if(getRatio() == ratio) return true; 
    return false; 
}

// For display purposes
double RoverArmMotor::getSetpoint(){
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
    return setpoint / gearRatio;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	e9d3 0150 	ldrd	r0, r1, [r3, #320]	; 0x140
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	e9d3 2354 	ldrd	r2, r3, [r3, #336]	; 0x150
 8002410:	f7fe fa1c 	bl	800084c <__aeabi_ddiv>
 8002414:	4602      	mov	r2, r0
 8002416:	460b      	mov	r3, r1
 8002418:	ec43 2b17 	vmov	d7, r2, r3
}
 800241c:	eeb0 0a47 	vmov.f32	s0, s14
 8002420:	eef0 0a67 	vmov.f32	s1, s15
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <_ZN13RoverArmMotor11newSetpointEd>:

bool RoverArmMotor::newSetpoint(double angl){
 800242a:	b580      	push	{r7, lr}
 800242c:	b086      	sub	sp, #24
 800242e:	af00      	add	r7, sp, #0
 8002430:	60f8      	str	r0, [r7, #12]
 8002432:	ed87 0b00 	vstr	d0, [r7]
    double setpoint_test = angl * gearRatio;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	e9d3 2354 	ldrd	r2, r3, [r3, #336]	; 0x150
 800243c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002440:	f7fe f8da 	bl	80005f8 <__aeabi_dmul>
 8002444:	4602      	mov	r2, r0
 8002446:	460b      	mov	r3, r1
 8002448:	e9c7 2304 	strd	r2, r3, [r7, #16]
    if(setpoint_test > lowestAngle && setpoint_test < highestAngle){
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	e9d3 2340 	ldrd	r2, r3, [r3, #256]	; 0x100
 8002452:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002456:	f7fe fb5f 	bl	8000b18 <__aeabi_dcmpgt>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d010      	beq.n	8002482 <_ZN13RoverArmMotor11newSetpointEd+0x58>
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	e9d3 2342 	ldrd	r2, r3, [r3, #264]	; 0x108
 8002466:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800246a:	f7fe fb37 	bl	8000adc <__aeabi_dcmplt>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d006      	beq.n	8002482 <_ZN13RoverArmMotor11newSetpointEd+0x58>
        setpoint = setpoint_test;
 8002474:	68f9      	ldr	r1, [r7, #12]
 8002476:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800247a:	e9c1 2350 	strd	r2, r3, [r1, #320]	; 0x140
        return true;
 800247e:	2301      	movs	r3, #1
 8002480:	e000      	b.n	8002484 <_ZN13RoverArmMotor11newSetpointEd+0x5a>
    }else{
        return false;
 8002482:	2300      	movs	r3, #0
    }
}
 8002484:	4618      	mov	r0, r3
 8002486:	3718      	adds	r7, #24
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <_ZN13RoverArmMotor11engageBrakeEv>:
    //   digitalWrite(brake, LOW);  
    HAL_GPIO_WritePin(brake.port, brake.pin, GPIO_PIN_RESET); //mn297
    }
}

void RoverArmMotor::engageBrake(){
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
    if(brake.valid != 0){
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f893 30ee 	ldrb.w	r3, [r3, #238]	; 0xee
 800249a:	2b00      	cmp	r3, #0
 800249c:	d009      	beq.n	80024b2 <_ZN13RoverArmMotor11engageBrakeEv+0x26>
    //    digitalWrite(brake, HIGH); 
    HAL_GPIO_WritePin(brake.port, brake.pin, GPIO_PIN_SET); //mn297
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 80024aa:	2201      	movs	r2, #1
 80024ac:	4619      	mov	r1, r3
 80024ae:	f000 fedb 	bl	8003268 <HAL_GPIO_WritePin>
    }
}
 80024b2:	bf00      	nop
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
	...

080024bc <_ZN13RoverArmMotor17get_current_angleEv>:
    uint16_t encoderData = getPositionSPI(spi, encoder.port, encoder.pin, 12, nullptr); //timer not used, so nullptr
    adcResult = internalAveragerInstance.reading(encoderData);  // implicit cast to int
    currentAngle = mapFloat((float) adcResult, MIN_ADC_VALUE, MAX_ADC_VALUE, 0, 359.0f); //mn297 potentiometer encoder
    return currentAngle / gearRatio;
}
double RoverArmMotor::get_current_angle(){    //mn297
 80024bc:	b580      	push	{r7, lr}
 80024be:	b086      	sub	sp, #24
 80024c0:	af02      	add	r7, sp, #8
 80024c2:	6078      	str	r0, [r7, #4]
    // return currentAngle / gearRatio;
    uint16_t encoderData = getPositionSPI(spi, encoder.port, encoder.pin, 12, nullptr); //timer not used, so nullptr
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f8d3 00f8 	ldr.w	r0, [r3, #248]	; 0xf8
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	; 0xdc
 80024d6:	2300      	movs	r3, #0
 80024d8:	9300      	str	r3, [sp, #0]
 80024da:	230c      	movs	r3, #12
 80024dc:	f004 fa39 	bl	8006952 <getPositionSPI>
 80024e0:	4603      	mov	r3, r0
 80024e2:	81fb      	strh	r3, [r7, #14]
    currentAngle = mapFloat((float) encoderData, MIN_ADC_VALUE, MAX_ADC_VALUE, 0, 359.0f); //mn297 potentiometer encoder
 80024e4:	89fb      	ldrh	r3, [r7, #14]
 80024e6:	ee07 3a90 	vmov	s15, r3
 80024ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024ee:	ed9f 2a13 	vldr	s4, [pc, #76]	; 800253c <_ZN13RoverArmMotor17get_current_angleEv+0x80>
 80024f2:	eddf 1a13 	vldr	s3, [pc, #76]	; 8002540 <_ZN13RoverArmMotor17get_current_angleEv+0x84>
 80024f6:	ed9f 1a13 	vldr	s2, [pc, #76]	; 8002544 <_ZN13RoverArmMotor17get_current_angleEv+0x88>
 80024fa:	eddf 0a11 	vldr	s1, [pc, #68]	; 8002540 <_ZN13RoverArmMotor17get_current_angleEv+0x84>
 80024fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f000 f820 	bl	8002548 <_ZN13RoverArmMotor8mapFloatEfffff>
 8002508:	eeb0 7a40 	vmov.f32	s14, s0
 800250c:	eef0 7a60 	vmov.f32	s15, s1
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	ed83 7b46 	vstr	d7, [r3, #280]	; 0x118
    return currentAngle / gearRatio;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	e9d3 0146 	ldrd	r0, r1, [r3, #280]	; 0x118
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	e9d3 2354 	ldrd	r2, r3, [r3, #336]	; 0x150
 8002522:	f7fe f993 	bl	800084c <__aeabi_ddiv>
 8002526:	4602      	mov	r2, r0
 8002528:	460b      	mov	r3, r1
 800252a:	ec43 2b17 	vmov	d7, r2, r3
}
 800252e:	eeb0 0a47 	vmov.f32	s0, s14
 8002532:	eef0 0a67 	vmov.f32	s1, s15
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	43b38000 	.word	0x43b38000
 8002540:	00000000 	.word	0x00000000
 8002544:	457ff000 	.word	0x457ff000

08002548 <_ZN13RoverArmMotor8mapFloatEfffff>:
double RoverArmMotor::getCurrentOutput(){
    return output;
}

double RoverArmMotor::mapFloat(float x, float in_min, float in_max, float out_min, float out_max){
 8002548:	b580      	push	{r7, lr}
 800254a:	b088      	sub	sp, #32
 800254c:	af00      	add	r7, sp, #0
 800254e:	6178      	str	r0, [r7, #20]
 8002550:	ed87 0a04 	vstr	s0, [r7, #16]
 8002554:	edc7 0a03 	vstr	s1, [r7, #12]
 8002558:	ed87 1a02 	vstr	s2, [r7, #8]
 800255c:	edc7 1a01 	vstr	s3, [r7, #4]
 8002560:	ed87 2a00 	vstr	s4, [r7]
    double result = ((x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min);
 8002564:	ed97 7a04 	vldr	s14, [r7, #16]
 8002568:	edd7 7a03 	vldr	s15, [r7, #12]
 800256c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002570:	edd7 6a00 	vldr	s13, [r7]
 8002574:	edd7 7a01 	vldr	s15, [r7, #4]
 8002578:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800257c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002580:	ed97 7a02 	vldr	s14, [r7, #8]
 8002584:	edd7 7a03 	vldr	s15, [r7, #12]
 8002588:	ee77 7a67 	vsub.f32	s15, s14, s15
 800258c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002590:	edd7 7a01 	vldr	s15, [r7, #4]
 8002594:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002598:	ee17 0a90 	vmov	r0, s15
 800259c:	f7fd ffd4 	bl	8000548 <__aeabi_f2d>
 80025a0:	4602      	mov	r2, r0
 80025a2:	460b      	mov	r3, r1
 80025a4:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return result; 
 80025a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80025ac:	ec43 2b17 	vmov	d7, r2, r3
    }
 80025b0:	eeb0 0a47 	vmov.f32	s0, s14
 80025b4:	eef0 0a67 	vmov.f32	s1, s15
 80025b8:	3720      	adds	r7, #32
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <_ZN9movingAvg5beginEv>:

#include <movingAvg.h>

// initialize - allocate the interval array
void movingAvg::begin()
{
 80025be:	b580      	push	{r7, lr}
 80025c0:	b082      	sub	sp, #8
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	6078      	str	r0, [r7, #4]
    m_readings = new int[m_interval];
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d201      	bcs.n	80025d6 <_ZN9movingAvg5beginEv+0x18>
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	e001      	b.n	80025da <_ZN9movingAvg5beginEv+0x1c>
 80025d6:	f04f 33ff 	mov.w	r3, #4294967295
 80025da:	4618      	mov	r0, r3
 80025dc:	f004 fa8c 	bl	8006af8 <_Znaj>
 80025e0:	4603      	mov	r3, r0
 80025e2:	461a      	mov	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	611a      	str	r2, [r3, #16]
}
 80025e8:	bf00      	nop
 80025ea:	3708      	adds	r7, #8
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef>:

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~ Constructor ~~~~~~~~~~~~~~~~ */
PID::PID() { }

PID::PID(double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b08a      	sub	sp, #40	; 0x28
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6278      	str	r0, [r7, #36]	; 0x24
 80025f8:	6239      	str	r1, [r7, #32]
 80025fa:	61fa      	str	r2, [r7, #28]
 80025fc:	61bb      	str	r3, [r7, #24]
 80025fe:	ed87 0b04 	vstr	d0, [r7, #16]
 8002602:	ed87 1b02 	vstr	d1, [r7, #8]
 8002606:	ed87 2b00 	vstr	d2, [r7]
{
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	_myOutput   = Output;
 800260a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260c:	69fa      	ldr	r2, [r7, #28]
 800260e:	645a      	str	r2, [r3, #68]	; 0x44
	_myInput    = Input;
 8002610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002612:	6a3a      	ldr	r2, [r7, #32]
 8002614:	641a      	str	r2, [r3, #64]	; 0x40
	_mySetpoint = Setpoint;
 8002616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002618:	69ba      	ldr	r2, [r7, #24]
 800261a:	649a      	str	r2, [r3, #72]	; 0x48
	_inAuto     = (PIDMode_TypeDef)_FALSE;
 800261c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261e:	2200      	movs	r2, #0
 8002620:	705a      	strb	r2, [r3, #1]
	
	PID::SetOutputLimits(0, _PID_8BIT_PWM_MAX);
 8002622:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8002678 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef+0x88>
 8002626:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8002680 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef+0x90>
 800262a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800262c:	f000 f9ab 	bl	8002986 <_ZN3PID15SetOutputLimitsEdd>
	
	_sampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8002630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002632:	2264      	movs	r2, #100	; 0x64
 8002634:	609a      	str	r2, [r3, #8]
	
	PID::SetControllerDirection(ControllerDirection);
 8002636:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800263a:	4619      	mov	r1, r3
 800263c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800263e:	f000 fad3 	bl	8002be8 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef>
	PID::SetTunings(Kp, Ki, Kd, POn);
 8002642:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002646:	4619      	mov	r1, r3
 8002648:	ed97 2b00 	vldr	d2, [r7]
 800264c:	ed97 1b02 	vldr	d1, [r7, #8]
 8002650:	ed97 0b04 	vldr	d0, [r7, #16]
 8002654:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002656:	f000 fa1f 	bl	8002a98 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>
	
	_lastTime = GetTime() - _sampleTime;
 800265a:	f000 fb75 	bl	8002d48 <HAL_GetTick>
 800265e:	4602      	mov	r2, r0
 8002660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	1ad2      	subs	r2, r2, r3
 8002666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002668:	605a      	str	r2, [r3, #4]
	
}
 800266a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800266c:	4618      	mov	r0, r3
 800266e:	3728      	adds	r7, #40	; 0x28
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	f3af 8000 	nop.w
 8002678:	00000000 	.word	0x00000000
 800267c:	406fe000 	.word	0x406fe000
	...

08002688 <_ZN3PIDC1EPdS0_S0_ddd13PIDCD_TypeDef>:

PID::PID(double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDCD_TypeDef ControllerDirection) : PID::PID(Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection)
 8002688:	b580      	push	{r7, lr}
 800268a:	b08c      	sub	sp, #48	; 0x30
 800268c:	af02      	add	r7, sp, #8
 800268e:	6278      	str	r0, [r7, #36]	; 0x24
 8002690:	6239      	str	r1, [r7, #32]
 8002692:	61fa      	str	r2, [r7, #28]
 8002694:	61bb      	str	r3, [r7, #24]
 8002696:	ed87 0b04 	vstr	d0, [r7, #16]
 800269a:	ed87 1b02 	vstr	d1, [r7, #8]
 800269e:	ed87 2b00 	vstr	d2, [r7]
 80026a2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80026a6:	9301      	str	r3, [sp, #4]
 80026a8:	2301      	movs	r3, #1
 80026aa:	9300      	str	r3, [sp, #0]
 80026ac:	ed97 2b00 	vldr	d2, [r7]
 80026b0:	ed97 1b02 	vldr	d1, [r7, #8]
 80026b4:	ed97 0b04 	vldr	d0, [r7, #16]
 80026b8:	69bb      	ldr	r3, [r7, #24]
 80026ba:	69fa      	ldr	r2, [r7, #28]
 80026bc:	6a39      	ldr	r1, [r7, #32]
 80026be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80026c0:	f7ff ff96 	bl	80025f0 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef>
{ }
 80026c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c6:	4618      	mov	r0, r3
 80026c8:	3728      	adds	r7, #40	; 0x28
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <_ZN3PID4InitEv>:



/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID::Init(void)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b082      	sub	sp, #8
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	_outputSum = *_myOutput;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026de:	6879      	ldr	r1, [r7, #4]
 80026e0:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	_lastInput = *_myInput;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ec:	6879      	ldr	r1, [r7, #4]
 80026ee:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	
	if (_outputSum > _outMax)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80026fe:	f7fe fa0b 	bl	8000b18 <__aeabi_dcmpgt>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d006      	beq.n	8002716 <_ZN3PID4InitEv+0x48>
	{
		_outputSum = _outMax;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800270e:	6879      	ldr	r1, [r7, #4]
 8002710:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	{
		_outputSum = _outMin;
	}
	else { }	
	
}
 8002714:	e011      	b.n	800273a <_ZN3PID4InitEv+0x6c>
	else if (_outputSum < _outMin)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002722:	f7fe f9db 	bl	8000adc <__aeabi_dcmplt>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d100      	bne.n	800272e <_ZN3PID4InitEv+0x60>
}
 800272c:	e005      	b.n	800273a <_ZN3PID4InitEv+0x6c>
		_outputSum = _outMin;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002734:	6879      	ldr	r1, [r7, #4]
 8002736:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 800273a:	bf00      	nop
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <_ZN3PID7ComputeEv>:
	PID::Init(Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
}

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID::Compute(void)
{
 8002742:	b5b0      	push	{r4, r5, r7, lr}
 8002744:	b08c      	sub	sp, #48	; 0x30
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;
	
	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!_inAuto)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	785b      	ldrb	r3, [r3, #1]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <_ZN3PID7ComputeEv+0x14>
	{
		return _FALSE;
 8002752:	2300      	movs	r3, #0
 8002754:	e0f5      	b.n	8002942 <_ZN3PID7ComputeEv+0x200>
	}
	
	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 8002756:	f000 faf7 	bl	8002d48 <HAL_GetTick>
 800275a:	6278      	str	r0, [r7, #36]	; 0x24
	timeChange = (now - _lastTime);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	623b      	str	r3, [r7, #32]
	
	if (timeChange >= _sampleTime)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	6a3a      	ldr	r2, [r7, #32]
 800276c:	429a      	cmp	r2, r3
 800276e:	f0c0 80e7 	bcc.w	8002940 <_ZN3PID7ComputeEv+0x1fe>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *_myInput;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800277a:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = abs(*_mySetpoint - input);	//mn297 fix
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002782:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002786:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800278a:	f7fd fd7d 	bl	8000288 <__aeabi_dsub>
 800278e:	4602      	mov	r2, r0
 8002790:	460b      	mov	r3, r1
 8002792:	4610      	mov	r0, r2
 8002794:	4619      	mov	r1, r3
 8002796:	f7fe f9df 	bl	8000b58 <__aeabi_d2iz>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	bfb8      	it	lt
 80027a0:	425b      	neglt	r3, r3
 80027a2:	4618      	mov	r0, r3
 80027a4:	f7fd febe 	bl	8000524 <__aeabi_i2d>
 80027a8:	4602      	mov	r2, r0
 80027aa:	460b      	mov	r3, r1
 80027ac:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = abs(input - _lastInput);		//mn297 fix
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 80027b6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80027ba:	f7fd fd65 	bl	8000288 <__aeabi_dsub>
 80027be:	4602      	mov	r2, r0
 80027c0:	460b      	mov	r3, r1
 80027c2:	4610      	mov	r0, r2
 80027c4:	4619      	mov	r1, r3
 80027c6:	f7fe f9c7 	bl	8000b58 <__aeabi_d2iz>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	bfb8      	it	lt
 80027d0:	425b      	neglt	r3, r3
 80027d2:	4618      	mov	r0, r3
 80027d4:	f7fd fea6 	bl	8000524 <__aeabi_i2d>
 80027d8:	4602      	mov	r2, r0
 80027da:	460b      	mov	r3, r1
 80027dc:	e9c7 2302 	strd	r2, r3, [r7, #8]
		
		_outputSum += (_ki * error);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80027ec:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80027f0:	f7fd ff02 	bl	80005f8 <__aeabi_dmul>
 80027f4:	4602      	mov	r2, r0
 80027f6:	460b      	mov	r3, r1
 80027f8:	4620      	mov	r0, r4
 80027fa:	4629      	mov	r1, r5
 80027fc:	f7fd fd46 	bl	800028c <__adddf3>
 8002800:	4602      	mov	r2, r0
 8002802:	460b      	mov	r3, r1
 8002804:	6879      	ldr	r1, [r7, #4]
 8002806:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		
		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!_pOnE)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d114      	bne.n	800283c <_ZN3PID7ComputeEv+0xfa>
		{
			_outputSum -= _kp * dInput;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800281e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002822:	f7fd fee9 	bl	80005f8 <__aeabi_dmul>
 8002826:	4602      	mov	r2, r0
 8002828:	460b      	mov	r3, r1
 800282a:	4620      	mov	r0, r4
 800282c:	4629      	mov	r1, r5
 800282e:	f7fd fd2b 	bl	8000288 <__aeabi_dsub>
 8002832:	4602      	mov	r2, r0
 8002834:	460b      	mov	r3, r1
 8002836:	6879      	ldr	r1, [r7, #4]
 8002838:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		}
		
		if (_outputSum > _outMax)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002848:	f7fe f966 	bl	8000b18 <__aeabi_dcmpgt>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d006      	beq.n	8002860 <_ZN3PID7ComputeEv+0x11e>
		{
			_outputSum = _outMax;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002858:	6879      	ldr	r1, [r7, #4]
 800285a:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 800285e:	e010      	b.n	8002882 <_ZN3PID7ComputeEv+0x140>
		}
		else if (_outputSum < _outMin)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800286c:	f7fe f936 	bl	8000adc <__aeabi_dcmplt>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d005      	beq.n	8002882 <_ZN3PID7ComputeEv+0x140>
		{
			_outputSum = _outMin;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800287c:	6879      	ldr	r1, [r7, #4]
 800287e:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		}
		else { }
		
		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (_pOnE)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d00b      	beq.n	80028a2 <_ZN3PID7ComputeEv+0x160>
		{
			output = _kp * error;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002890:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002894:	f7fd feb0 	bl	80005f8 <__aeabi_dmul>
 8002898:	4602      	mov	r2, r0
 800289a:	460b      	mov	r3, r1
 800289c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80028a0:	e005      	b.n	80028ae <_ZN3PID7ComputeEv+0x16c>
		}
		else
		{
			output = 0;
 80028a2:	f04f 0200 	mov.w	r2, #0
 80028a6:	f04f 0300 	mov.w	r3, #0
 80028aa:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
		
		/* ..... Compute Rest of PID Output ..... */
		output += _outputSum - _kd * dInput;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80028ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028be:	f7fd fe9b 	bl	80005f8 <__aeabi_dmul>
 80028c2:	4602      	mov	r2, r0
 80028c4:	460b      	mov	r3, r1
 80028c6:	4620      	mov	r0, r4
 80028c8:	4629      	mov	r1, r5
 80028ca:	f7fd fcdd 	bl	8000288 <__aeabi_dsub>
 80028ce:	4602      	mov	r2, r0
 80028d0:	460b      	mov	r3, r1
 80028d2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80028d6:	f7fd fcd9 	bl	800028c <__adddf3>
 80028da:	4602      	mov	r2, r0
 80028dc:	460b      	mov	r3, r1
 80028de:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		
		if (output > _outMax)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80028e8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80028ec:	f7fe f914 	bl	8000b18 <__aeabi_dcmpgt>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d005      	beq.n	8002902 <_ZN3PID7ComputeEv+0x1c0>
		{
			output = _outMax;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80028fc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8002900:	e00e      	b.n	8002920 <_ZN3PID7ComputeEv+0x1de>
		}
		else if (output < _outMin)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002908:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800290c:	f7fe f8e6 	bl	8000adc <__aeabi_dcmplt>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d004      	beq.n	8002920 <_ZN3PID7ComputeEv+0x1de>
		{
			output = _outMin;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800291c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
		else { }
		
		*_myOutput = output;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002924:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002928:	e9c1 2300 	strd	r2, r3, [r1]
		
		/* ..... Remember some variables for next time ..... */
		_lastInput = input;
 800292c:	6879      	ldr	r1, [r7, #4]
 800292e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002932:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
		_lastTime  = now;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800293a:	605a      	str	r2, [r3, #4]
		
		return _TRUE;
 800293c:	2301      	movs	r3, #1
 800293e:	e000      	b.n	8002942 <_ZN3PID7ComputeEv+0x200>
		
	}
	else
	{
		return _FALSE;
 8002940:	2300      	movs	r3, #0
	}
	
}
 8002942:	4618      	mov	r0, r3
 8002944:	3730      	adds	r7, #48	; 0x30
 8002946:	46bd      	mov	sp, r7
 8002948:	bdb0      	pop	{r4, r5, r7, pc}

0800294a <_ZN3PID7SetModeE15PIDMode_TypeDef>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID::SetMode(PIDMode_TypeDef Mode)
{
 800294a:	b580      	push	{r7, lr}
 800294c:	b084      	sub	sp, #16
 800294e:	af00      	add	r7, sp, #0
 8002950:	6078      	str	r0, [r7, #4]
 8002952:	460b      	mov	r3, r1
 8002954:	70fb      	strb	r3, [r7, #3]
	
	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 8002956:	78fb      	ldrb	r3, [r7, #3]
 8002958:	2b01      	cmp	r3, #1
 800295a:	bf0c      	ite	eq
 800295c:	2301      	moveq	r3, #1
 800295e:	2300      	movne	r3, #0
 8002960:	b2db      	uxtb	r3, r3
 8002962:	73fb      	strb	r3, [r7, #15]
	
	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !_inAuto)
 8002964:	7bfb      	ldrb	r3, [r7, #15]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d006      	beq.n	8002978 <_ZN3PID7SetModeE15PIDMode_TypeDef+0x2e>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	785b      	ldrb	r3, [r3, #1]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d102      	bne.n	8002978 <_ZN3PID7SetModeE15PIDMode_TypeDef+0x2e>
	{
		Init();
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f7ff feab 	bl	80026ce <_ZN3PID4InitEv>
	}
	
	_inAuto = (PIDMode_TypeDef)newAuto;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	7bfa      	ldrb	r2, [r7, #15]
 800297c:	705a      	strb	r2, [r3, #1]
	
}
 800297e:	bf00      	nop
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <_ZN3PID15SetOutputLimitsEdd>:
	return _inAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID::SetOutputLimits(double Min, double Max)
{
 8002986:	b580      	push	{r7, lr}
 8002988:	b086      	sub	sp, #24
 800298a:	af00      	add	r7, sp, #0
 800298c:	6178      	str	r0, [r7, #20]
 800298e:	ed87 0b02 	vstr	d0, [r7, #8]
 8002992:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8002996:	e9d7 2300 	ldrd	r2, r3, [r7]
 800299a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800299e:	f7fe f8b1 	bl	8000b04 <__aeabi_dcmpge>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d158      	bne.n	8002a5a <_ZN3PID15SetOutputLimitsEdd+0xd4>
	{
		return;
	}
	
	_outMin = Min;
 80029a8:	6979      	ldr	r1, [r7, #20]
 80029aa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80029ae:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	_outMax = Max;
 80029b2:	6979      	ldr	r1, [r7, #20]
 80029b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80029b8:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	
	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (_inAuto)
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	785b      	ldrb	r3, [r3, #1]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d04b      	beq.n	8002a5c <_ZN3PID15SetOutputLimitsEdd+0xd6>
	{
		
		/* ..... Check out value ..... */
		if (*_myOutput > _outMax)
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029c8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80029d2:	f7fe f8a1 	bl	8000b18 <__aeabi_dcmpgt>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d007      	beq.n	80029ec <_ZN3PID15SetOutputLimitsEdd+0x66>
		{
			*_myOutput = _outMax;
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80029e6:	e9c1 2300 	strd	r2, r3, [r1]
 80029ea:	e012      	b.n	8002a12 <_ZN3PID15SetOutputLimitsEdd+0x8c>
		}
		else if (*_myOutput < _outMin)
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80029fa:	f7fe f86f 	bl	8000adc <__aeabi_dcmplt>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d006      	beq.n	8002a12 <_ZN3PID15SetOutputLimitsEdd+0x8c>
		{
			*_myOutput = _outMin;
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002a0e:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }
		
		/* ..... Check out value ..... */
		if (_outputSum > _outMax)
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002a1e:	f7fe f87b 	bl	8000b18 <__aeabi_dcmpgt>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d006      	beq.n	8002a36 <_ZN3PID15SetOutputLimitsEdd+0xb0>
		{
			_outputSum = _outMax;
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002a2e:	6979      	ldr	r1, [r7, #20]
 8002a30:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8002a34:	e012      	b.n	8002a5c <_ZN3PID15SetOutputLimitsEdd+0xd6>
		}
		else if (_outputSum < _outMin)
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002a42:	f7fe f84b 	bl	8000adc <__aeabi_dcmplt>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d007      	beq.n	8002a5c <_ZN3PID15SetOutputLimitsEdd+0xd6>
		{
			_outputSum = _outMin;
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002a52:	6979      	ldr	r1, [r7, #20]
 8002a54:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8002a58:	e000      	b.n	8002a5c <_ZN3PID15SetOutputLimitsEdd+0xd6>
		return;
 8002a5a:	bf00      	nop
		}
		else { }
		
	}
	
}
 8002a5c:	3718      	adds	r7, #24
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <_ZN3PID10SetTuningsEddd>:

/* ~~~~~~~~~~~~~~~~ PID Tunings ~~~~~~~~~~~~~~~~ */
void PID::SetTunings(double Kp, double Ki, double Kd)
{
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b088      	sub	sp, #32
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	61f8      	str	r0, [r7, #28]
 8002a6a:	ed87 0b04 	vstr	d0, [r7, #16]
 8002a6e:	ed87 1b02 	vstr	d1, [r7, #8]
 8002a72:	ed87 2b00 	vstr	d2, [r7]
	PID::SetTunings(Kp, Ki, Kd, _pOn);
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	789b      	ldrb	r3, [r3, #2]
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	ed97 2b00 	vldr	d2, [r7]
 8002a80:	ed97 1b02 	vldr	d1, [r7, #8]
 8002a84:	ed97 0b04 	vldr	d0, [r7, #16]
 8002a88:	69f8      	ldr	r0, [r7, #28]
 8002a8a:	f000 f805 	bl	8002a98 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>
}
 8002a8e:	bf00      	nop
 8002a90:	3720      	adds	r7, #32
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
	...

08002a98 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>:
void PID::SetTunings(double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b08a      	sub	sp, #40	; 0x28
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	61f8      	str	r0, [r7, #28]
 8002aa0:	ed87 0b04 	vstr	d0, [r7, #16]
 8002aa4:	ed87 1b02 	vstr	d1, [r7, #8]
 8002aa8:	ed87 2b00 	vstr	d2, [r7]
 8002aac:	460b      	mov	r3, r1
 8002aae:	76fb      	strb	r3, [r7, #27]
	
	double SampleTimeInSec;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 8002ab0:	f04f 0200 	mov.w	r2, #0
 8002ab4:	f04f 0300 	mov.w	r3, #0
 8002ab8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002abc:	f7fe f80e 	bl	8000adc <__aeabi_dcmplt>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	f040 8089 	bne.w	8002bda <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
 8002ac8:	f04f 0200 	mov.w	r2, #0
 8002acc:	f04f 0300 	mov.w	r3, #0
 8002ad0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002ad4:	f7fe f802 	bl	8000adc <__aeabi_dcmplt>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d17d      	bne.n	8002bda <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
 8002ade:	f04f 0200 	mov.w	r2, #0
 8002ae2:	f04f 0300 	mov.w	r3, #0
 8002ae6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002aea:	f7fd fff7 	bl	8000adc <__aeabi_dcmplt>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d172      	bne.n	8002bda <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
	{
		return;
	}
	
	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	_pOn    = POn;
 8002af4:	69fb      	ldr	r3, [r7, #28]
 8002af6:	7efa      	ldrb	r2, [r7, #27]
 8002af8:	709a      	strb	r2, [r3, #2]
	_pOnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 8002afa:	7efb      	ldrb	r3, [r7, #27]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	bf0c      	ite	eq
 8002b00:	2301      	moveq	r3, #1
 8002b02:	2300      	movne	r3, #0
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	461a      	mov	r2, r3
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	701a      	strb	r2, [r3, #0]

	_dispKp = Kp;
 8002b0c:	69f9      	ldr	r1, [r7, #28]
 8002b0e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002b12:	e9c1 2304 	strd	r2, r3, [r1, #16]
	_dispKi = Ki;
 8002b16:	69f9      	ldr	r1, [r7, #28]
 8002b18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b1c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	_dispKd = Kd;
 8002b20:	69f9      	ldr	r1, [r7, #28]
 8002b22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b26:	e9c1 2308 	strd	r2, r3, [r1, #32]
	
	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)_sampleTime) / 1000;
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7fd fce8 	bl	8000504 <__aeabi_ui2d>
 8002b34:	f04f 0200 	mov.w	r2, #0
 8002b38:	4b2a      	ldr	r3, [pc, #168]	; (8002be4 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x14c>)
 8002b3a:	f7fd fe87 	bl	800084c <__aeabi_ddiv>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	460b      	mov	r3, r1
 8002b42:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	_kp = Kp;
 8002b46:	69f9      	ldr	r1, [r7, #28]
 8002b48:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002b4c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	_ki = Ki * SampleTimeInSec;
 8002b50:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b54:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002b58:	f7fd fd4e 	bl	80005f8 <__aeabi_dmul>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	460b      	mov	r3, r1
 8002b60:	69f9      	ldr	r1, [r7, #28]
 8002b62:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	_kd = Kd / SampleTimeInSec;
 8002b66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002b6e:	f7fd fe6d 	bl	800084c <__aeabi_ddiv>
 8002b72:	4602      	mov	r2, r0
 8002b74:	460b      	mov	r3, r1
 8002b76:	69f9      	ldr	r1, [r7, #28]
 8002b78:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	
	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (_controllerDirection == _PID_CD_REVERSE)
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	78db      	ldrb	r3, [r3, #3]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d12b      	bne.n	8002bdc <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x144>
	{
		
		_kp = (0 - _kp);
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002b8a:	f04f 0000 	mov.w	r0, #0
 8002b8e:	f04f 0100 	mov.w	r1, #0
 8002b92:	f7fd fb79 	bl	8000288 <__aeabi_dsub>
 8002b96:	4602      	mov	r2, r0
 8002b98:	460b      	mov	r3, r1
 8002b9a:	69f9      	ldr	r1, [r7, #28]
 8002b9c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		_ki = (0 - _ki);
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002ba6:	f04f 0000 	mov.w	r0, #0
 8002baa:	f04f 0100 	mov.w	r1, #0
 8002bae:	f7fd fb6b 	bl	8000288 <__aeabi_dsub>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	69f9      	ldr	r1, [r7, #28]
 8002bb8:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		_kd = (0 - _kd);
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002bc2:	f04f 0000 	mov.w	r0, #0
 8002bc6:	f04f 0100 	mov.w	r1, #0
 8002bca:	f7fd fb5d 	bl	8000288 <__aeabi_dsub>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	69f9      	ldr	r1, [r7, #28]
 8002bd4:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 8002bd8:	e000      	b.n	8002bdc <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x144>
		return;
 8002bda:	bf00      	nop
		
	}
	
}
 8002bdc:	3728      	adds	r7, #40	; 0x28
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	408f4000 	.word	0x408f4000

08002be8 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID::SetControllerDirection(PIDCD_TypeDef Direction)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((_inAuto) && (Direction != _controllerDirection))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	785b      	ldrb	r3, [r3, #1]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d02e      	beq.n	8002c5a <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef+0x72>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	78db      	ldrb	r3, [r3, #3]
 8002c00:	78fa      	ldrb	r2, [r7, #3]
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d029      	beq.n	8002c5a <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef+0x72>
	{
		
		_kp = (0 - _kp);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002c0c:	f04f 0000 	mov.w	r0, #0
 8002c10:	f04f 0100 	mov.w	r1, #0
 8002c14:	f7fd fb38 	bl	8000288 <__aeabi_dsub>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	460b      	mov	r3, r1
 8002c1c:	6879      	ldr	r1, [r7, #4]
 8002c1e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		_ki = (0 - _ki);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002c28:	f04f 0000 	mov.w	r0, #0
 8002c2c:	f04f 0100 	mov.w	r1, #0
 8002c30:	f7fd fb2a 	bl	8000288 <__aeabi_dsub>
 8002c34:	4602      	mov	r2, r0
 8002c36:	460b      	mov	r3, r1
 8002c38:	6879      	ldr	r1, [r7, #4]
 8002c3a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		_kd = (0 - _kd);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002c44:	f04f 0000 	mov.w	r0, #0
 8002c48:	f04f 0100 	mov.w	r1, #0
 8002c4c:	f7fd fb1c 	bl	8000288 <__aeabi_dsub>
 8002c50:	4602      	mov	r2, r0
 8002c52:	460b      	mov	r3, r1
 8002c54:	6879      	ldr	r1, [r7, #4]
 8002c56:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		
	}
	
	_controllerDirection = Direction;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	78fa      	ldrb	r2, [r7, #3]
 8002c5e:	70da      	strb	r2, [r3, #3]
	
}
 8002c60:	bf00      	nop
 8002c62:	3708      	adds	r7, #8
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c72:	4b0c      	ldr	r3, [pc, #48]	; (8002ca4 <HAL_Init+0x3c>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a0b      	ldr	r2, [pc, #44]	; (8002ca4 <HAL_Init+0x3c>)
 8002c78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c7c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c7e:	2003      	movs	r0, #3
 8002c80:	f000 f944 	bl	8002f0c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c84:	2000      	movs	r0, #0
 8002c86:	f000 f80f 	bl	8002ca8 <HAL_InitTick>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d002      	beq.n	8002c96 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	71fb      	strb	r3, [r7, #7]
 8002c94:	e001      	b.n	8002c9a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002c96:	f7fe fd3b 	bl	8001710 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002c9a:	79fb      	ldrb	r3, [r7, #7]
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3708      	adds	r7, #8
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	40022000 	.word	0x40022000

08002ca8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002cb4:	4b17      	ldr	r3, [pc, #92]	; (8002d14 <HAL_InitTick+0x6c>)
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d023      	beq.n	8002d04 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002cbc:	4b16      	ldr	r3, [pc, #88]	; (8002d18 <HAL_InitTick+0x70>)
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	4b14      	ldr	r3, [pc, #80]	; (8002d14 <HAL_InitTick+0x6c>)
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cca:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f000 f941 	bl	8002f5a <HAL_SYSTICK_Config>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d10f      	bne.n	8002cfe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2b0f      	cmp	r3, #15
 8002ce2:	d809      	bhi.n	8002cf8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	6879      	ldr	r1, [r7, #4]
 8002ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cec:	f000 f919 	bl	8002f22 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002cf0:	4a0a      	ldr	r2, [pc, #40]	; (8002d1c <HAL_InitTick+0x74>)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6013      	str	r3, [r2, #0]
 8002cf6:	e007      	b.n	8002d08 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	73fb      	strb	r3, [r7, #15]
 8002cfc:	e004      	b.n	8002d08 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	73fb      	strb	r3, [r7, #15]
 8002d02:	e001      	b.n	8002d08 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3710      	adds	r7, #16
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	20000038 	.word	0x20000038
 8002d18:	20000030 	.word	0x20000030
 8002d1c:	20000034 	.word	0x20000034

08002d20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002d24:	4b06      	ldr	r3, [pc, #24]	; (8002d40 <HAL_IncTick+0x20>)
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	461a      	mov	r2, r3
 8002d2a:	4b06      	ldr	r3, [pc, #24]	; (8002d44 <HAL_IncTick+0x24>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4413      	add	r3, r2
 8002d30:	4a04      	ldr	r2, [pc, #16]	; (8002d44 <HAL_IncTick+0x24>)
 8002d32:	6013      	str	r3, [r2, #0]
}
 8002d34:	bf00      	nop
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	20000038 	.word	0x20000038
 8002d44:	20000474 	.word	0x20000474

08002d48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d4c:	4b03      	ldr	r3, [pc, #12]	; (8002d5c <HAL_GetTick+0x14>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	20000474 	.word	0x20000474

08002d60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d68:	f7ff ffee 	bl	8002d48 <HAL_GetTick>
 8002d6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d78:	d005      	beq.n	8002d86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002d7a:	4b0a      	ldr	r3, [pc, #40]	; (8002da4 <HAL_Delay+0x44>)
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	461a      	mov	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	4413      	add	r3, r2
 8002d84:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d86:	bf00      	nop
 8002d88:	f7ff ffde 	bl	8002d48 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	68fa      	ldr	r2, [r7, #12]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d8f7      	bhi.n	8002d88 <HAL_Delay+0x28>
  {
  }
}
 8002d98:	bf00      	nop
 8002d9a:	bf00      	nop
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	20000038 	.word	0x20000038

08002da8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f003 0307 	and.w	r3, r3, #7
 8002db6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002db8:	4b0c      	ldr	r3, [pc, #48]	; (8002dec <__NVIC_SetPriorityGrouping+0x44>)
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dbe:	68ba      	ldr	r2, [r7, #8]
 8002dc0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002dd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dda:	4a04      	ldr	r2, [pc, #16]	; (8002dec <__NVIC_SetPriorityGrouping+0x44>)
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	60d3      	str	r3, [r2, #12]
}
 8002de0:	bf00      	nop
 8002de2:	3714      	adds	r7, #20
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr
 8002dec:	e000ed00 	.word	0xe000ed00

08002df0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002df4:	4b04      	ldr	r3, [pc, #16]	; (8002e08 <__NVIC_GetPriorityGrouping+0x18>)
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	0a1b      	lsrs	r3, r3, #8
 8002dfa:	f003 0307 	and.w	r3, r3, #7
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr
 8002e08:	e000ed00 	.word	0xe000ed00

08002e0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	4603      	mov	r3, r0
 8002e14:	6039      	str	r1, [r7, #0]
 8002e16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	db0a      	blt.n	8002e36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	b2da      	uxtb	r2, r3
 8002e24:	490c      	ldr	r1, [pc, #48]	; (8002e58 <__NVIC_SetPriority+0x4c>)
 8002e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e2a:	0112      	lsls	r2, r2, #4
 8002e2c:	b2d2      	uxtb	r2, r2
 8002e2e:	440b      	add	r3, r1
 8002e30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e34:	e00a      	b.n	8002e4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	b2da      	uxtb	r2, r3
 8002e3a:	4908      	ldr	r1, [pc, #32]	; (8002e5c <__NVIC_SetPriority+0x50>)
 8002e3c:	79fb      	ldrb	r3, [r7, #7]
 8002e3e:	f003 030f 	and.w	r3, r3, #15
 8002e42:	3b04      	subs	r3, #4
 8002e44:	0112      	lsls	r2, r2, #4
 8002e46:	b2d2      	uxtb	r2, r2
 8002e48:	440b      	add	r3, r1
 8002e4a:	761a      	strb	r2, [r3, #24]
}
 8002e4c:	bf00      	nop
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr
 8002e58:	e000e100 	.word	0xe000e100
 8002e5c:	e000ed00 	.word	0xe000ed00

08002e60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b089      	sub	sp, #36	; 0x24
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f003 0307 	and.w	r3, r3, #7
 8002e72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	f1c3 0307 	rsb	r3, r3, #7
 8002e7a:	2b04      	cmp	r3, #4
 8002e7c:	bf28      	it	cs
 8002e7e:	2304      	movcs	r3, #4
 8002e80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	3304      	adds	r3, #4
 8002e86:	2b06      	cmp	r3, #6
 8002e88:	d902      	bls.n	8002e90 <NVIC_EncodePriority+0x30>
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	3b03      	subs	r3, #3
 8002e8e:	e000      	b.n	8002e92 <NVIC_EncodePriority+0x32>
 8002e90:	2300      	movs	r3, #0
 8002e92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e94:	f04f 32ff 	mov.w	r2, #4294967295
 8002e98:	69bb      	ldr	r3, [r7, #24]
 8002e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9e:	43da      	mvns	r2, r3
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	401a      	ands	r2, r3
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ea8:	f04f 31ff 	mov.w	r1, #4294967295
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	fa01 f303 	lsl.w	r3, r1, r3
 8002eb2:	43d9      	mvns	r1, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eb8:	4313      	orrs	r3, r2
         );
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3724      	adds	r7, #36	; 0x24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
	...

08002ec8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	3b01      	subs	r3, #1
 8002ed4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ed8:	d301      	bcc.n	8002ede <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002eda:	2301      	movs	r3, #1
 8002edc:	e00f      	b.n	8002efe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ede:	4a0a      	ldr	r2, [pc, #40]	; (8002f08 <SysTick_Config+0x40>)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ee6:	210f      	movs	r1, #15
 8002ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8002eec:	f7ff ff8e 	bl	8002e0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ef0:	4b05      	ldr	r3, [pc, #20]	; (8002f08 <SysTick_Config+0x40>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ef6:	4b04      	ldr	r3, [pc, #16]	; (8002f08 <SysTick_Config+0x40>)
 8002ef8:	2207      	movs	r2, #7
 8002efa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002efc:	2300      	movs	r3, #0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3708      	adds	r7, #8
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	e000e010 	.word	0xe000e010

08002f0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f7ff ff47 	bl	8002da8 <__NVIC_SetPriorityGrouping>
}
 8002f1a:	bf00      	nop
 8002f1c:	3708      	adds	r7, #8
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}

08002f22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f22:	b580      	push	{r7, lr}
 8002f24:	b086      	sub	sp, #24
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	4603      	mov	r3, r0
 8002f2a:	60b9      	str	r1, [r7, #8]
 8002f2c:	607a      	str	r2, [r7, #4]
 8002f2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002f30:	2300      	movs	r3, #0
 8002f32:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002f34:	f7ff ff5c 	bl	8002df0 <__NVIC_GetPriorityGrouping>
 8002f38:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	68b9      	ldr	r1, [r7, #8]
 8002f3e:	6978      	ldr	r0, [r7, #20]
 8002f40:	f7ff ff8e 	bl	8002e60 <NVIC_EncodePriority>
 8002f44:	4602      	mov	r2, r0
 8002f46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f4a:	4611      	mov	r1, r2
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7ff ff5d 	bl	8002e0c <__NVIC_SetPriority>
}
 8002f52:	bf00      	nop
 8002f54:	3718      	adds	r7, #24
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b082      	sub	sp, #8
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f7ff ffb0 	bl	8002ec8 <SysTick_Config>
 8002f68:	4603      	mov	r3, r0
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3708      	adds	r7, #8
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
	...

08002f74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b087      	sub	sp, #28
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f82:	e154      	b.n	800322e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	2101      	movs	r1, #1
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f90:	4013      	ands	r3, r2
 8002f92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	f000 8146 	beq.w	8003228 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f003 0303 	and.w	r3, r3, #3
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d005      	beq.n	8002fb4 <HAL_GPIO_Init+0x40>
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f003 0303 	and.w	r3, r3, #3
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d130      	bne.n	8003016 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	2203      	movs	r2, #3
 8002fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc4:	43db      	mvns	r3, r3
 8002fc6:	693a      	ldr	r2, [r7, #16]
 8002fc8:	4013      	ands	r3, r2
 8002fca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	68da      	ldr	r2, [r3, #12]
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	005b      	lsls	r3, r3, #1
 8002fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	693a      	ldr	r2, [r7, #16]
 8002fe2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002fea:	2201      	movs	r2, #1
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff2:	43db      	mvns	r3, r3
 8002ff4:	693a      	ldr	r2, [r7, #16]
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	091b      	lsrs	r3, r3, #4
 8003000:	f003 0201 	and.w	r2, r3, #1
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	fa02 f303 	lsl.w	r3, r2, r3
 800300a:	693a      	ldr	r2, [r7, #16]
 800300c:	4313      	orrs	r3, r2
 800300e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	693a      	ldr	r2, [r7, #16]
 8003014:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f003 0303 	and.w	r3, r3, #3
 800301e:	2b03      	cmp	r3, #3
 8003020:	d017      	beq.n	8003052 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	2203      	movs	r2, #3
 800302e:	fa02 f303 	lsl.w	r3, r2, r3
 8003032:	43db      	mvns	r3, r3
 8003034:	693a      	ldr	r2, [r7, #16]
 8003036:	4013      	ands	r3, r2
 8003038:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	689a      	ldr	r2, [r3, #8]
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	fa02 f303 	lsl.w	r3, r2, r3
 8003046:	693a      	ldr	r2, [r7, #16]
 8003048:	4313      	orrs	r3, r2
 800304a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f003 0303 	and.w	r3, r3, #3
 800305a:	2b02      	cmp	r3, #2
 800305c:	d123      	bne.n	80030a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	08da      	lsrs	r2, r3, #3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	3208      	adds	r2, #8
 8003066:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800306a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	f003 0307 	and.w	r3, r3, #7
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	220f      	movs	r2, #15
 8003076:	fa02 f303 	lsl.w	r3, r2, r3
 800307a:	43db      	mvns	r3, r3
 800307c:	693a      	ldr	r2, [r7, #16]
 800307e:	4013      	ands	r3, r2
 8003080:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	691a      	ldr	r2, [r3, #16]
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	f003 0307 	and.w	r3, r3, #7
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	fa02 f303 	lsl.w	r3, r2, r3
 8003092:	693a      	ldr	r2, [r7, #16]
 8003094:	4313      	orrs	r3, r2
 8003096:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	08da      	lsrs	r2, r3, #3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	3208      	adds	r2, #8
 80030a0:	6939      	ldr	r1, [r7, #16]
 80030a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	005b      	lsls	r3, r3, #1
 80030b0:	2203      	movs	r2, #3
 80030b2:	fa02 f303 	lsl.w	r3, r2, r3
 80030b6:	43db      	mvns	r3, r3
 80030b8:	693a      	ldr	r2, [r7, #16]
 80030ba:	4013      	ands	r3, r2
 80030bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f003 0203 	and.w	r2, r3, #3
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	005b      	lsls	r3, r3, #1
 80030ca:	fa02 f303 	lsl.w	r3, r2, r3
 80030ce:	693a      	ldr	r2, [r7, #16]
 80030d0:	4313      	orrs	r3, r2
 80030d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	693a      	ldr	r2, [r7, #16]
 80030d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f000 80a0 	beq.w	8003228 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030e8:	4b58      	ldr	r3, [pc, #352]	; (800324c <HAL_GPIO_Init+0x2d8>)
 80030ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030ec:	4a57      	ldr	r2, [pc, #348]	; (800324c <HAL_GPIO_Init+0x2d8>)
 80030ee:	f043 0301 	orr.w	r3, r3, #1
 80030f2:	6613      	str	r3, [r2, #96]	; 0x60
 80030f4:	4b55      	ldr	r3, [pc, #340]	; (800324c <HAL_GPIO_Init+0x2d8>)
 80030f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030f8:	f003 0301 	and.w	r3, r3, #1
 80030fc:	60bb      	str	r3, [r7, #8]
 80030fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003100:	4a53      	ldr	r2, [pc, #332]	; (8003250 <HAL_GPIO_Init+0x2dc>)
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	089b      	lsrs	r3, r3, #2
 8003106:	3302      	adds	r3, #2
 8003108:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800310c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	f003 0303 	and.w	r3, r3, #3
 8003114:	009b      	lsls	r3, r3, #2
 8003116:	220f      	movs	r2, #15
 8003118:	fa02 f303 	lsl.w	r3, r2, r3
 800311c:	43db      	mvns	r3, r3
 800311e:	693a      	ldr	r2, [r7, #16]
 8003120:	4013      	ands	r3, r2
 8003122:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800312a:	d019      	beq.n	8003160 <HAL_GPIO_Init+0x1ec>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a49      	ldr	r2, [pc, #292]	; (8003254 <HAL_GPIO_Init+0x2e0>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d013      	beq.n	800315c <HAL_GPIO_Init+0x1e8>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	4a48      	ldr	r2, [pc, #288]	; (8003258 <HAL_GPIO_Init+0x2e4>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d00d      	beq.n	8003158 <HAL_GPIO_Init+0x1e4>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	4a47      	ldr	r2, [pc, #284]	; (800325c <HAL_GPIO_Init+0x2e8>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d007      	beq.n	8003154 <HAL_GPIO_Init+0x1e0>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a46      	ldr	r2, [pc, #280]	; (8003260 <HAL_GPIO_Init+0x2ec>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d101      	bne.n	8003150 <HAL_GPIO_Init+0x1dc>
 800314c:	2304      	movs	r3, #4
 800314e:	e008      	b.n	8003162 <HAL_GPIO_Init+0x1ee>
 8003150:	2307      	movs	r3, #7
 8003152:	e006      	b.n	8003162 <HAL_GPIO_Init+0x1ee>
 8003154:	2303      	movs	r3, #3
 8003156:	e004      	b.n	8003162 <HAL_GPIO_Init+0x1ee>
 8003158:	2302      	movs	r3, #2
 800315a:	e002      	b.n	8003162 <HAL_GPIO_Init+0x1ee>
 800315c:	2301      	movs	r3, #1
 800315e:	e000      	b.n	8003162 <HAL_GPIO_Init+0x1ee>
 8003160:	2300      	movs	r3, #0
 8003162:	697a      	ldr	r2, [r7, #20]
 8003164:	f002 0203 	and.w	r2, r2, #3
 8003168:	0092      	lsls	r2, r2, #2
 800316a:	4093      	lsls	r3, r2
 800316c:	693a      	ldr	r2, [r7, #16]
 800316e:	4313      	orrs	r3, r2
 8003170:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003172:	4937      	ldr	r1, [pc, #220]	; (8003250 <HAL_GPIO_Init+0x2dc>)
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	089b      	lsrs	r3, r3, #2
 8003178:	3302      	adds	r3, #2
 800317a:	693a      	ldr	r2, [r7, #16]
 800317c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003180:	4b38      	ldr	r3, [pc, #224]	; (8003264 <HAL_GPIO_Init+0x2f0>)
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	43db      	mvns	r3, r3
 800318a:	693a      	ldr	r2, [r7, #16]
 800318c:	4013      	ands	r3, r2
 800318e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d003      	beq.n	80031a4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800319c:	693a      	ldr	r2, [r7, #16]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80031a4:	4a2f      	ldr	r2, [pc, #188]	; (8003264 <HAL_GPIO_Init+0x2f0>)
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80031aa:	4b2e      	ldr	r3, [pc, #184]	; (8003264 <HAL_GPIO_Init+0x2f0>)
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	43db      	mvns	r3, r3
 80031b4:	693a      	ldr	r2, [r7, #16]
 80031b6:	4013      	ands	r3, r2
 80031b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d003      	beq.n	80031ce <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80031c6:	693a      	ldr	r2, [r7, #16]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80031ce:	4a25      	ldr	r2, [pc, #148]	; (8003264 <HAL_GPIO_Init+0x2f0>)
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80031d4:	4b23      	ldr	r3, [pc, #140]	; (8003264 <HAL_GPIO_Init+0x2f0>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	43db      	mvns	r3, r3
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	4013      	ands	r3, r2
 80031e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d003      	beq.n	80031f8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80031f0:	693a      	ldr	r2, [r7, #16]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80031f8:	4a1a      	ldr	r2, [pc, #104]	; (8003264 <HAL_GPIO_Init+0x2f0>)
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80031fe:	4b19      	ldr	r3, [pc, #100]	; (8003264 <HAL_GPIO_Init+0x2f0>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	43db      	mvns	r3, r3
 8003208:	693a      	ldr	r2, [r7, #16]
 800320a:	4013      	ands	r3, r2
 800320c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d003      	beq.n	8003222 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800321a:	693a      	ldr	r2, [r7, #16]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	4313      	orrs	r3, r2
 8003220:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003222:	4a10      	ldr	r2, [pc, #64]	; (8003264 <HAL_GPIO_Init+0x2f0>)
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	3301      	adds	r3, #1
 800322c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	fa22 f303 	lsr.w	r3, r2, r3
 8003238:	2b00      	cmp	r3, #0
 800323a:	f47f aea3 	bne.w	8002f84 <HAL_GPIO_Init+0x10>
  }
}
 800323e:	bf00      	nop
 8003240:	bf00      	nop
 8003242:	371c      	adds	r7, #28
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr
 800324c:	40021000 	.word	0x40021000
 8003250:	40010000 	.word	0x40010000
 8003254:	48000400 	.word	0x48000400
 8003258:	48000800 	.word	0x48000800
 800325c:	48000c00 	.word	0x48000c00
 8003260:	48001000 	.word	0x48001000
 8003264:	40010400 	.word	0x40010400

08003268 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	460b      	mov	r3, r1
 8003272:	807b      	strh	r3, [r7, #2]
 8003274:	4613      	mov	r3, r2
 8003276:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003278:	787b      	ldrb	r3, [r7, #1]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d003      	beq.n	8003286 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800327e:	887a      	ldrh	r2, [r7, #2]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003284:	e002      	b.n	800328c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003286:	887a      	ldrh	r2, [r7, #2]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800328c:	bf00      	nop
 800328e:	370c      	adds	r7, #12
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr

08003298 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003298:	b480      	push	{r7}
 800329a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800329c:	4b04      	ldr	r3, [pc, #16]	; (80032b0 <HAL_PWREx_GetVoltageRange+0x18>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	40007000 	.word	0x40007000

080032b4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b085      	sub	sp, #20
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032c2:	d130      	bne.n	8003326 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80032c4:	4b23      	ldr	r3, [pc, #140]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80032cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032d0:	d038      	beq.n	8003344 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80032d2:	4b20      	ldr	r3, [pc, #128]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80032da:	4a1e      	ldr	r2, [pc, #120]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032dc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032e0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80032e2:	4b1d      	ldr	r3, [pc, #116]	; (8003358 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2232      	movs	r2, #50	; 0x32
 80032e8:	fb02 f303 	mul.w	r3, r2, r3
 80032ec:	4a1b      	ldr	r2, [pc, #108]	; (800335c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80032ee:	fba2 2303 	umull	r2, r3, r2, r3
 80032f2:	0c9b      	lsrs	r3, r3, #18
 80032f4:	3301      	adds	r3, #1
 80032f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032f8:	e002      	b.n	8003300 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	3b01      	subs	r3, #1
 80032fe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003300:	4b14      	ldr	r3, [pc, #80]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003302:	695b      	ldr	r3, [r3, #20]
 8003304:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003308:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800330c:	d102      	bne.n	8003314 <HAL_PWREx_ControlVoltageScaling+0x60>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d1f2      	bne.n	80032fa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003314:	4b0f      	ldr	r3, [pc, #60]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003316:	695b      	ldr	r3, [r3, #20]
 8003318:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800331c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003320:	d110      	bne.n	8003344 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e00f      	b.n	8003346 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003326:	4b0b      	ldr	r3, [pc, #44]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800332e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003332:	d007      	beq.n	8003344 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003334:	4b07      	ldr	r3, [pc, #28]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800333c:	4a05      	ldr	r2, [pc, #20]	; (8003354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800333e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003342:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003344:	2300      	movs	r3, #0
}
 8003346:	4618      	mov	r0, r3
 8003348:	3714      	adds	r7, #20
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	40007000 	.word	0x40007000
 8003358:	20000030 	.word	0x20000030
 800335c:	431bde83 	.word	0x431bde83

08003360 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b088      	sub	sp, #32
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d102      	bne.n	8003374 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	f000 bc02 	b.w	8003b78 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003374:	4b96      	ldr	r3, [pc, #600]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	f003 030c 	and.w	r3, r3, #12
 800337c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800337e:	4b94      	ldr	r3, [pc, #592]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	f003 0303 	and.w	r3, r3, #3
 8003386:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0310 	and.w	r3, r3, #16
 8003390:	2b00      	cmp	r3, #0
 8003392:	f000 80e4 	beq.w	800355e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003396:	69bb      	ldr	r3, [r7, #24]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d007      	beq.n	80033ac <HAL_RCC_OscConfig+0x4c>
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	2b0c      	cmp	r3, #12
 80033a0:	f040 808b 	bne.w	80034ba <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	f040 8087 	bne.w	80034ba <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80033ac:	4b88      	ldr	r3, [pc, #544]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0302 	and.w	r3, r3, #2
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d005      	beq.n	80033c4 <HAL_RCC_OscConfig+0x64>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	699b      	ldr	r3, [r3, #24]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d101      	bne.n	80033c4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e3d9      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a1a      	ldr	r2, [r3, #32]
 80033c8:	4b81      	ldr	r3, [pc, #516]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0308 	and.w	r3, r3, #8
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d004      	beq.n	80033de <HAL_RCC_OscConfig+0x7e>
 80033d4:	4b7e      	ldr	r3, [pc, #504]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033dc:	e005      	b.n	80033ea <HAL_RCC_OscConfig+0x8a>
 80033de:	4b7c      	ldr	r3, [pc, #496]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80033e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033e4:	091b      	lsrs	r3, r3, #4
 80033e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d223      	bcs.n	8003436 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	4618      	mov	r0, r3
 80033f4:	f000 fd8c 	bl	8003f10 <RCC_SetFlashLatencyFromMSIRange>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d001      	beq.n	8003402 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e3ba      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003402:	4b73      	ldr	r3, [pc, #460]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a72      	ldr	r2, [pc, #456]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003408:	f043 0308 	orr.w	r3, r3, #8
 800340c:	6013      	str	r3, [r2, #0]
 800340e:	4b70      	ldr	r3, [pc, #448]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a1b      	ldr	r3, [r3, #32]
 800341a:	496d      	ldr	r1, [pc, #436]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 800341c:	4313      	orrs	r3, r2
 800341e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003420:	4b6b      	ldr	r3, [pc, #428]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	69db      	ldr	r3, [r3, #28]
 800342c:	021b      	lsls	r3, r3, #8
 800342e:	4968      	ldr	r1, [pc, #416]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003430:	4313      	orrs	r3, r2
 8003432:	604b      	str	r3, [r1, #4]
 8003434:	e025      	b.n	8003482 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003436:	4b66      	ldr	r3, [pc, #408]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a65      	ldr	r2, [pc, #404]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 800343c:	f043 0308 	orr.w	r3, r3, #8
 8003440:	6013      	str	r3, [r2, #0]
 8003442:	4b63      	ldr	r3, [pc, #396]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6a1b      	ldr	r3, [r3, #32]
 800344e:	4960      	ldr	r1, [pc, #384]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003450:	4313      	orrs	r3, r2
 8003452:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003454:	4b5e      	ldr	r3, [pc, #376]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	69db      	ldr	r3, [r3, #28]
 8003460:	021b      	lsls	r3, r3, #8
 8003462:	495b      	ldr	r1, [pc, #364]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003464:	4313      	orrs	r3, r2
 8003466:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d109      	bne.n	8003482 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a1b      	ldr	r3, [r3, #32]
 8003472:	4618      	mov	r0, r3
 8003474:	f000 fd4c 	bl	8003f10 <RCC_SetFlashLatencyFromMSIRange>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d001      	beq.n	8003482 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e37a      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003482:	f000 fc81 	bl	8003d88 <HAL_RCC_GetSysClockFreq>
 8003486:	4602      	mov	r2, r0
 8003488:	4b51      	ldr	r3, [pc, #324]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	091b      	lsrs	r3, r3, #4
 800348e:	f003 030f 	and.w	r3, r3, #15
 8003492:	4950      	ldr	r1, [pc, #320]	; (80035d4 <HAL_RCC_OscConfig+0x274>)
 8003494:	5ccb      	ldrb	r3, [r1, r3]
 8003496:	f003 031f 	and.w	r3, r3, #31
 800349a:	fa22 f303 	lsr.w	r3, r2, r3
 800349e:	4a4e      	ldr	r2, [pc, #312]	; (80035d8 <HAL_RCC_OscConfig+0x278>)
 80034a0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80034a2:	4b4e      	ldr	r3, [pc, #312]	; (80035dc <HAL_RCC_OscConfig+0x27c>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7ff fbfe 	bl	8002ca8 <HAL_InitTick>
 80034ac:	4603      	mov	r3, r0
 80034ae:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80034b0:	7bfb      	ldrb	r3, [r7, #15]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d052      	beq.n	800355c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80034b6:	7bfb      	ldrb	r3, [r7, #15]
 80034b8:	e35e      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d032      	beq.n	8003528 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80034c2:	4b43      	ldr	r3, [pc, #268]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a42      	ldr	r2, [pc, #264]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80034c8:	f043 0301 	orr.w	r3, r3, #1
 80034cc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80034ce:	f7ff fc3b 	bl	8002d48 <HAL_GetTick>
 80034d2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034d4:	e008      	b.n	80034e8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034d6:	f7ff fc37 	bl	8002d48 <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d901      	bls.n	80034e8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e347      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034e8:	4b39      	ldr	r3, [pc, #228]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0302 	and.w	r3, r3, #2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d0f0      	beq.n	80034d6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034f4:	4b36      	ldr	r3, [pc, #216]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a35      	ldr	r2, [pc, #212]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80034fa:	f043 0308 	orr.w	r3, r3, #8
 80034fe:	6013      	str	r3, [r2, #0]
 8003500:	4b33      	ldr	r3, [pc, #204]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a1b      	ldr	r3, [r3, #32]
 800350c:	4930      	ldr	r1, [pc, #192]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 800350e:	4313      	orrs	r3, r2
 8003510:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003512:	4b2f      	ldr	r3, [pc, #188]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	69db      	ldr	r3, [r3, #28]
 800351e:	021b      	lsls	r3, r3, #8
 8003520:	492b      	ldr	r1, [pc, #172]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003522:	4313      	orrs	r3, r2
 8003524:	604b      	str	r3, [r1, #4]
 8003526:	e01a      	b.n	800355e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003528:	4b29      	ldr	r3, [pc, #164]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a28      	ldr	r2, [pc, #160]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 800352e:	f023 0301 	bic.w	r3, r3, #1
 8003532:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003534:	f7ff fc08 	bl	8002d48 <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800353c:	f7ff fc04 	bl	8002d48 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b02      	cmp	r3, #2
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e314      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800354e:	4b20      	ldr	r3, [pc, #128]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b00      	cmp	r3, #0
 8003558:	d1f0      	bne.n	800353c <HAL_RCC_OscConfig+0x1dc>
 800355a:	e000      	b.n	800355e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800355c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b00      	cmp	r3, #0
 8003568:	d073      	beq.n	8003652 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	2b08      	cmp	r3, #8
 800356e:	d005      	beq.n	800357c <HAL_RCC_OscConfig+0x21c>
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	2b0c      	cmp	r3, #12
 8003574:	d10e      	bne.n	8003594 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	2b03      	cmp	r3, #3
 800357a:	d10b      	bne.n	8003594 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800357c:	4b14      	ldr	r3, [pc, #80]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d063      	beq.n	8003650 <HAL_RCC_OscConfig+0x2f0>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d15f      	bne.n	8003650 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e2f1      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800359c:	d106      	bne.n	80035ac <HAL_RCC_OscConfig+0x24c>
 800359e:	4b0c      	ldr	r3, [pc, #48]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a0b      	ldr	r2, [pc, #44]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80035a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035a8:	6013      	str	r3, [r2, #0]
 80035aa:	e025      	b.n	80035f8 <HAL_RCC_OscConfig+0x298>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035b4:	d114      	bne.n	80035e0 <HAL_RCC_OscConfig+0x280>
 80035b6:	4b06      	ldr	r3, [pc, #24]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a05      	ldr	r2, [pc, #20]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80035bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035c0:	6013      	str	r3, [r2, #0]
 80035c2:	4b03      	ldr	r3, [pc, #12]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a02      	ldr	r2, [pc, #8]	; (80035d0 <HAL_RCC_OscConfig+0x270>)
 80035c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035cc:	6013      	str	r3, [r2, #0]
 80035ce:	e013      	b.n	80035f8 <HAL_RCC_OscConfig+0x298>
 80035d0:	40021000 	.word	0x40021000
 80035d4:	08009f54 	.word	0x08009f54
 80035d8:	20000030 	.word	0x20000030
 80035dc:	20000034 	.word	0x20000034
 80035e0:	4ba0      	ldr	r3, [pc, #640]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a9f      	ldr	r2, [pc, #636]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80035e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035ea:	6013      	str	r3, [r2, #0]
 80035ec:	4b9d      	ldr	r3, [pc, #628]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a9c      	ldr	r2, [pc, #624]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80035f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d013      	beq.n	8003628 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003600:	f7ff fba2 	bl	8002d48 <HAL_GetTick>
 8003604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003606:	e008      	b.n	800361a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003608:	f7ff fb9e 	bl	8002d48 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b64      	cmp	r3, #100	; 0x64
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e2ae      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800361a:	4b92      	ldr	r3, [pc, #584]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d0f0      	beq.n	8003608 <HAL_RCC_OscConfig+0x2a8>
 8003626:	e014      	b.n	8003652 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003628:	f7ff fb8e 	bl	8002d48 <HAL_GetTick>
 800362c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800362e:	e008      	b.n	8003642 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003630:	f7ff fb8a 	bl	8002d48 <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	2b64      	cmp	r3, #100	; 0x64
 800363c:	d901      	bls.n	8003642 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e29a      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003642:	4b88      	ldr	r3, [pc, #544]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d1f0      	bne.n	8003630 <HAL_RCC_OscConfig+0x2d0>
 800364e:	e000      	b.n	8003652 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003650:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	2b00      	cmp	r3, #0
 800365c:	d060      	beq.n	8003720 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	2b04      	cmp	r3, #4
 8003662:	d005      	beq.n	8003670 <HAL_RCC_OscConfig+0x310>
 8003664:	69bb      	ldr	r3, [r7, #24]
 8003666:	2b0c      	cmp	r3, #12
 8003668:	d119      	bne.n	800369e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	2b02      	cmp	r3, #2
 800366e:	d116      	bne.n	800369e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003670:	4b7c      	ldr	r3, [pc, #496]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003678:	2b00      	cmp	r3, #0
 800367a:	d005      	beq.n	8003688 <HAL_RCC_OscConfig+0x328>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d101      	bne.n	8003688 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e277      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003688:	4b76      	ldr	r3, [pc, #472]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	061b      	lsls	r3, r3, #24
 8003696:	4973      	ldr	r1, [pc, #460]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003698:	4313      	orrs	r3, r2
 800369a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800369c:	e040      	b.n	8003720 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d023      	beq.n	80036ee <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036a6:	4b6f      	ldr	r3, [pc, #444]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a6e      	ldr	r2, [pc, #440]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80036ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036b2:	f7ff fb49 	bl	8002d48 <HAL_GetTick>
 80036b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036b8:	e008      	b.n	80036cc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036ba:	f7ff fb45 	bl	8002d48 <HAL_GetTick>
 80036be:	4602      	mov	r2, r0
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	2b02      	cmp	r3, #2
 80036c6:	d901      	bls.n	80036cc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80036c8:	2303      	movs	r3, #3
 80036ca:	e255      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036cc:	4b65      	ldr	r3, [pc, #404]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d0f0      	beq.n	80036ba <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036d8:	4b62      	ldr	r3, [pc, #392]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	691b      	ldr	r3, [r3, #16]
 80036e4:	061b      	lsls	r3, r3, #24
 80036e6:	495f      	ldr	r1, [pc, #380]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80036e8:	4313      	orrs	r3, r2
 80036ea:	604b      	str	r3, [r1, #4]
 80036ec:	e018      	b.n	8003720 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036ee:	4b5d      	ldr	r3, [pc, #372]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a5c      	ldr	r2, [pc, #368]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80036f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80036f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036fa:	f7ff fb25 	bl	8002d48 <HAL_GetTick>
 80036fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003700:	e008      	b.n	8003714 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003702:	f7ff fb21 	bl	8002d48 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	2b02      	cmp	r3, #2
 800370e:	d901      	bls.n	8003714 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e231      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003714:	4b53      	ldr	r3, [pc, #332]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800371c:	2b00      	cmp	r3, #0
 800371e:	d1f0      	bne.n	8003702 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0308 	and.w	r3, r3, #8
 8003728:	2b00      	cmp	r3, #0
 800372a:	d03c      	beq.n	80037a6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	695b      	ldr	r3, [r3, #20]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d01c      	beq.n	800376e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003734:	4b4b      	ldr	r3, [pc, #300]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003736:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800373a:	4a4a      	ldr	r2, [pc, #296]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 800373c:	f043 0301 	orr.w	r3, r3, #1
 8003740:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003744:	f7ff fb00 	bl	8002d48 <HAL_GetTick>
 8003748:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800374a:	e008      	b.n	800375e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800374c:	f7ff fafc 	bl	8002d48 <HAL_GetTick>
 8003750:	4602      	mov	r2, r0
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	2b02      	cmp	r3, #2
 8003758:	d901      	bls.n	800375e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e20c      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800375e:	4b41      	ldr	r3, [pc, #260]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003760:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003764:	f003 0302 	and.w	r3, r3, #2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d0ef      	beq.n	800374c <HAL_RCC_OscConfig+0x3ec>
 800376c:	e01b      	b.n	80037a6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800376e:	4b3d      	ldr	r3, [pc, #244]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003770:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003774:	4a3b      	ldr	r2, [pc, #236]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003776:	f023 0301 	bic.w	r3, r3, #1
 800377a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800377e:	f7ff fae3 	bl	8002d48 <HAL_GetTick>
 8003782:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003784:	e008      	b.n	8003798 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003786:	f7ff fadf 	bl	8002d48 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d901      	bls.n	8003798 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e1ef      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003798:	4b32      	ldr	r3, [pc, #200]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 800379a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800379e:	f003 0302 	and.w	r3, r3, #2
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d1ef      	bne.n	8003786 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0304 	and.w	r3, r3, #4
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f000 80a6 	beq.w	8003900 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037b4:	2300      	movs	r3, #0
 80037b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80037b8:	4b2a      	ldr	r3, [pc, #168]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80037ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d10d      	bne.n	80037e0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037c4:	4b27      	ldr	r3, [pc, #156]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80037c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037c8:	4a26      	ldr	r2, [pc, #152]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80037ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037ce:	6593      	str	r3, [r2, #88]	; 0x58
 80037d0:	4b24      	ldr	r3, [pc, #144]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 80037d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037d8:	60bb      	str	r3, [r7, #8]
 80037da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037dc:	2301      	movs	r3, #1
 80037de:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037e0:	4b21      	ldr	r3, [pc, #132]	; (8003868 <HAL_RCC_OscConfig+0x508>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d118      	bne.n	800381e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037ec:	4b1e      	ldr	r3, [pc, #120]	; (8003868 <HAL_RCC_OscConfig+0x508>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a1d      	ldr	r2, [pc, #116]	; (8003868 <HAL_RCC_OscConfig+0x508>)
 80037f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037f8:	f7ff faa6 	bl	8002d48 <HAL_GetTick>
 80037fc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037fe:	e008      	b.n	8003812 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003800:	f7ff faa2 	bl	8002d48 <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	2b02      	cmp	r3, #2
 800380c:	d901      	bls.n	8003812 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e1b2      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003812:	4b15      	ldr	r3, [pc, #84]	; (8003868 <HAL_RCC_OscConfig+0x508>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381a:	2b00      	cmp	r3, #0
 800381c:	d0f0      	beq.n	8003800 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	2b01      	cmp	r3, #1
 8003824:	d108      	bne.n	8003838 <HAL_RCC_OscConfig+0x4d8>
 8003826:	4b0f      	ldr	r3, [pc, #60]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003828:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800382c:	4a0d      	ldr	r2, [pc, #52]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 800382e:	f043 0301 	orr.w	r3, r3, #1
 8003832:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003836:	e029      	b.n	800388c <HAL_RCC_OscConfig+0x52c>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	2b05      	cmp	r3, #5
 800383e:	d115      	bne.n	800386c <HAL_RCC_OscConfig+0x50c>
 8003840:	4b08      	ldr	r3, [pc, #32]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003842:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003846:	4a07      	ldr	r2, [pc, #28]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003848:	f043 0304 	orr.w	r3, r3, #4
 800384c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003850:	4b04      	ldr	r3, [pc, #16]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003852:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003856:	4a03      	ldr	r2, [pc, #12]	; (8003864 <HAL_RCC_OscConfig+0x504>)
 8003858:	f043 0301 	orr.w	r3, r3, #1
 800385c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003860:	e014      	b.n	800388c <HAL_RCC_OscConfig+0x52c>
 8003862:	bf00      	nop
 8003864:	40021000 	.word	0x40021000
 8003868:	40007000 	.word	0x40007000
 800386c:	4b9a      	ldr	r3, [pc, #616]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 800386e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003872:	4a99      	ldr	r2, [pc, #612]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 8003874:	f023 0301 	bic.w	r3, r3, #1
 8003878:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800387c:	4b96      	ldr	r3, [pc, #600]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 800387e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003882:	4a95      	ldr	r2, [pc, #596]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 8003884:	f023 0304 	bic.w	r3, r3, #4
 8003888:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d016      	beq.n	80038c2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003894:	f7ff fa58 	bl	8002d48 <HAL_GetTick>
 8003898:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800389a:	e00a      	b.n	80038b2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800389c:	f7ff fa54 	bl	8002d48 <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d901      	bls.n	80038b2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e162      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038b2:	4b89      	ldr	r3, [pc, #548]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 80038b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d0ed      	beq.n	800389c <HAL_RCC_OscConfig+0x53c>
 80038c0:	e015      	b.n	80038ee <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c2:	f7ff fa41 	bl	8002d48 <HAL_GetTick>
 80038c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038c8:	e00a      	b.n	80038e0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ca:	f7ff fa3d 	bl	8002d48 <HAL_GetTick>
 80038ce:	4602      	mov	r2, r0
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80038d8:	4293      	cmp	r3, r2
 80038da:	d901      	bls.n	80038e0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e14b      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038e0:	4b7d      	ldr	r3, [pc, #500]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 80038e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1ed      	bne.n	80038ca <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038ee:	7ffb      	ldrb	r3, [r7, #31]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d105      	bne.n	8003900 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038f4:	4b78      	ldr	r3, [pc, #480]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 80038f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038f8:	4a77      	ldr	r2, [pc, #476]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 80038fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038fe:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0320 	and.w	r3, r3, #32
 8003908:	2b00      	cmp	r3, #0
 800390a:	d03c      	beq.n	8003986 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003910:	2b00      	cmp	r3, #0
 8003912:	d01c      	beq.n	800394e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003914:	4b70      	ldr	r3, [pc, #448]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 8003916:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800391a:	4a6f      	ldr	r2, [pc, #444]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 800391c:	f043 0301 	orr.w	r3, r3, #1
 8003920:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003924:	f7ff fa10 	bl	8002d48 <HAL_GetTick>
 8003928:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800392a:	e008      	b.n	800393e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800392c:	f7ff fa0c 	bl	8002d48 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b02      	cmp	r3, #2
 8003938:	d901      	bls.n	800393e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e11c      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800393e:	4b66      	ldr	r3, [pc, #408]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 8003940:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003944:	f003 0302 	and.w	r3, r3, #2
 8003948:	2b00      	cmp	r3, #0
 800394a:	d0ef      	beq.n	800392c <HAL_RCC_OscConfig+0x5cc>
 800394c:	e01b      	b.n	8003986 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800394e:	4b62      	ldr	r3, [pc, #392]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 8003950:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003954:	4a60      	ldr	r2, [pc, #384]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 8003956:	f023 0301 	bic.w	r3, r3, #1
 800395a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800395e:	f7ff f9f3 	bl	8002d48 <HAL_GetTick>
 8003962:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003964:	e008      	b.n	8003978 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003966:	f7ff f9ef 	bl	8002d48 <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b02      	cmp	r3, #2
 8003972:	d901      	bls.n	8003978 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e0ff      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003978:	4b57      	ldr	r3, [pc, #348]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 800397a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800397e:	f003 0302 	and.w	r3, r3, #2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d1ef      	bne.n	8003966 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800398a:	2b00      	cmp	r3, #0
 800398c:	f000 80f3 	beq.w	8003b76 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003994:	2b02      	cmp	r3, #2
 8003996:	f040 80c9 	bne.w	8003b2c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800399a:	4b4f      	ldr	r3, [pc, #316]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	f003 0203 	and.w	r2, r3, #3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d12c      	bne.n	8003a08 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b8:	3b01      	subs	r3, #1
 80039ba:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039bc:	429a      	cmp	r2, r3
 80039be:	d123      	bne.n	8003a08 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039ca:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d11b      	bne.n	8003a08 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039da:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039dc:	429a      	cmp	r2, r3
 80039de:	d113      	bne.n	8003a08 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ea:	085b      	lsrs	r3, r3, #1
 80039ec:	3b01      	subs	r3, #1
 80039ee:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d109      	bne.n	8003a08 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fe:	085b      	lsrs	r3, r3, #1
 8003a00:	3b01      	subs	r3, #1
 8003a02:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d06b      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	2b0c      	cmp	r3, #12
 8003a0c:	d062      	beq.n	8003ad4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003a0e:	4b32      	ldr	r3, [pc, #200]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d001      	beq.n	8003a1e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e0ac      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003a1e:	4b2e      	ldr	r3, [pc, #184]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a2d      	ldr	r2, [pc, #180]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 8003a24:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a28:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a2a:	f7ff f98d 	bl	8002d48 <HAL_GetTick>
 8003a2e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a30:	e008      	b.n	8003a44 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a32:	f7ff f989 	bl	8002d48 <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b02      	cmp	r3, #2
 8003a3e:	d901      	bls.n	8003a44 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e099      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a44:	4b24      	ldr	r3, [pc, #144]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1f0      	bne.n	8003a32 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a50:	4b21      	ldr	r3, [pc, #132]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 8003a52:	68da      	ldr	r2, [r3, #12]
 8003a54:	4b21      	ldr	r3, [pc, #132]	; (8003adc <HAL_RCC_OscConfig+0x77c>)
 8003a56:	4013      	ands	r3, r2
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003a60:	3a01      	subs	r2, #1
 8003a62:	0112      	lsls	r2, r2, #4
 8003a64:	4311      	orrs	r1, r2
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003a6a:	0212      	lsls	r2, r2, #8
 8003a6c:	4311      	orrs	r1, r2
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003a72:	0852      	lsrs	r2, r2, #1
 8003a74:	3a01      	subs	r2, #1
 8003a76:	0552      	lsls	r2, r2, #21
 8003a78:	4311      	orrs	r1, r2
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003a7e:	0852      	lsrs	r2, r2, #1
 8003a80:	3a01      	subs	r2, #1
 8003a82:	0652      	lsls	r2, r2, #25
 8003a84:	4311      	orrs	r1, r2
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003a8a:	06d2      	lsls	r2, r2, #27
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	4912      	ldr	r1, [pc, #72]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 8003a90:	4313      	orrs	r3, r2
 8003a92:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003a94:	4b10      	ldr	r3, [pc, #64]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a0f      	ldr	r2, [pc, #60]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 8003a9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a9e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003aa0:	4b0d      	ldr	r3, [pc, #52]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	4a0c      	ldr	r2, [pc, #48]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 8003aa6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003aaa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003aac:	f7ff f94c 	bl	8002d48 <HAL_GetTick>
 8003ab0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ab2:	e008      	b.n	8003ac6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ab4:	f7ff f948 	bl	8002d48 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e058      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ac6:	4b04      	ldr	r3, [pc, #16]	; (8003ad8 <HAL_RCC_OscConfig+0x778>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d0f0      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ad2:	e050      	b.n	8003b76 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e04f      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
 8003ad8:	40021000 	.word	0x40021000
 8003adc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ae0:	4b27      	ldr	r3, [pc, #156]	; (8003b80 <HAL_RCC_OscConfig+0x820>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d144      	bne.n	8003b76 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003aec:	4b24      	ldr	r3, [pc, #144]	; (8003b80 <HAL_RCC_OscConfig+0x820>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a23      	ldr	r2, [pc, #140]	; (8003b80 <HAL_RCC_OscConfig+0x820>)
 8003af2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003af6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003af8:	4b21      	ldr	r3, [pc, #132]	; (8003b80 <HAL_RCC_OscConfig+0x820>)
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	4a20      	ldr	r2, [pc, #128]	; (8003b80 <HAL_RCC_OscConfig+0x820>)
 8003afe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003b02:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b04:	f7ff f920 	bl	8002d48 <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b0a:	e008      	b.n	8003b1e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b0c:	f7ff f91c 	bl	8002d48 <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d901      	bls.n	8003b1e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e02c      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b1e:	4b18      	ldr	r3, [pc, #96]	; (8003b80 <HAL_RCC_OscConfig+0x820>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d0f0      	beq.n	8003b0c <HAL_RCC_OscConfig+0x7ac>
 8003b2a:	e024      	b.n	8003b76 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	2b0c      	cmp	r3, #12
 8003b30:	d01f      	beq.n	8003b72 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b32:	4b13      	ldr	r3, [pc, #76]	; (8003b80 <HAL_RCC_OscConfig+0x820>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a12      	ldr	r2, [pc, #72]	; (8003b80 <HAL_RCC_OscConfig+0x820>)
 8003b38:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b3e:	f7ff f903 	bl	8002d48 <HAL_GetTick>
 8003b42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b44:	e008      	b.n	8003b58 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b46:	f7ff f8ff 	bl	8002d48 <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d901      	bls.n	8003b58 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003b54:	2303      	movs	r3, #3
 8003b56:	e00f      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b58:	4b09      	ldr	r3, [pc, #36]	; (8003b80 <HAL_RCC_OscConfig+0x820>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d1f0      	bne.n	8003b46 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003b64:	4b06      	ldr	r3, [pc, #24]	; (8003b80 <HAL_RCC_OscConfig+0x820>)
 8003b66:	68da      	ldr	r2, [r3, #12]
 8003b68:	4905      	ldr	r1, [pc, #20]	; (8003b80 <HAL_RCC_OscConfig+0x820>)
 8003b6a:	4b06      	ldr	r3, [pc, #24]	; (8003b84 <HAL_RCC_OscConfig+0x824>)
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	60cb      	str	r3, [r1, #12]
 8003b70:	e001      	b.n	8003b76 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e000      	b.n	8003b78 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003b76:	2300      	movs	r3, #0
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3720      	adds	r7, #32
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	40021000 	.word	0x40021000
 8003b84:	feeefffc 	.word	0xfeeefffc

08003b88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d101      	bne.n	8003b9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e0e7      	b.n	8003d6c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b9c:	4b75      	ldr	r3, [pc, #468]	; (8003d74 <HAL_RCC_ClockConfig+0x1ec>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0307 	and.w	r3, r3, #7
 8003ba4:	683a      	ldr	r2, [r7, #0]
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d910      	bls.n	8003bcc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003baa:	4b72      	ldr	r3, [pc, #456]	; (8003d74 <HAL_RCC_ClockConfig+0x1ec>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f023 0207 	bic.w	r2, r3, #7
 8003bb2:	4970      	ldr	r1, [pc, #448]	; (8003d74 <HAL_RCC_ClockConfig+0x1ec>)
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bba:	4b6e      	ldr	r3, [pc, #440]	; (8003d74 <HAL_RCC_ClockConfig+0x1ec>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0307 	and.w	r3, r3, #7
 8003bc2:	683a      	ldr	r2, [r7, #0]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d001      	beq.n	8003bcc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e0cf      	b.n	8003d6c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0302 	and.w	r3, r3, #2
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d010      	beq.n	8003bfa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	689a      	ldr	r2, [r3, #8]
 8003bdc:	4b66      	ldr	r3, [pc, #408]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d908      	bls.n	8003bfa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003be8:	4b63      	ldr	r3, [pc, #396]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003bea:	689b      	ldr	r3, [r3, #8]
 8003bec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	4960      	ldr	r1, [pc, #384]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0301 	and.w	r3, r3, #1
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d04c      	beq.n	8003ca0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	2b03      	cmp	r3, #3
 8003c0c:	d107      	bne.n	8003c1e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c0e:	4b5a      	ldr	r3, [pc, #360]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d121      	bne.n	8003c5e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e0a6      	b.n	8003d6c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d107      	bne.n	8003c36 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c26:	4b54      	ldr	r3, [pc, #336]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d115      	bne.n	8003c5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e09a      	b.n	8003d6c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d107      	bne.n	8003c4e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c3e:	4b4e      	ldr	r3, [pc, #312]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d109      	bne.n	8003c5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e08e      	b.n	8003d6c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c4e:	4b4a      	ldr	r3, [pc, #296]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d101      	bne.n	8003c5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e086      	b.n	8003d6c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c5e:	4b46      	ldr	r3, [pc, #280]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f023 0203 	bic.w	r2, r3, #3
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	4943      	ldr	r1, [pc, #268]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c70:	f7ff f86a 	bl	8002d48 <HAL_GetTick>
 8003c74:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c76:	e00a      	b.n	8003c8e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c78:	f7ff f866 	bl	8002d48 <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d901      	bls.n	8003c8e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	e06e      	b.n	8003d6c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c8e:	4b3a      	ldr	r3, [pc, #232]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f003 020c 	and.w	r2, r3, #12
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d1eb      	bne.n	8003c78 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0302 	and.w	r3, r3, #2
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d010      	beq.n	8003cce <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	689a      	ldr	r2, [r3, #8]
 8003cb0:	4b31      	ldr	r3, [pc, #196]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d208      	bcs.n	8003cce <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cbc:	4b2e      	ldr	r3, [pc, #184]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	492b      	ldr	r1, [pc, #172]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003cce:	4b29      	ldr	r3, [pc, #164]	; (8003d74 <HAL_RCC_ClockConfig+0x1ec>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0307 	and.w	r3, r3, #7
 8003cd6:	683a      	ldr	r2, [r7, #0]
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d210      	bcs.n	8003cfe <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cdc:	4b25      	ldr	r3, [pc, #148]	; (8003d74 <HAL_RCC_ClockConfig+0x1ec>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f023 0207 	bic.w	r2, r3, #7
 8003ce4:	4923      	ldr	r1, [pc, #140]	; (8003d74 <HAL_RCC_ClockConfig+0x1ec>)
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cec:	4b21      	ldr	r3, [pc, #132]	; (8003d74 <HAL_RCC_ClockConfig+0x1ec>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0307 	and.w	r3, r3, #7
 8003cf4:	683a      	ldr	r2, [r7, #0]
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d001      	beq.n	8003cfe <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e036      	b.n	8003d6c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0304 	and.w	r3, r3, #4
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d008      	beq.n	8003d1c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d0a:	4b1b      	ldr	r3, [pc, #108]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	68db      	ldr	r3, [r3, #12]
 8003d16:	4918      	ldr	r1, [pc, #96]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0308 	and.w	r3, r3, #8
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d009      	beq.n	8003d3c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d28:	4b13      	ldr	r3, [pc, #76]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	691b      	ldr	r3, [r3, #16]
 8003d34:	00db      	lsls	r3, r3, #3
 8003d36:	4910      	ldr	r1, [pc, #64]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d3c:	f000 f824 	bl	8003d88 <HAL_RCC_GetSysClockFreq>
 8003d40:	4602      	mov	r2, r0
 8003d42:	4b0d      	ldr	r3, [pc, #52]	; (8003d78 <HAL_RCC_ClockConfig+0x1f0>)
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	091b      	lsrs	r3, r3, #4
 8003d48:	f003 030f 	and.w	r3, r3, #15
 8003d4c:	490b      	ldr	r1, [pc, #44]	; (8003d7c <HAL_RCC_ClockConfig+0x1f4>)
 8003d4e:	5ccb      	ldrb	r3, [r1, r3]
 8003d50:	f003 031f 	and.w	r3, r3, #31
 8003d54:	fa22 f303 	lsr.w	r3, r2, r3
 8003d58:	4a09      	ldr	r2, [pc, #36]	; (8003d80 <HAL_RCC_ClockConfig+0x1f8>)
 8003d5a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003d5c:	4b09      	ldr	r3, [pc, #36]	; (8003d84 <HAL_RCC_ClockConfig+0x1fc>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7fe ffa1 	bl	8002ca8 <HAL_InitTick>
 8003d66:	4603      	mov	r3, r0
 8003d68:	72fb      	strb	r3, [r7, #11]

  return status;
 8003d6a:	7afb      	ldrb	r3, [r7, #11]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3710      	adds	r7, #16
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	40022000 	.word	0x40022000
 8003d78:	40021000 	.word	0x40021000
 8003d7c:	08009f54 	.word	0x08009f54
 8003d80:	20000030 	.word	0x20000030
 8003d84:	20000034 	.word	0x20000034

08003d88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b089      	sub	sp, #36	; 0x24
 8003d8c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	61fb      	str	r3, [r7, #28]
 8003d92:	2300      	movs	r3, #0
 8003d94:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d96:	4b3e      	ldr	r3, [pc, #248]	; (8003e90 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	f003 030c 	and.w	r3, r3, #12
 8003d9e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003da0:	4b3b      	ldr	r3, [pc, #236]	; (8003e90 <HAL_RCC_GetSysClockFreq+0x108>)
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	f003 0303 	and.w	r3, r3, #3
 8003da8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d005      	beq.n	8003dbc <HAL_RCC_GetSysClockFreq+0x34>
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	2b0c      	cmp	r3, #12
 8003db4:	d121      	bne.n	8003dfa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d11e      	bne.n	8003dfa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003dbc:	4b34      	ldr	r3, [pc, #208]	; (8003e90 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0308 	and.w	r3, r3, #8
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d107      	bne.n	8003dd8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003dc8:	4b31      	ldr	r3, [pc, #196]	; (8003e90 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dce:	0a1b      	lsrs	r3, r3, #8
 8003dd0:	f003 030f 	and.w	r3, r3, #15
 8003dd4:	61fb      	str	r3, [r7, #28]
 8003dd6:	e005      	b.n	8003de4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003dd8:	4b2d      	ldr	r3, [pc, #180]	; (8003e90 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	091b      	lsrs	r3, r3, #4
 8003dde:	f003 030f 	and.w	r3, r3, #15
 8003de2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003de4:	4a2b      	ldr	r2, [pc, #172]	; (8003e94 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d10d      	bne.n	8003e10 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003df8:	e00a      	b.n	8003e10 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	2b04      	cmp	r3, #4
 8003dfe:	d102      	bne.n	8003e06 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e00:	4b25      	ldr	r3, [pc, #148]	; (8003e98 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e02:	61bb      	str	r3, [r7, #24]
 8003e04:	e004      	b.n	8003e10 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	2b08      	cmp	r3, #8
 8003e0a:	d101      	bne.n	8003e10 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e0c:	4b23      	ldr	r3, [pc, #140]	; (8003e9c <HAL_RCC_GetSysClockFreq+0x114>)
 8003e0e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	2b0c      	cmp	r3, #12
 8003e14:	d134      	bne.n	8003e80 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e16:	4b1e      	ldr	r3, [pc, #120]	; (8003e90 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e18:	68db      	ldr	r3, [r3, #12]
 8003e1a:	f003 0303 	and.w	r3, r3, #3
 8003e1e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d003      	beq.n	8003e2e <HAL_RCC_GetSysClockFreq+0xa6>
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	2b03      	cmp	r3, #3
 8003e2a:	d003      	beq.n	8003e34 <HAL_RCC_GetSysClockFreq+0xac>
 8003e2c:	e005      	b.n	8003e3a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003e2e:	4b1a      	ldr	r3, [pc, #104]	; (8003e98 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e30:	617b      	str	r3, [r7, #20]
      break;
 8003e32:	e005      	b.n	8003e40 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003e34:	4b19      	ldr	r3, [pc, #100]	; (8003e9c <HAL_RCC_GetSysClockFreq+0x114>)
 8003e36:	617b      	str	r3, [r7, #20]
      break;
 8003e38:	e002      	b.n	8003e40 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	617b      	str	r3, [r7, #20]
      break;
 8003e3e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e40:	4b13      	ldr	r3, [pc, #76]	; (8003e90 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	091b      	lsrs	r3, r3, #4
 8003e46:	f003 0307 	and.w	r3, r3, #7
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003e4e:	4b10      	ldr	r3, [pc, #64]	; (8003e90 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e50:	68db      	ldr	r3, [r3, #12]
 8003e52:	0a1b      	lsrs	r3, r3, #8
 8003e54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e58:	697a      	ldr	r2, [r7, #20]
 8003e5a:	fb03 f202 	mul.w	r2, r3, r2
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e64:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003e66:	4b0a      	ldr	r3, [pc, #40]	; (8003e90 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	0e5b      	lsrs	r3, r3, #25
 8003e6c:	f003 0303 	and.w	r3, r3, #3
 8003e70:	3301      	adds	r3, #1
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003e76:	697a      	ldr	r2, [r7, #20]
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e7e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003e80:	69bb      	ldr	r3, [r7, #24]
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3724      	adds	r7, #36	; 0x24
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr
 8003e8e:	bf00      	nop
 8003e90:	40021000 	.word	0x40021000
 8003e94:	08009f6c 	.word	0x08009f6c
 8003e98:	00f42400 	.word	0x00f42400
 8003e9c:	007a1200 	.word	0x007a1200

08003ea0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ea4:	4b03      	ldr	r3, [pc, #12]	; (8003eb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	20000030 	.word	0x20000030

08003eb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003ebc:	f7ff fff0 	bl	8003ea0 <HAL_RCC_GetHCLKFreq>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	4b06      	ldr	r3, [pc, #24]	; (8003edc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	0a1b      	lsrs	r3, r3, #8
 8003ec8:	f003 0307 	and.w	r3, r3, #7
 8003ecc:	4904      	ldr	r1, [pc, #16]	; (8003ee0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003ece:	5ccb      	ldrb	r3, [r1, r3]
 8003ed0:	f003 031f 	and.w	r3, r3, #31
 8003ed4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	40021000 	.word	0x40021000
 8003ee0:	08009f64 	.word	0x08009f64

08003ee4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003ee8:	f7ff ffda 	bl	8003ea0 <HAL_RCC_GetHCLKFreq>
 8003eec:	4602      	mov	r2, r0
 8003eee:	4b06      	ldr	r3, [pc, #24]	; (8003f08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	0adb      	lsrs	r3, r3, #11
 8003ef4:	f003 0307 	and.w	r3, r3, #7
 8003ef8:	4904      	ldr	r1, [pc, #16]	; (8003f0c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003efa:	5ccb      	ldrb	r3, [r1, r3]
 8003efc:	f003 031f 	and.w	r3, r3, #31
 8003f00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	40021000 	.word	0x40021000
 8003f0c:	08009f64 	.word	0x08009f64

08003f10 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b086      	sub	sp, #24
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003f18:	2300      	movs	r3, #0
 8003f1a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003f1c:	4b2a      	ldr	r3, [pc, #168]	; (8003fc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d003      	beq.n	8003f30 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003f28:	f7ff f9b6 	bl	8003298 <HAL_PWREx_GetVoltageRange>
 8003f2c:	6178      	str	r0, [r7, #20]
 8003f2e:	e014      	b.n	8003f5a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f30:	4b25      	ldr	r3, [pc, #148]	; (8003fc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f34:	4a24      	ldr	r2, [pc, #144]	; (8003fc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f3a:	6593      	str	r3, [r2, #88]	; 0x58
 8003f3c:	4b22      	ldr	r3, [pc, #136]	; (8003fc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f44:	60fb      	str	r3, [r7, #12]
 8003f46:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003f48:	f7ff f9a6 	bl	8003298 <HAL_PWREx_GetVoltageRange>
 8003f4c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003f4e:	4b1e      	ldr	r3, [pc, #120]	; (8003fc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f52:	4a1d      	ldr	r2, [pc, #116]	; (8003fc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f58:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f60:	d10b      	bne.n	8003f7a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2b80      	cmp	r3, #128	; 0x80
 8003f66:	d919      	bls.n	8003f9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2ba0      	cmp	r3, #160	; 0xa0
 8003f6c:	d902      	bls.n	8003f74 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003f6e:	2302      	movs	r3, #2
 8003f70:	613b      	str	r3, [r7, #16]
 8003f72:	e013      	b.n	8003f9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003f74:	2301      	movs	r3, #1
 8003f76:	613b      	str	r3, [r7, #16]
 8003f78:	e010      	b.n	8003f9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b80      	cmp	r3, #128	; 0x80
 8003f7e:	d902      	bls.n	8003f86 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003f80:	2303      	movs	r3, #3
 8003f82:	613b      	str	r3, [r7, #16]
 8003f84:	e00a      	b.n	8003f9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2b80      	cmp	r3, #128	; 0x80
 8003f8a:	d102      	bne.n	8003f92 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003f8c:	2302      	movs	r3, #2
 8003f8e:	613b      	str	r3, [r7, #16]
 8003f90:	e004      	b.n	8003f9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2b70      	cmp	r3, #112	; 0x70
 8003f96:	d101      	bne.n	8003f9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003f98:	2301      	movs	r3, #1
 8003f9a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003f9c:	4b0b      	ldr	r3, [pc, #44]	; (8003fcc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f023 0207 	bic.w	r2, r3, #7
 8003fa4:	4909      	ldr	r1, [pc, #36]	; (8003fcc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003fac:	4b07      	ldr	r3, [pc, #28]	; (8003fcc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0307 	and.w	r3, r3, #7
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d001      	beq.n	8003fbe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e000      	b.n	8003fc0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003fbe:	2300      	movs	r3, #0
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3718      	adds	r7, #24
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	40021000 	.word	0x40021000
 8003fcc:	40022000 	.word	0x40022000

08003fd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003fd8:	2300      	movs	r3, #0
 8003fda:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003fdc:	2300      	movs	r3, #0
 8003fde:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d031      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003ff4:	d01a      	beq.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003ff6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003ffa:	d814      	bhi.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d009      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004000:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004004:	d10f      	bne.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004006:	4b5d      	ldr	r3, [pc, #372]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	4a5c      	ldr	r2, [pc, #368]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800400c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004010:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004012:	e00c      	b.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	3304      	adds	r3, #4
 8004018:	2100      	movs	r1, #0
 800401a:	4618      	mov	r0, r3
 800401c:	f000 fa22 	bl	8004464 <RCCEx_PLLSAI1_Config>
 8004020:	4603      	mov	r3, r0
 8004022:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004024:	e003      	b.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	74fb      	strb	r3, [r7, #19]
      break;
 800402a:	e000      	b.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800402c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800402e:	7cfb      	ldrb	r3, [r7, #19]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d10b      	bne.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004034:	4b51      	ldr	r3, [pc, #324]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004036:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800403a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004042:	494e      	ldr	r1, [pc, #312]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004044:	4313      	orrs	r3, r2
 8004046:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800404a:	e001      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800404c:	7cfb      	ldrb	r3, [r7, #19]
 800404e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004058:	2b00      	cmp	r3, #0
 800405a:	f000 809e 	beq.w	800419a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800405e:	2300      	movs	r3, #0
 8004060:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004062:	4b46      	ldr	r3, [pc, #280]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004064:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800406e:	2301      	movs	r3, #1
 8004070:	e000      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004072:	2300      	movs	r3, #0
 8004074:	2b00      	cmp	r3, #0
 8004076:	d00d      	beq.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004078:	4b40      	ldr	r3, [pc, #256]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800407a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800407c:	4a3f      	ldr	r2, [pc, #252]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800407e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004082:	6593      	str	r3, [r2, #88]	; 0x58
 8004084:	4b3d      	ldr	r3, [pc, #244]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004086:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004088:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800408c:	60bb      	str	r3, [r7, #8]
 800408e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004090:	2301      	movs	r3, #1
 8004092:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004094:	4b3a      	ldr	r3, [pc, #232]	; (8004180 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a39      	ldr	r2, [pc, #228]	; (8004180 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800409a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800409e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80040a0:	f7fe fe52 	bl	8002d48 <HAL_GetTick>
 80040a4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80040a6:	e009      	b.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a8:	f7fe fe4e 	bl	8002d48 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d902      	bls.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	74fb      	strb	r3, [r7, #19]
        break;
 80040ba:	e005      	b.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80040bc:	4b30      	ldr	r3, [pc, #192]	; (8004180 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d0ef      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80040c8:	7cfb      	ldrb	r3, [r7, #19]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d15a      	bne.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80040ce:	4b2b      	ldr	r3, [pc, #172]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80040d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040d8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d01e      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040e4:	697a      	ldr	r2, [r7, #20]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d019      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80040ea:	4b24      	ldr	r3, [pc, #144]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80040ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040f4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040f6:	4b21      	ldr	r3, [pc, #132]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80040f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040fc:	4a1f      	ldr	r2, [pc, #124]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80040fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004102:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004106:	4b1d      	ldr	r3, [pc, #116]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800410c:	4a1b      	ldr	r2, [pc, #108]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800410e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004112:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004116:	4a19      	ldr	r2, [pc, #100]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	f003 0301 	and.w	r3, r3, #1
 8004124:	2b00      	cmp	r3, #0
 8004126:	d016      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004128:	f7fe fe0e 	bl	8002d48 <HAL_GetTick>
 800412c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800412e:	e00b      	b.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004130:	f7fe fe0a 	bl	8002d48 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	f241 3288 	movw	r2, #5000	; 0x1388
 800413e:	4293      	cmp	r3, r2
 8004140:	d902      	bls.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	74fb      	strb	r3, [r7, #19]
            break;
 8004146:	e006      	b.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004148:	4b0c      	ldr	r3, [pc, #48]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800414a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800414e:	f003 0302 	and.w	r3, r3, #2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d0ec      	beq.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004156:	7cfb      	ldrb	r3, [r7, #19]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d10b      	bne.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800415c:	4b07      	ldr	r3, [pc, #28]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800415e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004162:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800416a:	4904      	ldr	r1, [pc, #16]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800416c:	4313      	orrs	r3, r2
 800416e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004172:	e009      	b.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004174:	7cfb      	ldrb	r3, [r7, #19]
 8004176:	74bb      	strb	r3, [r7, #18]
 8004178:	e006      	b.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800417a:	bf00      	nop
 800417c:	40021000 	.word	0x40021000
 8004180:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004184:	7cfb      	ldrb	r3, [r7, #19]
 8004186:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004188:	7c7b      	ldrb	r3, [r7, #17]
 800418a:	2b01      	cmp	r3, #1
 800418c:	d105      	bne.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800418e:	4b8d      	ldr	r3, [pc, #564]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004192:	4a8c      	ldr	r2, [pc, #560]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004194:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004198:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0301 	and.w	r3, r3, #1
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00a      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80041a6:	4b87      	ldr	r3, [pc, #540]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80041a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041ac:	f023 0203 	bic.w	r2, r3, #3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	4983      	ldr	r1, [pc, #524]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0302 	and.w	r3, r3, #2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d00a      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80041c8:	4b7e      	ldr	r3, [pc, #504]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80041ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041ce:	f023 020c 	bic.w	r2, r3, #12
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d6:	497b      	ldr	r1, [pc, #492]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 0304 	and.w	r3, r3, #4
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00a      	beq.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80041ea:	4b76      	ldr	r3, [pc, #472]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80041ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041f0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041f8:	4972      	ldr	r1, [pc, #456]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0320 	and.w	r3, r3, #32
 8004208:	2b00      	cmp	r3, #0
 800420a:	d00a      	beq.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800420c:	4b6d      	ldr	r3, [pc, #436]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800420e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004212:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800421a:	496a      	ldr	r1, [pc, #424]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800421c:	4313      	orrs	r3, r2
 800421e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800422a:	2b00      	cmp	r3, #0
 800422c:	d00a      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800422e:	4b65      	ldr	r3, [pc, #404]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004230:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004234:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800423c:	4961      	ldr	r1, [pc, #388]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800423e:	4313      	orrs	r3, r2
 8004240:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800424c:	2b00      	cmp	r3, #0
 800424e:	d00a      	beq.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004250:	4b5c      	ldr	r3, [pc, #368]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004252:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004256:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425e:	4959      	ldr	r1, [pc, #356]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004260:	4313      	orrs	r3, r2
 8004262:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800426e:	2b00      	cmp	r3, #0
 8004270:	d00a      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004272:	4b54      	ldr	r3, [pc, #336]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004274:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004278:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004280:	4950      	ldr	r1, [pc, #320]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004282:	4313      	orrs	r3, r2
 8004284:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004290:	2b00      	cmp	r3, #0
 8004292:	d00a      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004294:	4b4b      	ldr	r3, [pc, #300]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004296:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800429a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042a2:	4948      	ldr	r1, [pc, #288]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d00a      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80042b6:	4b43      	ldr	r3, [pc, #268]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80042b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042bc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042c4:	493f      	ldr	r1, [pc, #252]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d028      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042d8:	4b3a      	ldr	r3, [pc, #232]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80042da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042de:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042e6:	4937      	ldr	r1, [pc, #220]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80042e8:	4313      	orrs	r3, r2
 80042ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80042f6:	d106      	bne.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042f8:	4b32      	ldr	r3, [pc, #200]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	4a31      	ldr	r2, [pc, #196]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80042fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004302:	60d3      	str	r3, [r2, #12]
 8004304:	e011      	b.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800430a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800430e:	d10c      	bne.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	3304      	adds	r3, #4
 8004314:	2101      	movs	r1, #1
 8004316:	4618      	mov	r0, r3
 8004318:	f000 f8a4 	bl	8004464 <RCCEx_PLLSAI1_Config>
 800431c:	4603      	mov	r3, r0
 800431e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004320:	7cfb      	ldrb	r3, [r7, #19]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8004326:	7cfb      	ldrb	r3, [r7, #19]
 8004328:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d028      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004336:	4b23      	ldr	r3, [pc, #140]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004338:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800433c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004344:	491f      	ldr	r1, [pc, #124]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004346:	4313      	orrs	r3, r2
 8004348:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004350:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004354:	d106      	bne.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004356:	4b1b      	ldr	r3, [pc, #108]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	4a1a      	ldr	r2, [pc, #104]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800435c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004360:	60d3      	str	r3, [r2, #12]
 8004362:	e011      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004368:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800436c:	d10c      	bne.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	3304      	adds	r3, #4
 8004372:	2101      	movs	r1, #1
 8004374:	4618      	mov	r0, r3
 8004376:	f000 f875 	bl	8004464 <RCCEx_PLLSAI1_Config>
 800437a:	4603      	mov	r3, r0
 800437c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800437e:	7cfb      	ldrb	r3, [r7, #19]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d001      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8004384:	7cfb      	ldrb	r3, [r7, #19]
 8004386:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004390:	2b00      	cmp	r3, #0
 8004392:	d02b      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004394:	4b0b      	ldr	r3, [pc, #44]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004396:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800439a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043a2:	4908      	ldr	r1, [pc, #32]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80043a4:	4313      	orrs	r3, r2
 80043a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80043b2:	d109      	bne.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043b4:	4b03      	ldr	r3, [pc, #12]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	4a02      	ldr	r2, [pc, #8]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80043ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80043be:	60d3      	str	r3, [r2, #12]
 80043c0:	e014      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80043c2:	bf00      	nop
 80043c4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043cc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80043d0:	d10c      	bne.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	3304      	adds	r3, #4
 80043d6:	2101      	movs	r1, #1
 80043d8:	4618      	mov	r0, r3
 80043da:	f000 f843 	bl	8004464 <RCCEx_PLLSAI1_Config>
 80043de:	4603      	mov	r3, r0
 80043e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043e2:	7cfb      	ldrb	r3, [r7, #19]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d001      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 80043e8:	7cfb      	ldrb	r3, [r7, #19]
 80043ea:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d01c      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80043f8:	4b19      	ldr	r3, [pc, #100]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043fe:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004406:	4916      	ldr	r1, [pc, #88]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004408:	4313      	orrs	r3, r2
 800440a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004412:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004416:	d10c      	bne.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	3304      	adds	r3, #4
 800441c:	2102      	movs	r1, #2
 800441e:	4618      	mov	r0, r3
 8004420:	f000 f820 	bl	8004464 <RCCEx_PLLSAI1_Config>
 8004424:	4603      	mov	r3, r0
 8004426:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004428:	7cfb      	ldrb	r3, [r7, #19]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d001      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800442e:	7cfb      	ldrb	r3, [r7, #19]
 8004430:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00a      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800443e:	4b08      	ldr	r3, [pc, #32]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004444:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800444c:	4904      	ldr	r1, [pc, #16]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800444e:	4313      	orrs	r3, r2
 8004450:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004454:	7cbb      	ldrb	r3, [r7, #18]
}
 8004456:	4618      	mov	r0, r3
 8004458:	3718      	adds	r7, #24
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	40021000 	.word	0x40021000

08004464 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800446e:	2300      	movs	r3, #0
 8004470:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004472:	4b74      	ldr	r3, [pc, #464]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	f003 0303 	and.w	r3, r3, #3
 800447a:	2b00      	cmp	r3, #0
 800447c:	d018      	beq.n	80044b0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800447e:	4b71      	ldr	r3, [pc, #452]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	f003 0203 	and.w	r2, r3, #3
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	429a      	cmp	r2, r3
 800448c:	d10d      	bne.n	80044aa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
       ||
 8004492:	2b00      	cmp	r3, #0
 8004494:	d009      	beq.n	80044aa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004496:	4b6b      	ldr	r3, [pc, #428]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	091b      	lsrs	r3, r3, #4
 800449c:	f003 0307 	and.w	r3, r3, #7
 80044a0:	1c5a      	adds	r2, r3, #1
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
       ||
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d047      	beq.n	800453a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	73fb      	strb	r3, [r7, #15]
 80044ae:	e044      	b.n	800453a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	2b03      	cmp	r3, #3
 80044b6:	d018      	beq.n	80044ea <RCCEx_PLLSAI1_Config+0x86>
 80044b8:	2b03      	cmp	r3, #3
 80044ba:	d825      	bhi.n	8004508 <RCCEx_PLLSAI1_Config+0xa4>
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d002      	beq.n	80044c6 <RCCEx_PLLSAI1_Config+0x62>
 80044c0:	2b02      	cmp	r3, #2
 80044c2:	d009      	beq.n	80044d8 <RCCEx_PLLSAI1_Config+0x74>
 80044c4:	e020      	b.n	8004508 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80044c6:	4b5f      	ldr	r3, [pc, #380]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0302 	and.w	r3, r3, #2
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d11d      	bne.n	800450e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044d6:	e01a      	b.n	800450e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80044d8:	4b5a      	ldr	r3, [pc, #360]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d116      	bne.n	8004512 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044e8:	e013      	b.n	8004512 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80044ea:	4b56      	ldr	r3, [pc, #344]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d10f      	bne.n	8004516 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80044f6:	4b53      	ldr	r3, [pc, #332]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d109      	bne.n	8004516 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004506:	e006      	b.n	8004516 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	73fb      	strb	r3, [r7, #15]
      break;
 800450c:	e004      	b.n	8004518 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800450e:	bf00      	nop
 8004510:	e002      	b.n	8004518 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004512:	bf00      	nop
 8004514:	e000      	b.n	8004518 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004516:	bf00      	nop
    }

    if(status == HAL_OK)
 8004518:	7bfb      	ldrb	r3, [r7, #15]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d10d      	bne.n	800453a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800451e:	4b49      	ldr	r3, [pc, #292]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6819      	ldr	r1, [r3, #0]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	3b01      	subs	r3, #1
 8004530:	011b      	lsls	r3, r3, #4
 8004532:	430b      	orrs	r3, r1
 8004534:	4943      	ldr	r1, [pc, #268]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004536:	4313      	orrs	r3, r2
 8004538:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800453a:	7bfb      	ldrb	r3, [r7, #15]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d17c      	bne.n	800463a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004540:	4b40      	ldr	r3, [pc, #256]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a3f      	ldr	r2, [pc, #252]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004546:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800454a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800454c:	f7fe fbfc 	bl	8002d48 <HAL_GetTick>
 8004550:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004552:	e009      	b.n	8004568 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004554:	f7fe fbf8 	bl	8002d48 <HAL_GetTick>
 8004558:	4602      	mov	r2, r0
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	2b02      	cmp	r3, #2
 8004560:	d902      	bls.n	8004568 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	73fb      	strb	r3, [r7, #15]
        break;
 8004566:	e005      	b.n	8004574 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004568:	4b36      	ldr	r3, [pc, #216]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004570:	2b00      	cmp	r3, #0
 8004572:	d1ef      	bne.n	8004554 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004574:	7bfb      	ldrb	r3, [r7, #15]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d15f      	bne.n	800463a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d110      	bne.n	80045a2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004580:	4b30      	ldr	r3, [pc, #192]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004582:	691b      	ldr	r3, [r3, #16]
 8004584:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004588:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	6892      	ldr	r2, [r2, #8]
 8004590:	0211      	lsls	r1, r2, #8
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	68d2      	ldr	r2, [r2, #12]
 8004596:	06d2      	lsls	r2, r2, #27
 8004598:	430a      	orrs	r2, r1
 800459a:	492a      	ldr	r1, [pc, #168]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 800459c:	4313      	orrs	r3, r2
 800459e:	610b      	str	r3, [r1, #16]
 80045a0:	e027      	b.n	80045f2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d112      	bne.n	80045ce <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045a8:	4b26      	ldr	r3, [pc, #152]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 80045aa:	691b      	ldr	r3, [r3, #16]
 80045ac:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80045b0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	6892      	ldr	r2, [r2, #8]
 80045b8:	0211      	lsls	r1, r2, #8
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	6912      	ldr	r2, [r2, #16]
 80045be:	0852      	lsrs	r2, r2, #1
 80045c0:	3a01      	subs	r2, #1
 80045c2:	0552      	lsls	r2, r2, #21
 80045c4:	430a      	orrs	r2, r1
 80045c6:	491f      	ldr	r1, [pc, #124]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	610b      	str	r3, [r1, #16]
 80045cc:	e011      	b.n	80045f2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045ce:	4b1d      	ldr	r3, [pc, #116]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 80045d0:	691b      	ldr	r3, [r3, #16]
 80045d2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80045d6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80045da:	687a      	ldr	r2, [r7, #4]
 80045dc:	6892      	ldr	r2, [r2, #8]
 80045de:	0211      	lsls	r1, r2, #8
 80045e0:	687a      	ldr	r2, [r7, #4]
 80045e2:	6952      	ldr	r2, [r2, #20]
 80045e4:	0852      	lsrs	r2, r2, #1
 80045e6:	3a01      	subs	r2, #1
 80045e8:	0652      	lsls	r2, r2, #25
 80045ea:	430a      	orrs	r2, r1
 80045ec:	4915      	ldr	r1, [pc, #84]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80045f2:	4b14      	ldr	r3, [pc, #80]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a13      	ldr	r2, [pc, #76]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 80045f8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80045fc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045fe:	f7fe fba3 	bl	8002d48 <HAL_GetTick>
 8004602:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004604:	e009      	b.n	800461a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004606:	f7fe fb9f 	bl	8002d48 <HAL_GetTick>
 800460a:	4602      	mov	r2, r0
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	1ad3      	subs	r3, r2, r3
 8004610:	2b02      	cmp	r3, #2
 8004612:	d902      	bls.n	800461a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004614:	2303      	movs	r3, #3
 8004616:	73fb      	strb	r3, [r7, #15]
          break;
 8004618:	e005      	b.n	8004626 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800461a:	4b0a      	ldr	r3, [pc, #40]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d0ef      	beq.n	8004606 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004626:	7bfb      	ldrb	r3, [r7, #15]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d106      	bne.n	800463a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800462c:	4b05      	ldr	r3, [pc, #20]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 800462e:	691a      	ldr	r2, [r3, #16]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	4903      	ldr	r1, [pc, #12]	; (8004644 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004636:	4313      	orrs	r3, r2
 8004638:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800463a:	7bfb      	ldrb	r3, [r7, #15]
}
 800463c:	4618      	mov	r0, r3
 800463e:	3710      	adds	r7, #16
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}
 8004644:	40021000 	.word	0x40021000

08004648 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d101      	bne.n	800465a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e095      	b.n	8004786 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800465e:	2b00      	cmp	r3, #0
 8004660:	d108      	bne.n	8004674 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800466a:	d009      	beq.n	8004680 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2200      	movs	r2, #0
 8004670:	61da      	str	r2, [r3, #28]
 8004672:	e005      	b.n	8004680 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800468c:	b2db      	uxtb	r3, r3
 800468e:	2b00      	cmp	r3, #0
 8004690:	d106      	bne.n	80046a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f7fc ff8e 	bl	80015bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2202      	movs	r2, #2
 80046a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046b6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80046c0:	d902      	bls.n	80046c8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80046c2:	2300      	movs	r3, #0
 80046c4:	60fb      	str	r3, [r7, #12]
 80046c6:	e002      	b.n	80046ce <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80046c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80046cc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80046d6:	d007      	beq.n	80046e8 <HAL_SPI_Init+0xa0>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80046e0:	d002      	beq.n	80046e8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80046f8:	431a      	orrs	r2, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	691b      	ldr	r3, [r3, #16]
 80046fe:	f003 0302 	and.w	r3, r3, #2
 8004702:	431a      	orrs	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	695b      	ldr	r3, [r3, #20]
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	431a      	orrs	r2, r3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	699b      	ldr	r3, [r3, #24]
 8004712:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004716:	431a      	orrs	r2, r3
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	69db      	ldr	r3, [r3, #28]
 800471c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004720:	431a      	orrs	r2, r3
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a1b      	ldr	r3, [r3, #32]
 8004726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800472a:	ea42 0103 	orr.w	r1, r2, r3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004732:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	430a      	orrs	r2, r1
 800473c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	699b      	ldr	r3, [r3, #24]
 8004742:	0c1b      	lsrs	r3, r3, #16
 8004744:	f003 0204 	and.w	r2, r3, #4
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474c:	f003 0310 	and.w	r3, r3, #16
 8004750:	431a      	orrs	r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004756:	f003 0308 	and.w	r3, r3, #8
 800475a:	431a      	orrs	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004764:	ea42 0103 	orr.w	r1, r2, r3
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	430a      	orrs	r2, r1
 8004774:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3710      	adds	r7, #16
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}

0800478e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800478e:	b580      	push	{r7, lr}
 8004790:	b08a      	sub	sp, #40	; 0x28
 8004792:	af00      	add	r7, sp, #0
 8004794:	60f8      	str	r0, [r7, #12]
 8004796:	60b9      	str	r1, [r7, #8]
 8004798:	607a      	str	r2, [r7, #4]
 800479a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800479c:	2301      	movs	r3, #1
 800479e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80047a0:	2300      	movs	r3, #0
 80047a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d101      	bne.n	80047b4 <HAL_SPI_TransmitReceive+0x26>
 80047b0:	2302      	movs	r3, #2
 80047b2:	e1fb      	b.n	8004bac <HAL_SPI_TransmitReceive+0x41e>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047bc:	f7fe fac4 	bl	8002d48 <HAL_GetTick>
 80047c0:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80047c8:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80047d0:	887b      	ldrh	r3, [r7, #2]
 80047d2:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80047d4:	887b      	ldrh	r3, [r7, #2]
 80047d6:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80047d8:	7efb      	ldrb	r3, [r7, #27]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d00e      	beq.n	80047fc <HAL_SPI_TransmitReceive+0x6e>
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047e4:	d106      	bne.n	80047f4 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d102      	bne.n	80047f4 <HAL_SPI_TransmitReceive+0x66>
 80047ee:	7efb      	ldrb	r3, [r7, #27]
 80047f0:	2b04      	cmp	r3, #4
 80047f2:	d003      	beq.n	80047fc <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80047f4:	2302      	movs	r3, #2
 80047f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80047fa:	e1cd      	b.n	8004b98 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d005      	beq.n	800480e <HAL_SPI_TransmitReceive+0x80>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d002      	beq.n	800480e <HAL_SPI_TransmitReceive+0x80>
 8004808:	887b      	ldrh	r3, [r7, #2]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d103      	bne.n	8004816 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004814:	e1c0      	b.n	8004b98 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800481c:	b2db      	uxtb	r3, r3
 800481e:	2b04      	cmp	r3, #4
 8004820:	d003      	beq.n	800482a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2205      	movs	r2, #5
 8004826:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2200      	movs	r2, #0
 800482e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	687a      	ldr	r2, [r7, #4]
 8004834:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	887a      	ldrh	r2, [r7, #2]
 800483a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	887a      	ldrh	r2, [r7, #2]
 8004842:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	68ba      	ldr	r2, [r7, #8]
 800484a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	887a      	ldrh	r2, [r7, #2]
 8004850:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	887a      	ldrh	r2, [r7, #2]
 8004856:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2200      	movs	r2, #0
 800485c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2200      	movs	r2, #0
 8004862:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800486c:	d802      	bhi.n	8004874 <HAL_SPI_TransmitReceive+0xe6>
 800486e:	8a3b      	ldrh	r3, [r7, #16]
 8004870:	2b01      	cmp	r3, #1
 8004872:	d908      	bls.n	8004886 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	685a      	ldr	r2, [r3, #4]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004882:	605a      	str	r2, [r3, #4]
 8004884:	e007      	b.n	8004896 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	685a      	ldr	r2, [r3, #4]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004894:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048a0:	2b40      	cmp	r3, #64	; 0x40
 80048a2:	d007      	beq.n	80048b4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80048bc:	d97c      	bls.n	80049b8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d002      	beq.n	80048cc <HAL_SPI_TransmitReceive+0x13e>
 80048c6:	8a7b      	ldrh	r3, [r7, #18]
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d169      	bne.n	80049a0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048d0:	881a      	ldrh	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048dc:	1c9a      	adds	r2, r3, #2
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	3b01      	subs	r3, #1
 80048ea:	b29a      	uxth	r2, r3
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048f0:	e056      	b.n	80049a0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	d11b      	bne.n	8004938 <HAL_SPI_TransmitReceive+0x1aa>
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004904:	b29b      	uxth	r3, r3
 8004906:	2b00      	cmp	r3, #0
 8004908:	d016      	beq.n	8004938 <HAL_SPI_TransmitReceive+0x1aa>
 800490a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800490c:	2b01      	cmp	r3, #1
 800490e:	d113      	bne.n	8004938 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004914:	881a      	ldrh	r2, [r3, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004920:	1c9a      	adds	r2, r3, #2
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800492a:	b29b      	uxth	r3, r3
 800492c:	3b01      	subs	r3, #1
 800492e:	b29a      	uxth	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004934:	2300      	movs	r3, #0
 8004936:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	f003 0301 	and.w	r3, r3, #1
 8004942:	2b01      	cmp	r3, #1
 8004944:	d11c      	bne.n	8004980 <HAL_SPI_TransmitReceive+0x1f2>
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800494c:	b29b      	uxth	r3, r3
 800494e:	2b00      	cmp	r3, #0
 8004950:	d016      	beq.n	8004980 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	68da      	ldr	r2, [r3, #12]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495c:	b292      	uxth	r2, r2
 800495e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004964:	1c9a      	adds	r2, r3, #2
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004970:	b29b      	uxth	r3, r3
 8004972:	3b01      	subs	r3, #1
 8004974:	b29a      	uxth	r2, r3
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800497c:	2301      	movs	r3, #1
 800497e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004980:	f7fe f9e2 	bl	8002d48 <HAL_GetTick>
 8004984:	4602      	mov	r2, r0
 8004986:	69fb      	ldr	r3, [r7, #28]
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800498c:	429a      	cmp	r2, r3
 800498e:	d807      	bhi.n	80049a0 <HAL_SPI_TransmitReceive+0x212>
 8004990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004996:	d003      	beq.n	80049a0 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8004998:	2303      	movs	r3, #3
 800499a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800499e:	e0fb      	b.n	8004b98 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d1a3      	bne.n	80048f2 <HAL_SPI_TransmitReceive+0x164>
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80049b0:	b29b      	uxth	r3, r3
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d19d      	bne.n	80048f2 <HAL_SPI_TransmitReceive+0x164>
 80049b6:	e0df      	b.n	8004b78 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d003      	beq.n	80049c8 <HAL_SPI_TransmitReceive+0x23a>
 80049c0:	8a7b      	ldrh	r3, [r7, #18]
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	f040 80cb 	bne.w	8004b5e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d912      	bls.n	80049f8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d6:	881a      	ldrh	r2, [r3, #0]
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049e2:	1c9a      	adds	r2, r3, #2
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	3b02      	subs	r3, #2
 80049f0:	b29a      	uxth	r2, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80049f6:	e0b2      	b.n	8004b5e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	330c      	adds	r3, #12
 8004a02:	7812      	ldrb	r2, [r2, #0]
 8004a04:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0a:	1c5a      	adds	r2, r3, #1
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	3b01      	subs	r3, #1
 8004a18:	b29a      	uxth	r2, r3
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a1e:	e09e      	b.n	8004b5e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	f003 0302 	and.w	r3, r3, #2
 8004a2a:	2b02      	cmp	r3, #2
 8004a2c:	d134      	bne.n	8004a98 <HAL_SPI_TransmitReceive+0x30a>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d02f      	beq.n	8004a98 <HAL_SPI_TransmitReceive+0x30a>
 8004a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d12c      	bne.n	8004a98 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a42:	b29b      	uxth	r3, r3
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d912      	bls.n	8004a6e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a4c:	881a      	ldrh	r2, [r3, #0]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a58:	1c9a      	adds	r2, r3, #2
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	3b02      	subs	r3, #2
 8004a66:	b29a      	uxth	r2, r3
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004a6c:	e012      	b.n	8004a94 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	330c      	adds	r3, #12
 8004a78:	7812      	ldrb	r2, [r2, #0]
 8004a7a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a80:	1c5a      	adds	r2, r3, #1
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	3b01      	subs	r3, #1
 8004a8e:	b29a      	uxth	r2, r3
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a94:	2300      	movs	r3, #0
 8004a96:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	f003 0301 	and.w	r3, r3, #1
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d148      	bne.n	8004b38 <HAL_SPI_TransmitReceive+0x3aa>
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d042      	beq.n	8004b38 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ab8:	b29b      	uxth	r3, r3
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d923      	bls.n	8004b06 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	68da      	ldr	r2, [r3, #12]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac8:	b292      	uxth	r2, r2
 8004aca:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad0:	1c9a      	adds	r2, r3, #2
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	3b02      	subs	r3, #2
 8004ae0:	b29a      	uxth	r2, r3
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d81f      	bhi.n	8004b34 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	685a      	ldr	r2, [r3, #4]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004b02:	605a      	str	r2, [r3, #4]
 8004b04:	e016      	b.n	8004b34 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f103 020c 	add.w	r2, r3, #12
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b12:	7812      	ldrb	r2, [r2, #0]
 8004b14:	b2d2      	uxtb	r2, r2
 8004b16:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1c:	1c5a      	adds	r2, r3, #1
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004b28:	b29b      	uxth	r3, r3
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	b29a      	uxth	r2, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004b34:	2301      	movs	r3, #1
 8004b36:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004b38:	f7fe f906 	bl	8002d48 <HAL_GetTick>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	69fb      	ldr	r3, [r7, #28]
 8004b40:	1ad3      	subs	r3, r2, r3
 8004b42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d803      	bhi.n	8004b50 <HAL_SPI_TransmitReceive+0x3c2>
 8004b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b4e:	d102      	bne.n	8004b56 <HAL_SPI_TransmitReceive+0x3c8>
 8004b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d103      	bne.n	8004b5e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004b5c:	e01c      	b.n	8004b98 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	f47f af5b 	bne.w	8004a20 <HAL_SPI_TransmitReceive+0x292>
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	f47f af54 	bne.w	8004a20 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b78:	69fa      	ldr	r2, [r7, #28]
 8004b7a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b7c:	68f8      	ldr	r0, [r7, #12]
 8004b7e:	f000 f937 	bl	8004df0 <SPI_EndRxTxTransaction>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d006      	beq.n	8004b96 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2220      	movs	r2, #32
 8004b92:	661a      	str	r2, [r3, #96]	; 0x60
 8004b94:	e000      	b.n	8004b98 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8004b96:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004ba8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	3728      	adds	r7, #40	; 0x28
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}

08004bb4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b088      	sub	sp, #32
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	60b9      	str	r1, [r7, #8]
 8004bbe:	603b      	str	r3, [r7, #0]
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004bc4:	f7fe f8c0 	bl	8002d48 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bcc:	1a9b      	subs	r3, r3, r2
 8004bce:	683a      	ldr	r2, [r7, #0]
 8004bd0:	4413      	add	r3, r2
 8004bd2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004bd4:	f7fe f8b8 	bl	8002d48 <HAL_GetTick>
 8004bd8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004bda:	4b39      	ldr	r3, [pc, #228]	; (8004cc0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	015b      	lsls	r3, r3, #5
 8004be0:	0d1b      	lsrs	r3, r3, #20
 8004be2:	69fa      	ldr	r2, [r7, #28]
 8004be4:	fb02 f303 	mul.w	r3, r2, r3
 8004be8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bea:	e054      	b.n	8004c96 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf2:	d050      	beq.n	8004c96 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004bf4:	f7fe f8a8 	bl	8002d48 <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	69fa      	ldr	r2, [r7, #28]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d902      	bls.n	8004c0a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d13d      	bne.n	8004c86 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	685a      	ldr	r2, [r3, #4]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004c18:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c22:	d111      	bne.n	8004c48 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c2c:	d004      	beq.n	8004c38 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c36:	d107      	bne.n	8004c48 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c46:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c50:	d10f      	bne.n	8004c72 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c60:	601a      	str	r2, [r3, #0]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c70:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2201      	movs	r2, #1
 8004c76:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e017      	b.n	8004cb6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d101      	bne.n	8004c90 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	3b01      	subs	r3, #1
 8004c94:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	689a      	ldr	r2, [r3, #8]
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	68ba      	ldr	r2, [r7, #8]
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	bf0c      	ite	eq
 8004ca6:	2301      	moveq	r3, #1
 8004ca8:	2300      	movne	r3, #0
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	461a      	mov	r2, r3
 8004cae:	79fb      	ldrb	r3, [r7, #7]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d19b      	bne.n	8004bec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004cb4:	2300      	movs	r3, #0
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3720      	adds	r7, #32
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	20000030 	.word	0x20000030

08004cc4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b08a      	sub	sp, #40	; 0x28
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]
 8004cd0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004cd6:	f7fe f837 	bl	8002d48 <HAL_GetTick>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cde:	1a9b      	subs	r3, r3, r2
 8004ce0:	683a      	ldr	r2, [r7, #0]
 8004ce2:	4413      	add	r3, r2
 8004ce4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004ce6:	f7fe f82f 	bl	8002d48 <HAL_GetTick>
 8004cea:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	330c      	adds	r3, #12
 8004cf2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004cf4:	4b3d      	ldr	r3, [pc, #244]	; (8004dec <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	4613      	mov	r3, r2
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	4413      	add	r3, r2
 8004cfe:	00da      	lsls	r2, r3, #3
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	0d1b      	lsrs	r3, r3, #20
 8004d04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d06:	fb02 f303 	mul.w	r3, r2, r3
 8004d0a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004d0c:	e060      	b.n	8004dd0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004d14:	d107      	bne.n	8004d26 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d104      	bne.n	8004d26 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	781b      	ldrb	r3, [r3, #0]
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004d24:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d2c:	d050      	beq.n	8004dd0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d2e:	f7fe f80b 	bl	8002d48 <HAL_GetTick>
 8004d32:	4602      	mov	r2, r0
 8004d34:	6a3b      	ldr	r3, [r7, #32]
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d902      	bls.n	8004d44 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d13d      	bne.n	8004dc0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	685a      	ldr	r2, [r3, #4]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004d52:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d5c:	d111      	bne.n	8004d82 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d66:	d004      	beq.n	8004d72 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d70:	d107      	bne.n	8004d82 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d80:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d8a:	d10f      	bne.n	8004dac <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d9a:	601a      	str	r2, [r3, #0]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004daa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e010      	b.n	8004de2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d101      	bne.n	8004dca <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8004dca:	69bb      	ldr	r3, [r7, #24]
 8004dcc:	3b01      	subs	r3, #1
 8004dce:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	689a      	ldr	r2, [r3, #8]
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	4013      	ands	r3, r2
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d196      	bne.n	8004d0e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3728      	adds	r7, #40	; 0x28
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	20000030 	.word	0x20000030

08004df0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b086      	sub	sp, #24
 8004df4:	af02      	add	r7, sp, #8
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	9300      	str	r3, [sp, #0]
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	2200      	movs	r2, #0
 8004e04:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004e08:	68f8      	ldr	r0, [r7, #12]
 8004e0a:	f7ff ff5b 	bl	8004cc4 <SPI_WaitFifoStateUntilTimeout>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d007      	beq.n	8004e24 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e18:	f043 0220 	orr.w	r2, r3, #32
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e027      	b.n	8004e74 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	9300      	str	r3, [sp, #0]
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	2180      	movs	r1, #128	; 0x80
 8004e2e:	68f8      	ldr	r0, [r7, #12]
 8004e30:	f7ff fec0 	bl	8004bb4 <SPI_WaitFlagStateUntilTimeout>
 8004e34:	4603      	mov	r3, r0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d007      	beq.n	8004e4a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e3e:	f043 0220 	orr.w	r2, r3, #32
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e014      	b.n	8004e74 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	9300      	str	r3, [sp, #0]
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004e56:	68f8      	ldr	r0, [r7, #12]
 8004e58:	f7ff ff34 	bl	8004cc4 <SPI_WaitFifoStateUntilTimeout>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d007      	beq.n	8004e72 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e66:	f043 0220 	orr.w	r2, r3, #32
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e000      	b.n	8004e74 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3710      	adds	r7, #16
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d101      	bne.n	8004e8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e049      	b.n	8004f22 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d106      	bne.n	8004ea8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f7fc fe7c 	bl	8001ba0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2202      	movs	r2, #2
 8004eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	3304      	adds	r3, #4
 8004eb8:	4619      	mov	r1, r3
 8004eba:	4610      	mov	r0, r2
 8004ebc:	f000 fba0 	bl	8005600 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3708      	adds	r7, #8
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}
	...

08004f2c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d001      	beq.n	8004f44 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e033      	b.n	8004fac <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2202      	movs	r2, #2
 8004f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a19      	ldr	r2, [pc, #100]	; (8004fb8 <HAL_TIM_Base_Start+0x8c>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d009      	beq.n	8004f6a <HAL_TIM_Base_Start+0x3e>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f5e:	d004      	beq.n	8004f6a <HAL_TIM_Base_Start+0x3e>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a15      	ldr	r2, [pc, #84]	; (8004fbc <HAL_TIM_Base_Start+0x90>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d115      	bne.n	8004f96 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	689a      	ldr	r2, [r3, #8]
 8004f70:	4b13      	ldr	r3, [pc, #76]	; (8004fc0 <HAL_TIM_Base_Start+0x94>)
 8004f72:	4013      	ands	r3, r2
 8004f74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2b06      	cmp	r3, #6
 8004f7a:	d015      	beq.n	8004fa8 <HAL_TIM_Base_Start+0x7c>
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f82:	d011      	beq.n	8004fa8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f042 0201 	orr.w	r2, r2, #1
 8004f92:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f94:	e008      	b.n	8004fa8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f042 0201 	orr.w	r2, r2, #1
 8004fa4:	601a      	str	r2, [r3, #0]
 8004fa6:	e000      	b.n	8004faa <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fa8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004faa:	2300      	movs	r3, #0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3714      	adds	r7, #20
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr
 8004fb8:	40012c00 	.word	0x40012c00
 8004fbc:	40014000 	.word	0x40014000
 8004fc0:	00010007 	.word	0x00010007

08004fc4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b082      	sub	sp, #8
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d101      	bne.n	8004fd6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e049      	b.n	800506a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d106      	bne.n	8004ff0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f000 f841 	bl	8005072 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2202      	movs	r2, #2
 8004ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	3304      	adds	r3, #4
 8005000:	4619      	mov	r1, r3
 8005002:	4610      	mov	r0, r2
 8005004:	f000 fafc 	bl	8005600 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2201      	movs	r2, #1
 8005014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2201      	movs	r2, #1
 800501c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2201      	movs	r2, #1
 8005024:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2201      	movs	r2, #1
 800502c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2201      	movs	r2, #1
 800504c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2201      	movs	r2, #1
 800505c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2201      	movs	r2, #1
 8005064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005068:	2300      	movs	r3, #0
}
 800506a:	4618      	mov	r0, r3
 800506c:	3708      	adds	r7, #8
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}

08005072 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005072:	b480      	push	{r7}
 8005074:	b083      	sub	sp, #12
 8005076:	af00      	add	r7, sp, #0
 8005078:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800507a:	bf00      	nop
 800507c:	370c      	adds	r7, #12
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
	...

08005088 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
 8005090:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d109      	bne.n	80050ac <HAL_TIM_PWM_Start+0x24>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	bf14      	ite	ne
 80050a4:	2301      	movne	r3, #1
 80050a6:	2300      	moveq	r3, #0
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	e03c      	b.n	8005126 <HAL_TIM_PWM_Start+0x9e>
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	2b04      	cmp	r3, #4
 80050b0:	d109      	bne.n	80050c6 <HAL_TIM_PWM_Start+0x3e>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	2b01      	cmp	r3, #1
 80050bc:	bf14      	ite	ne
 80050be:	2301      	movne	r3, #1
 80050c0:	2300      	moveq	r3, #0
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	e02f      	b.n	8005126 <HAL_TIM_PWM_Start+0x9e>
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	2b08      	cmp	r3, #8
 80050ca:	d109      	bne.n	80050e0 <HAL_TIM_PWM_Start+0x58>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	bf14      	ite	ne
 80050d8:	2301      	movne	r3, #1
 80050da:	2300      	moveq	r3, #0
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	e022      	b.n	8005126 <HAL_TIM_PWM_Start+0x9e>
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	2b0c      	cmp	r3, #12
 80050e4:	d109      	bne.n	80050fa <HAL_TIM_PWM_Start+0x72>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	bf14      	ite	ne
 80050f2:	2301      	movne	r3, #1
 80050f4:	2300      	moveq	r3, #0
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	e015      	b.n	8005126 <HAL_TIM_PWM_Start+0x9e>
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	2b10      	cmp	r3, #16
 80050fe:	d109      	bne.n	8005114 <HAL_TIM_PWM_Start+0x8c>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005106:	b2db      	uxtb	r3, r3
 8005108:	2b01      	cmp	r3, #1
 800510a:	bf14      	ite	ne
 800510c:	2301      	movne	r3, #1
 800510e:	2300      	moveq	r3, #0
 8005110:	b2db      	uxtb	r3, r3
 8005112:	e008      	b.n	8005126 <HAL_TIM_PWM_Start+0x9e>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800511a:	b2db      	uxtb	r3, r3
 800511c:	2b01      	cmp	r3, #1
 800511e:	bf14      	ite	ne
 8005120:	2301      	movne	r3, #1
 8005122:	2300      	moveq	r3, #0
 8005124:	b2db      	uxtb	r3, r3
 8005126:	2b00      	cmp	r3, #0
 8005128:	d001      	beq.n	800512e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e07e      	b.n	800522c <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d104      	bne.n	800513e <HAL_TIM_PWM_Start+0xb6>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2202      	movs	r2, #2
 8005138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800513c:	e023      	b.n	8005186 <HAL_TIM_PWM_Start+0xfe>
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	2b04      	cmp	r3, #4
 8005142:	d104      	bne.n	800514e <HAL_TIM_PWM_Start+0xc6>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2202      	movs	r2, #2
 8005148:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800514c:	e01b      	b.n	8005186 <HAL_TIM_PWM_Start+0xfe>
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	2b08      	cmp	r3, #8
 8005152:	d104      	bne.n	800515e <HAL_TIM_PWM_Start+0xd6>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2202      	movs	r2, #2
 8005158:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800515c:	e013      	b.n	8005186 <HAL_TIM_PWM_Start+0xfe>
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	2b0c      	cmp	r3, #12
 8005162:	d104      	bne.n	800516e <HAL_TIM_PWM_Start+0xe6>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2202      	movs	r2, #2
 8005168:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800516c:	e00b      	b.n	8005186 <HAL_TIM_PWM_Start+0xfe>
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	2b10      	cmp	r3, #16
 8005172:	d104      	bne.n	800517e <HAL_TIM_PWM_Start+0xf6>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2202      	movs	r2, #2
 8005178:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800517c:	e003      	b.n	8005186 <HAL_TIM_PWM_Start+0xfe>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2202      	movs	r2, #2
 8005182:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	2201      	movs	r2, #1
 800518c:	6839      	ldr	r1, [r7, #0]
 800518e:	4618      	mov	r0, r3
 8005190:	f000 fdb2 	bl	8005cf8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a26      	ldr	r2, [pc, #152]	; (8005234 <HAL_TIM_PWM_Start+0x1ac>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d009      	beq.n	80051b2 <HAL_TIM_PWM_Start+0x12a>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a25      	ldr	r2, [pc, #148]	; (8005238 <HAL_TIM_PWM_Start+0x1b0>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d004      	beq.n	80051b2 <HAL_TIM_PWM_Start+0x12a>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a23      	ldr	r2, [pc, #140]	; (800523c <HAL_TIM_PWM_Start+0x1b4>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d101      	bne.n	80051b6 <HAL_TIM_PWM_Start+0x12e>
 80051b2:	2301      	movs	r3, #1
 80051b4:	e000      	b.n	80051b8 <HAL_TIM_PWM_Start+0x130>
 80051b6:	2300      	movs	r3, #0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d007      	beq.n	80051cc <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80051ca:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a18      	ldr	r2, [pc, #96]	; (8005234 <HAL_TIM_PWM_Start+0x1ac>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d009      	beq.n	80051ea <HAL_TIM_PWM_Start+0x162>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051de:	d004      	beq.n	80051ea <HAL_TIM_PWM_Start+0x162>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a14      	ldr	r2, [pc, #80]	; (8005238 <HAL_TIM_PWM_Start+0x1b0>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d115      	bne.n	8005216 <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	689a      	ldr	r2, [r3, #8]
 80051f0:	4b13      	ldr	r3, [pc, #76]	; (8005240 <HAL_TIM_PWM_Start+0x1b8>)
 80051f2:	4013      	ands	r3, r2
 80051f4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2b06      	cmp	r3, #6
 80051fa:	d015      	beq.n	8005228 <HAL_TIM_PWM_Start+0x1a0>
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005202:	d011      	beq.n	8005228 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f042 0201 	orr.w	r2, r2, #1
 8005212:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005214:	e008      	b.n	8005228 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f042 0201 	orr.w	r2, r2, #1
 8005224:	601a      	str	r2, [r3, #0]
 8005226:	e000      	b.n	800522a <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005228:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800522a:	2300      	movs	r3, #0
}
 800522c:	4618      	mov	r0, r3
 800522e:	3710      	adds	r7, #16
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}
 8005234:	40012c00 	.word	0x40012c00
 8005238:	40014000 	.word	0x40014000
 800523c:	40014400 	.word	0x40014400
 8005240:	00010007 	.word	0x00010007

08005244 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b086      	sub	sp, #24
 8005248:	af00      	add	r7, sp, #0
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	60b9      	str	r1, [r7, #8]
 800524e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005250:	2300      	movs	r3, #0
 8005252:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800525a:	2b01      	cmp	r3, #1
 800525c:	d101      	bne.n	8005262 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800525e:	2302      	movs	r3, #2
 8005260:	e0ff      	b.n	8005462 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2201      	movs	r2, #1
 8005266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2b14      	cmp	r3, #20
 800526e:	f200 80f0 	bhi.w	8005452 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005272:	a201      	add	r2, pc, #4	; (adr r2, 8005278 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005278:	080052cd 	.word	0x080052cd
 800527c:	08005453 	.word	0x08005453
 8005280:	08005453 	.word	0x08005453
 8005284:	08005453 	.word	0x08005453
 8005288:	0800530d 	.word	0x0800530d
 800528c:	08005453 	.word	0x08005453
 8005290:	08005453 	.word	0x08005453
 8005294:	08005453 	.word	0x08005453
 8005298:	0800534f 	.word	0x0800534f
 800529c:	08005453 	.word	0x08005453
 80052a0:	08005453 	.word	0x08005453
 80052a4:	08005453 	.word	0x08005453
 80052a8:	0800538f 	.word	0x0800538f
 80052ac:	08005453 	.word	0x08005453
 80052b0:	08005453 	.word	0x08005453
 80052b4:	08005453 	.word	0x08005453
 80052b8:	080053d1 	.word	0x080053d1
 80052bc:	08005453 	.word	0x08005453
 80052c0:	08005453 	.word	0x08005453
 80052c4:	08005453 	.word	0x08005453
 80052c8:	08005411 	.word	0x08005411
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	68b9      	ldr	r1, [r7, #8]
 80052d2:	4618      	mov	r0, r3
 80052d4:	f000 f9f8 	bl	80056c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	699a      	ldr	r2, [r3, #24]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f042 0208 	orr.w	r2, r2, #8
 80052e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	699a      	ldr	r2, [r3, #24]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f022 0204 	bic.w	r2, r2, #4
 80052f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	6999      	ldr	r1, [r3, #24]
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	691a      	ldr	r2, [r3, #16]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	430a      	orrs	r2, r1
 8005308:	619a      	str	r2, [r3, #24]
      break;
 800530a:	e0a5      	b.n	8005458 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	68b9      	ldr	r1, [r7, #8]
 8005312:	4618      	mov	r0, r3
 8005314:	f000 fa54 	bl	80057c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	699a      	ldr	r2, [r3, #24]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005326:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	699a      	ldr	r2, [r3, #24]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005336:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	6999      	ldr	r1, [r3, #24]
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	691b      	ldr	r3, [r3, #16]
 8005342:	021a      	lsls	r2, r3, #8
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	430a      	orrs	r2, r1
 800534a:	619a      	str	r2, [r3, #24]
      break;
 800534c:	e084      	b.n	8005458 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	68b9      	ldr	r1, [r7, #8]
 8005354:	4618      	mov	r0, r3
 8005356:	f000 faad 	bl	80058b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	69da      	ldr	r2, [r3, #28]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f042 0208 	orr.w	r2, r2, #8
 8005368:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	69da      	ldr	r2, [r3, #28]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f022 0204 	bic.w	r2, r2, #4
 8005378:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	69d9      	ldr	r1, [r3, #28]
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	691a      	ldr	r2, [r3, #16]
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	430a      	orrs	r2, r1
 800538a:	61da      	str	r2, [r3, #28]
      break;
 800538c:	e064      	b.n	8005458 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	68b9      	ldr	r1, [r7, #8]
 8005394:	4618      	mov	r0, r3
 8005396:	f000 fb05 	bl	80059a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	69da      	ldr	r2, [r3, #28]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	69da      	ldr	r2, [r3, #28]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	69d9      	ldr	r1, [r3, #28]
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	021a      	lsls	r2, r3, #8
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	430a      	orrs	r2, r1
 80053cc:	61da      	str	r2, [r3, #28]
      break;
 80053ce:	e043      	b.n	8005458 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	68b9      	ldr	r1, [r7, #8]
 80053d6:	4618      	mov	r0, r3
 80053d8:	f000 fb42 	bl	8005a60 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f042 0208 	orr.w	r2, r2, #8
 80053ea:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f022 0204 	bic.w	r2, r2, #4
 80053fa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	691a      	ldr	r2, [r3, #16]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	430a      	orrs	r2, r1
 800540c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800540e:	e023      	b.n	8005458 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68b9      	ldr	r1, [r7, #8]
 8005416:	4618      	mov	r0, r3
 8005418:	f000 fb7a 	bl	8005b10 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800542a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800543a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	691b      	ldr	r3, [r3, #16]
 8005446:	021a      	lsls	r2, r3, #8
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	430a      	orrs	r2, r1
 800544e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005450:	e002      	b.n	8005458 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	75fb      	strb	r3, [r7, #23]
      break;
 8005456:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2200      	movs	r2, #0
 800545c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005460:	7dfb      	ldrb	r3, [r7, #23]
}
 8005462:	4618      	mov	r0, r3
 8005464:	3718      	adds	r7, #24
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop

0800546c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005476:	2300      	movs	r3, #0
 8005478:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005480:	2b01      	cmp	r3, #1
 8005482:	d101      	bne.n	8005488 <HAL_TIM_ConfigClockSource+0x1c>
 8005484:	2302      	movs	r3, #2
 8005486:	e0b6      	b.n	80055f6 <HAL_TIM_ConfigClockSource+0x18a>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2202      	movs	r2, #2
 8005494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80054aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	68ba      	ldr	r2, [r7, #8]
 80054ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054c4:	d03e      	beq.n	8005544 <HAL_TIM_ConfigClockSource+0xd8>
 80054c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054ca:	f200 8087 	bhi.w	80055dc <HAL_TIM_ConfigClockSource+0x170>
 80054ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054d2:	f000 8086 	beq.w	80055e2 <HAL_TIM_ConfigClockSource+0x176>
 80054d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054da:	d87f      	bhi.n	80055dc <HAL_TIM_ConfigClockSource+0x170>
 80054dc:	2b70      	cmp	r3, #112	; 0x70
 80054de:	d01a      	beq.n	8005516 <HAL_TIM_ConfigClockSource+0xaa>
 80054e0:	2b70      	cmp	r3, #112	; 0x70
 80054e2:	d87b      	bhi.n	80055dc <HAL_TIM_ConfigClockSource+0x170>
 80054e4:	2b60      	cmp	r3, #96	; 0x60
 80054e6:	d050      	beq.n	800558a <HAL_TIM_ConfigClockSource+0x11e>
 80054e8:	2b60      	cmp	r3, #96	; 0x60
 80054ea:	d877      	bhi.n	80055dc <HAL_TIM_ConfigClockSource+0x170>
 80054ec:	2b50      	cmp	r3, #80	; 0x50
 80054ee:	d03c      	beq.n	800556a <HAL_TIM_ConfigClockSource+0xfe>
 80054f0:	2b50      	cmp	r3, #80	; 0x50
 80054f2:	d873      	bhi.n	80055dc <HAL_TIM_ConfigClockSource+0x170>
 80054f4:	2b40      	cmp	r3, #64	; 0x40
 80054f6:	d058      	beq.n	80055aa <HAL_TIM_ConfigClockSource+0x13e>
 80054f8:	2b40      	cmp	r3, #64	; 0x40
 80054fa:	d86f      	bhi.n	80055dc <HAL_TIM_ConfigClockSource+0x170>
 80054fc:	2b30      	cmp	r3, #48	; 0x30
 80054fe:	d064      	beq.n	80055ca <HAL_TIM_ConfigClockSource+0x15e>
 8005500:	2b30      	cmp	r3, #48	; 0x30
 8005502:	d86b      	bhi.n	80055dc <HAL_TIM_ConfigClockSource+0x170>
 8005504:	2b20      	cmp	r3, #32
 8005506:	d060      	beq.n	80055ca <HAL_TIM_ConfigClockSource+0x15e>
 8005508:	2b20      	cmp	r3, #32
 800550a:	d867      	bhi.n	80055dc <HAL_TIM_ConfigClockSource+0x170>
 800550c:	2b00      	cmp	r3, #0
 800550e:	d05c      	beq.n	80055ca <HAL_TIM_ConfigClockSource+0x15e>
 8005510:	2b10      	cmp	r3, #16
 8005512:	d05a      	beq.n	80055ca <HAL_TIM_ConfigClockSource+0x15e>
 8005514:	e062      	b.n	80055dc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6818      	ldr	r0, [r3, #0]
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	6899      	ldr	r1, [r3, #8]
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	685a      	ldr	r2, [r3, #4]
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	f000 fbc7 	bl	8005cb8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005538:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68ba      	ldr	r2, [r7, #8]
 8005540:	609a      	str	r2, [r3, #8]
      break;
 8005542:	e04f      	b.n	80055e4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6818      	ldr	r0, [r3, #0]
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	6899      	ldr	r1, [r3, #8]
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	685a      	ldr	r2, [r3, #4]
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	f000 fbb0 	bl	8005cb8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	689a      	ldr	r2, [r3, #8]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005566:	609a      	str	r2, [r3, #8]
      break;
 8005568:	e03c      	b.n	80055e4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6818      	ldr	r0, [r3, #0]
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	6859      	ldr	r1, [r3, #4]
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	461a      	mov	r2, r3
 8005578:	f000 fb24 	bl	8005bc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	2150      	movs	r1, #80	; 0x50
 8005582:	4618      	mov	r0, r3
 8005584:	f000 fb7d 	bl	8005c82 <TIM_ITRx_SetConfig>
      break;
 8005588:	e02c      	b.n	80055e4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6818      	ldr	r0, [r3, #0]
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	6859      	ldr	r1, [r3, #4]
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	68db      	ldr	r3, [r3, #12]
 8005596:	461a      	mov	r2, r3
 8005598:	f000 fb43 	bl	8005c22 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2160      	movs	r1, #96	; 0x60
 80055a2:	4618      	mov	r0, r3
 80055a4:	f000 fb6d 	bl	8005c82 <TIM_ITRx_SetConfig>
      break;
 80055a8:	e01c      	b.n	80055e4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6818      	ldr	r0, [r3, #0]
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	6859      	ldr	r1, [r3, #4]
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	461a      	mov	r2, r3
 80055b8:	f000 fb04 	bl	8005bc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2140      	movs	r1, #64	; 0x40
 80055c2:	4618      	mov	r0, r3
 80055c4:	f000 fb5d 	bl	8005c82 <TIM_ITRx_SetConfig>
      break;
 80055c8:	e00c      	b.n	80055e4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4619      	mov	r1, r3
 80055d4:	4610      	mov	r0, r2
 80055d6:	f000 fb54 	bl	8005c82 <TIM_ITRx_SetConfig>
      break;
 80055da:	e003      	b.n	80055e4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	73fb      	strb	r3, [r7, #15]
      break;
 80055e0:	e000      	b.n	80055e4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80055e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2200      	movs	r2, #0
 80055f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80055f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3710      	adds	r7, #16
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
	...

08005600 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005600:	b480      	push	{r7}
 8005602:	b085      	sub	sp, #20
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4a2a      	ldr	r2, [pc, #168]	; (80056bc <TIM_Base_SetConfig+0xbc>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d003      	beq.n	8005620 <TIM_Base_SetConfig+0x20>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800561e:	d108      	bne.n	8005632 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005626:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	68fa      	ldr	r2, [r7, #12]
 800562e:	4313      	orrs	r3, r2
 8005630:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a21      	ldr	r2, [pc, #132]	; (80056bc <TIM_Base_SetConfig+0xbc>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d00b      	beq.n	8005652 <TIM_Base_SetConfig+0x52>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005640:	d007      	beq.n	8005652 <TIM_Base_SetConfig+0x52>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a1e      	ldr	r2, [pc, #120]	; (80056c0 <TIM_Base_SetConfig+0xc0>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d003      	beq.n	8005652 <TIM_Base_SetConfig+0x52>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a1d      	ldr	r2, [pc, #116]	; (80056c4 <TIM_Base_SetConfig+0xc4>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d108      	bne.n	8005664 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005658:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	68db      	ldr	r3, [r3, #12]
 800565e:	68fa      	ldr	r2, [r7, #12]
 8005660:	4313      	orrs	r3, r2
 8005662:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	695b      	ldr	r3, [r3, #20]
 800566e:	4313      	orrs	r3, r2
 8005670:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	68fa      	ldr	r2, [r7, #12]
 8005676:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	689a      	ldr	r2, [r3, #8]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a0c      	ldr	r2, [pc, #48]	; (80056bc <TIM_Base_SetConfig+0xbc>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d007      	beq.n	80056a0 <TIM_Base_SetConfig+0xa0>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4a0b      	ldr	r2, [pc, #44]	; (80056c0 <TIM_Base_SetConfig+0xc0>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d003      	beq.n	80056a0 <TIM_Base_SetConfig+0xa0>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4a0a      	ldr	r2, [pc, #40]	; (80056c4 <TIM_Base_SetConfig+0xc4>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d103      	bne.n	80056a8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	691a      	ldr	r2, [r3, #16]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	615a      	str	r2, [r3, #20]
}
 80056ae:	bf00      	nop
 80056b0:	3714      	adds	r7, #20
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr
 80056ba:	bf00      	nop
 80056bc:	40012c00 	.word	0x40012c00
 80056c0:	40014000 	.word	0x40014000
 80056c4:	40014400 	.word	0x40014400

080056c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b087      	sub	sp, #28
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a1b      	ldr	r3, [r3, #32]
 80056d6:	f023 0201 	bic.w	r2, r3, #1
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6a1b      	ldr	r3, [r3, #32]
 80056e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	699b      	ldr	r3, [r3, #24]
 80056ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f023 0303 	bic.w	r3, r3, #3
 8005702:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	68fa      	ldr	r2, [r7, #12]
 800570a:	4313      	orrs	r3, r2
 800570c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	f023 0302 	bic.w	r3, r3, #2
 8005714:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	697a      	ldr	r2, [r7, #20]
 800571c:	4313      	orrs	r3, r2
 800571e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	4a24      	ldr	r2, [pc, #144]	; (80057b4 <TIM_OC1_SetConfig+0xec>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d007      	beq.n	8005738 <TIM_OC1_SetConfig+0x70>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	4a23      	ldr	r2, [pc, #140]	; (80057b8 <TIM_OC1_SetConfig+0xf0>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d003      	beq.n	8005738 <TIM_OC1_SetConfig+0x70>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	4a22      	ldr	r2, [pc, #136]	; (80057bc <TIM_OC1_SetConfig+0xf4>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d10c      	bne.n	8005752 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	f023 0308 	bic.w	r3, r3, #8
 800573e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	68db      	ldr	r3, [r3, #12]
 8005744:	697a      	ldr	r2, [r7, #20]
 8005746:	4313      	orrs	r3, r2
 8005748:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	f023 0304 	bic.w	r3, r3, #4
 8005750:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	4a17      	ldr	r2, [pc, #92]	; (80057b4 <TIM_OC1_SetConfig+0xec>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d007      	beq.n	800576a <TIM_OC1_SetConfig+0xa2>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4a16      	ldr	r2, [pc, #88]	; (80057b8 <TIM_OC1_SetConfig+0xf0>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d003      	beq.n	800576a <TIM_OC1_SetConfig+0xa2>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	4a15      	ldr	r2, [pc, #84]	; (80057bc <TIM_OC1_SetConfig+0xf4>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d111      	bne.n	800578e <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005770:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005778:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	695b      	ldr	r3, [r3, #20]
 800577e:	693a      	ldr	r2, [r7, #16]
 8005780:	4313      	orrs	r3, r2
 8005782:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	699b      	ldr	r3, [r3, #24]
 8005788:	693a      	ldr	r2, [r7, #16]
 800578a:	4313      	orrs	r3, r2
 800578c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	693a      	ldr	r2, [r7, #16]
 8005792:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	68fa      	ldr	r2, [r7, #12]
 8005798:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	685a      	ldr	r2, [r3, #4]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	697a      	ldr	r2, [r7, #20]
 80057a6:	621a      	str	r2, [r3, #32]
}
 80057a8:	bf00      	nop
 80057aa:	371c      	adds	r7, #28
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr
 80057b4:	40012c00 	.word	0x40012c00
 80057b8:	40014000 	.word	0x40014000
 80057bc:	40014400 	.word	0x40014400

080057c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b087      	sub	sp, #28
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a1b      	ldr	r3, [r3, #32]
 80057ce:	f023 0210 	bic.w	r2, r3, #16
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a1b      	ldr	r3, [r3, #32]
 80057da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	699b      	ldr	r3, [r3, #24]
 80057e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80057ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	021b      	lsls	r3, r3, #8
 8005802:	68fa      	ldr	r2, [r7, #12]
 8005804:	4313      	orrs	r3, r2
 8005806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	f023 0320 	bic.w	r3, r3, #32
 800580e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	011b      	lsls	r3, r3, #4
 8005816:	697a      	ldr	r2, [r7, #20]
 8005818:	4313      	orrs	r3, r2
 800581a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	4a22      	ldr	r2, [pc, #136]	; (80058a8 <TIM_OC2_SetConfig+0xe8>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d10d      	bne.n	8005840 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800582a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	011b      	lsls	r3, r3, #4
 8005832:	697a      	ldr	r2, [r7, #20]
 8005834:	4313      	orrs	r3, r2
 8005836:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800583e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	4a19      	ldr	r2, [pc, #100]	; (80058a8 <TIM_OC2_SetConfig+0xe8>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d007      	beq.n	8005858 <TIM_OC2_SetConfig+0x98>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	4a18      	ldr	r2, [pc, #96]	; (80058ac <TIM_OC2_SetConfig+0xec>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d003      	beq.n	8005858 <TIM_OC2_SetConfig+0x98>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	4a17      	ldr	r2, [pc, #92]	; (80058b0 <TIM_OC2_SetConfig+0xf0>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d113      	bne.n	8005880 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800585e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005866:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	695b      	ldr	r3, [r3, #20]
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	693a      	ldr	r2, [r7, #16]
 8005870:	4313      	orrs	r3, r2
 8005872:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	699b      	ldr	r3, [r3, #24]
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	693a      	ldr	r2, [r7, #16]
 800587c:	4313      	orrs	r3, r2
 800587e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	693a      	ldr	r2, [r7, #16]
 8005884:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	68fa      	ldr	r2, [r7, #12]
 800588a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	685a      	ldr	r2, [r3, #4]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	621a      	str	r2, [r3, #32]
}
 800589a:	bf00      	nop
 800589c:	371c      	adds	r7, #28
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop
 80058a8:	40012c00 	.word	0x40012c00
 80058ac:	40014000 	.word	0x40014000
 80058b0:	40014400 	.word	0x40014400

080058b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b087      	sub	sp, #28
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a1b      	ldr	r3, [r3, #32]
 80058c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a1b      	ldr	r3, [r3, #32]
 80058ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	69db      	ldr	r3, [r3, #28]
 80058da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f023 0303 	bic.w	r3, r3, #3
 80058ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	68fa      	ldr	r2, [r7, #12]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005900:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	689b      	ldr	r3, [r3, #8]
 8005906:	021b      	lsls	r3, r3, #8
 8005908:	697a      	ldr	r2, [r7, #20]
 800590a:	4313      	orrs	r3, r2
 800590c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a21      	ldr	r2, [pc, #132]	; (8005998 <TIM_OC3_SetConfig+0xe4>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d10d      	bne.n	8005932 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800591c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	68db      	ldr	r3, [r3, #12]
 8005922:	021b      	lsls	r3, r3, #8
 8005924:	697a      	ldr	r2, [r7, #20]
 8005926:	4313      	orrs	r3, r2
 8005928:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005930:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a18      	ldr	r2, [pc, #96]	; (8005998 <TIM_OC3_SetConfig+0xe4>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d007      	beq.n	800594a <TIM_OC3_SetConfig+0x96>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a17      	ldr	r2, [pc, #92]	; (800599c <TIM_OC3_SetConfig+0xe8>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d003      	beq.n	800594a <TIM_OC3_SetConfig+0x96>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a16      	ldr	r2, [pc, #88]	; (80059a0 <TIM_OC3_SetConfig+0xec>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d113      	bne.n	8005972 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005950:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005958:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	695b      	ldr	r3, [r3, #20]
 800595e:	011b      	lsls	r3, r3, #4
 8005960:	693a      	ldr	r2, [r7, #16]
 8005962:	4313      	orrs	r3, r2
 8005964:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	699b      	ldr	r3, [r3, #24]
 800596a:	011b      	lsls	r3, r3, #4
 800596c:	693a      	ldr	r2, [r7, #16]
 800596e:	4313      	orrs	r3, r2
 8005970:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	693a      	ldr	r2, [r7, #16]
 8005976:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	68fa      	ldr	r2, [r7, #12]
 800597c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	685a      	ldr	r2, [r3, #4]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	697a      	ldr	r2, [r7, #20]
 800598a:	621a      	str	r2, [r3, #32]
}
 800598c:	bf00      	nop
 800598e:	371c      	adds	r7, #28
 8005990:	46bd      	mov	sp, r7
 8005992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005996:	4770      	bx	lr
 8005998:	40012c00 	.word	0x40012c00
 800599c:	40014000 	.word	0x40014000
 80059a0:	40014400 	.word	0x40014400

080059a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b087      	sub	sp, #28
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6a1b      	ldr	r3, [r3, #32]
 80059b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a1b      	ldr	r3, [r3, #32]
 80059be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	69db      	ldr	r3, [r3, #28]
 80059ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80059d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	021b      	lsls	r3, r3, #8
 80059e6:	68fa      	ldr	r2, [r7, #12]
 80059e8:	4313      	orrs	r3, r2
 80059ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80059f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	031b      	lsls	r3, r3, #12
 80059fa:	693a      	ldr	r2, [r7, #16]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a14      	ldr	r2, [pc, #80]	; (8005a54 <TIM_OC4_SetConfig+0xb0>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d007      	beq.n	8005a18 <TIM_OC4_SetConfig+0x74>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	4a13      	ldr	r2, [pc, #76]	; (8005a58 <TIM_OC4_SetConfig+0xb4>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d003      	beq.n	8005a18 <TIM_OC4_SetConfig+0x74>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a12      	ldr	r2, [pc, #72]	; (8005a5c <TIM_OC4_SetConfig+0xb8>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d109      	bne.n	8005a2c <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	695b      	ldr	r3, [r3, #20]
 8005a24:	019b      	lsls	r3, r3, #6
 8005a26:	697a      	ldr	r2, [r7, #20]
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	697a      	ldr	r2, [r7, #20]
 8005a30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	68fa      	ldr	r2, [r7, #12]
 8005a36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	685a      	ldr	r2, [r3, #4]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	693a      	ldr	r2, [r7, #16]
 8005a44:	621a      	str	r2, [r3, #32]
}
 8005a46:	bf00      	nop
 8005a48:	371c      	adds	r7, #28
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr
 8005a52:	bf00      	nop
 8005a54:	40012c00 	.word	0x40012c00
 8005a58:	40014000 	.word	0x40014000
 8005a5c:	40014400 	.word	0x40014400

08005a60 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b087      	sub	sp, #28
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a1b      	ldr	r3, [r3, #32]
 8005a6e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a1b      	ldr	r3, [r3, #32]
 8005a7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68fa      	ldr	r2, [r7, #12]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005aa4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	041b      	lsls	r3, r3, #16
 8005aac:	693a      	ldr	r2, [r7, #16]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a13      	ldr	r2, [pc, #76]	; (8005b04 <TIM_OC5_SetConfig+0xa4>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d007      	beq.n	8005aca <TIM_OC5_SetConfig+0x6a>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a12      	ldr	r2, [pc, #72]	; (8005b08 <TIM_OC5_SetConfig+0xa8>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d003      	beq.n	8005aca <TIM_OC5_SetConfig+0x6a>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a11      	ldr	r2, [pc, #68]	; (8005b0c <TIM_OC5_SetConfig+0xac>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d109      	bne.n	8005ade <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ad0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	695b      	ldr	r3, [r3, #20]
 8005ad6:	021b      	lsls	r3, r3, #8
 8005ad8:	697a      	ldr	r2, [r7, #20]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	697a      	ldr	r2, [r7, #20]
 8005ae2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	68fa      	ldr	r2, [r7, #12]
 8005ae8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	685a      	ldr	r2, [r3, #4]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	693a      	ldr	r2, [r7, #16]
 8005af6:	621a      	str	r2, [r3, #32]
}
 8005af8:	bf00      	nop
 8005afa:	371c      	adds	r7, #28
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr
 8005b04:	40012c00 	.word	0x40012c00
 8005b08:	40014000 	.word	0x40014000
 8005b0c:	40014400 	.word	0x40014400

08005b10 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b087      	sub	sp, #28
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a1b      	ldr	r3, [r3, #32]
 8005b1e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a1b      	ldr	r3, [r3, #32]
 8005b2a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	021b      	lsls	r3, r3, #8
 8005b4a:	68fa      	ldr	r2, [r7, #12]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005b56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	051b      	lsls	r3, r3, #20
 8005b5e:	693a      	ldr	r2, [r7, #16]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a14      	ldr	r2, [pc, #80]	; (8005bb8 <TIM_OC6_SetConfig+0xa8>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d007      	beq.n	8005b7c <TIM_OC6_SetConfig+0x6c>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a13      	ldr	r2, [pc, #76]	; (8005bbc <TIM_OC6_SetConfig+0xac>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d003      	beq.n	8005b7c <TIM_OC6_SetConfig+0x6c>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a12      	ldr	r2, [pc, #72]	; (8005bc0 <TIM_OC6_SetConfig+0xb0>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d109      	bne.n	8005b90 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b82:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	695b      	ldr	r3, [r3, #20]
 8005b88:	029b      	lsls	r3, r3, #10
 8005b8a:	697a      	ldr	r2, [r7, #20]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	685a      	ldr	r2, [r3, #4]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	693a      	ldr	r2, [r7, #16]
 8005ba8:	621a      	str	r2, [r3, #32]
}
 8005baa:	bf00      	nop
 8005bac:	371c      	adds	r7, #28
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr
 8005bb6:	bf00      	nop
 8005bb8:	40012c00 	.word	0x40012c00
 8005bbc:	40014000 	.word	0x40014000
 8005bc0:	40014400 	.word	0x40014400

08005bc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b087      	sub	sp, #28
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	60f8      	str	r0, [r7, #12]
 8005bcc:	60b9      	str	r1, [r7, #8]
 8005bce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6a1b      	ldr	r3, [r3, #32]
 8005bd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6a1b      	ldr	r3, [r3, #32]
 8005bda:	f023 0201 	bic.w	r2, r3, #1
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	699b      	ldr	r3, [r3, #24]
 8005be6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	011b      	lsls	r3, r3, #4
 8005bf4:	693a      	ldr	r2, [r7, #16]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	f023 030a 	bic.w	r3, r3, #10
 8005c00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c02:	697a      	ldr	r2, [r7, #20]
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	693a      	ldr	r2, [r7, #16]
 8005c0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	697a      	ldr	r2, [r7, #20]
 8005c14:	621a      	str	r2, [r3, #32]
}
 8005c16:	bf00      	nop
 8005c18:	371c      	adds	r7, #28
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr

08005c22 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c22:	b480      	push	{r7}
 8005c24:	b087      	sub	sp, #28
 8005c26:	af00      	add	r7, sp, #0
 8005c28:	60f8      	str	r0, [r7, #12]
 8005c2a:	60b9      	str	r1, [r7, #8]
 8005c2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	6a1b      	ldr	r3, [r3, #32]
 8005c32:	f023 0210 	bic.w	r2, r3, #16
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	699b      	ldr	r3, [r3, #24]
 8005c3e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	6a1b      	ldr	r3, [r3, #32]
 8005c44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c4c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	031b      	lsls	r3, r3, #12
 8005c52:	697a      	ldr	r2, [r7, #20]
 8005c54:	4313      	orrs	r3, r2
 8005c56:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c5e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	011b      	lsls	r3, r3, #4
 8005c64:	693a      	ldr	r2, [r7, #16]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	697a      	ldr	r2, [r7, #20]
 8005c6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	693a      	ldr	r2, [r7, #16]
 8005c74:	621a      	str	r2, [r3, #32]
}
 8005c76:	bf00      	nop
 8005c78:	371c      	adds	r7, #28
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr

08005c82 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c82:	b480      	push	{r7}
 8005c84:	b085      	sub	sp, #20
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	6078      	str	r0, [r7, #4]
 8005c8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c9a:	683a      	ldr	r2, [r7, #0]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	f043 0307 	orr.w	r3, r3, #7
 8005ca4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	609a      	str	r2, [r3, #8]
}
 8005cac:	bf00      	nop
 8005cae:	3714      	adds	r7, #20
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr

08005cb8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b087      	sub	sp, #28
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	60b9      	str	r1, [r7, #8]
 8005cc2:	607a      	str	r2, [r7, #4]
 8005cc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005cd2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	021a      	lsls	r2, r3, #8
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	431a      	orrs	r2, r3
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	697a      	ldr	r2, [r7, #20]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	697a      	ldr	r2, [r7, #20]
 8005cea:	609a      	str	r2, [r3, #8]
}
 8005cec:	bf00      	nop
 8005cee:	371c      	adds	r7, #28
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr

08005cf8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b087      	sub	sp, #28
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	60f8      	str	r0, [r7, #12]
 8005d00:	60b9      	str	r1, [r7, #8]
 8005d02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	f003 031f 	and.w	r3, r3, #31
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6a1a      	ldr	r2, [r3, #32]
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	43db      	mvns	r3, r3
 8005d1a:	401a      	ands	r2, r3
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6a1a      	ldr	r2, [r3, #32]
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	f003 031f 	and.w	r3, r3, #31
 8005d2a:	6879      	ldr	r1, [r7, #4]
 8005d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8005d30:	431a      	orrs	r2, r3
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	621a      	str	r2, [r3, #32]
}
 8005d36:	bf00      	nop
 8005d38:	371c      	adds	r7, #28
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr
	...

08005d44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b085      	sub	sp, #20
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	d101      	bne.n	8005d5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d58:	2302      	movs	r3, #2
 8005d5a:	e04f      	b.n	8005dfc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2202      	movs	r2, #2
 8005d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a21      	ldr	r2, [pc, #132]	; (8005e08 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d108      	bne.n	8005d98 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005d8c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	68fa      	ldr	r2, [r7, #12]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	68fa      	ldr	r2, [r7, #12]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	68fa      	ldr	r2, [r7, #12]
 8005db0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a14      	ldr	r2, [pc, #80]	; (8005e08 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d009      	beq.n	8005dd0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dc4:	d004      	beq.n	8005dd0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a10      	ldr	r2, [pc, #64]	; (8005e0c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d10c      	bne.n	8005dea <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dd6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	68ba      	ldr	r2, [r7, #8]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	68ba      	ldr	r2, [r7, #8]
 8005de8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005dfa:	2300      	movs	r3, #0
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3714      	adds	r7, #20
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr
 8005e08:	40012c00 	.word	0x40012c00
 8005e0c:	40014000 	.word	0x40014000

08005e10 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b085      	sub	sp, #20
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
 8005e18:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d101      	bne.n	8005e2c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005e28:	2302      	movs	r3, #2
 8005e2a:	e060      	b.n	8005eee <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	4313      	orrs	r3, r2
 8005e78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	695b      	ldr	r3, [r3, #20]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e92:	4313      	orrs	r3, r2
 8005e94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	699b      	ldr	r3, [r3, #24]
 8005ea0:	041b      	lsls	r3, r3, #16
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a14      	ldr	r2, [pc, #80]	; (8005efc <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d115      	bne.n	8005edc <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eba:	051b      	lsls	r3, r3, #20
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	6a1b      	ldr	r3, [r3, #32]
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68fa      	ldr	r2, [r7, #12]
 8005ee2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005eec:	2300      	movs	r3, #0
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3714      	adds	r7, #20
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr
 8005efa:	bf00      	nop
 8005efc:	40012c00 	.word	0x40012c00

08005f00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b082      	sub	sp, #8
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d101      	bne.n	8005f12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e040      	b.n	8005f94 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d106      	bne.n	8005f28 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f7fb ff1e 	bl	8001d64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2224      	movs	r2, #36	; 0x24
 8005f2c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f022 0201 	bic.w	r2, r2, #1
 8005f3c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f000 f8c0 	bl	80060c4 <UART_SetConfig>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d101      	bne.n	8005f4e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e022      	b.n	8005f94 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d002      	beq.n	8005f5c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f000 fb0e 	bl	8006578 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	689a      	ldr	r2, [r3, #8]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f042 0201 	orr.w	r2, r2, #1
 8005f8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f000 fb95 	bl	80066bc <UART_CheckIdleState>
 8005f92:	4603      	mov	r3, r0
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	3708      	adds	r7, #8
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}

08005f9c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b08a      	sub	sp, #40	; 0x28
 8005fa0:	af02      	add	r7, sp, #8
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
 8005fa6:	603b      	str	r3, [r7, #0]
 8005fa8:	4613      	mov	r3, r2
 8005faa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fb0:	2b20      	cmp	r3, #32
 8005fb2:	f040 8082 	bne.w	80060ba <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d002      	beq.n	8005fc2 <HAL_UART_Transmit+0x26>
 8005fbc:	88fb      	ldrh	r3, [r7, #6]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d101      	bne.n	8005fc6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e07a      	b.n	80060bc <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d101      	bne.n	8005fd4 <HAL_UART_Transmit+0x38>
 8005fd0:	2302      	movs	r3, #2
 8005fd2:	e073      	b.n	80060bc <HAL_UART_Transmit+0x120>
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2221      	movs	r2, #33	; 0x21
 8005fe8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fea:	f7fc fead 	bl	8002d48 <HAL_GetTick>
 8005fee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	88fa      	ldrh	r2, [r7, #6]
 8005ff4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	88fa      	ldrh	r2, [r7, #6]
 8005ffc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006008:	d108      	bne.n	800601c <HAL_UART_Transmit+0x80>
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	691b      	ldr	r3, [r3, #16]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d104      	bne.n	800601c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006012:	2300      	movs	r3, #0
 8006014:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	61bb      	str	r3, [r7, #24]
 800601a:	e003      	b.n	8006024 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006020:	2300      	movs	r3, #0
 8006022:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2200      	movs	r2, #0
 8006028:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800602c:	e02d      	b.n	800608a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	9300      	str	r3, [sp, #0]
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	2200      	movs	r2, #0
 8006036:	2180      	movs	r1, #128	; 0x80
 8006038:	68f8      	ldr	r0, [r7, #12]
 800603a:	f000 fb88 	bl	800674e <UART_WaitOnFlagUntilTimeout>
 800603e:	4603      	mov	r3, r0
 8006040:	2b00      	cmp	r3, #0
 8006042:	d001      	beq.n	8006048 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006044:	2303      	movs	r3, #3
 8006046:	e039      	b.n	80060bc <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006048:	69fb      	ldr	r3, [r7, #28]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d10b      	bne.n	8006066 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	881a      	ldrh	r2, [r3, #0]
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800605a:	b292      	uxth	r2, r2
 800605c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800605e:	69bb      	ldr	r3, [r7, #24]
 8006060:	3302      	adds	r3, #2
 8006062:	61bb      	str	r3, [r7, #24]
 8006064:	e008      	b.n	8006078 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006066:	69fb      	ldr	r3, [r7, #28]
 8006068:	781a      	ldrb	r2, [r3, #0]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	b292      	uxth	r2, r2
 8006070:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	3301      	adds	r3, #1
 8006076:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800607e:	b29b      	uxth	r3, r3
 8006080:	3b01      	subs	r3, #1
 8006082:	b29a      	uxth	r2, r3
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006090:	b29b      	uxth	r3, r3
 8006092:	2b00      	cmp	r3, #0
 8006094:	d1cb      	bne.n	800602e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	9300      	str	r3, [sp, #0]
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	2200      	movs	r2, #0
 800609e:	2140      	movs	r1, #64	; 0x40
 80060a0:	68f8      	ldr	r0, [r7, #12]
 80060a2:	f000 fb54 	bl	800674e <UART_WaitOnFlagUntilTimeout>
 80060a6:	4603      	mov	r3, r0
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d001      	beq.n	80060b0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80060ac:	2303      	movs	r3, #3
 80060ae:	e005      	b.n	80060bc <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2220      	movs	r2, #32
 80060b4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80060b6:	2300      	movs	r3, #0
 80060b8:	e000      	b.n	80060bc <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80060ba:	2302      	movs	r3, #2
  }
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3720      	adds	r7, #32
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060c8:	b08a      	sub	sp, #40	; 0x28
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060ce:	2300      	movs	r3, #0
 80060d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	689a      	ldr	r2, [r3, #8]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	691b      	ldr	r3, [r3, #16]
 80060dc:	431a      	orrs	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	695b      	ldr	r3, [r3, #20]
 80060e2:	431a      	orrs	r2, r3
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	69db      	ldr	r3, [r3, #28]
 80060e8:	4313      	orrs	r3, r2
 80060ea:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	4b9e      	ldr	r3, [pc, #632]	; (800636c <UART_SetConfig+0x2a8>)
 80060f4:	4013      	ands	r3, r2
 80060f6:	68fa      	ldr	r2, [r7, #12]
 80060f8:	6812      	ldr	r2, [r2, #0]
 80060fa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80060fc:	430b      	orrs	r3, r1
 80060fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	68da      	ldr	r2, [r3, #12]
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	430a      	orrs	r2, r1
 8006114:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	699b      	ldr	r3, [r3, #24]
 800611a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a93      	ldr	r2, [pc, #588]	; (8006370 <UART_SetConfig+0x2ac>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d004      	beq.n	8006130 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	6a1b      	ldr	r3, [r3, #32]
 800612a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800612c:	4313      	orrs	r3, r2
 800612e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006140:	430a      	orrs	r2, r1
 8006142:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a8a      	ldr	r2, [pc, #552]	; (8006374 <UART_SetConfig+0x2b0>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d126      	bne.n	800619c <UART_SetConfig+0xd8>
 800614e:	4b8a      	ldr	r3, [pc, #552]	; (8006378 <UART_SetConfig+0x2b4>)
 8006150:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006154:	f003 0303 	and.w	r3, r3, #3
 8006158:	2b03      	cmp	r3, #3
 800615a:	d81b      	bhi.n	8006194 <UART_SetConfig+0xd0>
 800615c:	a201      	add	r2, pc, #4	; (adr r2, 8006164 <UART_SetConfig+0xa0>)
 800615e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006162:	bf00      	nop
 8006164:	08006175 	.word	0x08006175
 8006168:	08006185 	.word	0x08006185
 800616c:	0800617d 	.word	0x0800617d
 8006170:	0800618d 	.word	0x0800618d
 8006174:	2301      	movs	r3, #1
 8006176:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800617a:	e0ab      	b.n	80062d4 <UART_SetConfig+0x210>
 800617c:	2302      	movs	r3, #2
 800617e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006182:	e0a7      	b.n	80062d4 <UART_SetConfig+0x210>
 8006184:	2304      	movs	r3, #4
 8006186:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800618a:	e0a3      	b.n	80062d4 <UART_SetConfig+0x210>
 800618c:	2308      	movs	r3, #8
 800618e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006192:	e09f      	b.n	80062d4 <UART_SetConfig+0x210>
 8006194:	2310      	movs	r3, #16
 8006196:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800619a:	e09b      	b.n	80062d4 <UART_SetConfig+0x210>
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a76      	ldr	r2, [pc, #472]	; (800637c <UART_SetConfig+0x2b8>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d138      	bne.n	8006218 <UART_SetConfig+0x154>
 80061a6:	4b74      	ldr	r3, [pc, #464]	; (8006378 <UART_SetConfig+0x2b4>)
 80061a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061ac:	f003 030c 	and.w	r3, r3, #12
 80061b0:	2b0c      	cmp	r3, #12
 80061b2:	d82d      	bhi.n	8006210 <UART_SetConfig+0x14c>
 80061b4:	a201      	add	r2, pc, #4	; (adr r2, 80061bc <UART_SetConfig+0xf8>)
 80061b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061ba:	bf00      	nop
 80061bc:	080061f1 	.word	0x080061f1
 80061c0:	08006211 	.word	0x08006211
 80061c4:	08006211 	.word	0x08006211
 80061c8:	08006211 	.word	0x08006211
 80061cc:	08006201 	.word	0x08006201
 80061d0:	08006211 	.word	0x08006211
 80061d4:	08006211 	.word	0x08006211
 80061d8:	08006211 	.word	0x08006211
 80061dc:	080061f9 	.word	0x080061f9
 80061e0:	08006211 	.word	0x08006211
 80061e4:	08006211 	.word	0x08006211
 80061e8:	08006211 	.word	0x08006211
 80061ec:	08006209 	.word	0x08006209
 80061f0:	2300      	movs	r3, #0
 80061f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061f6:	e06d      	b.n	80062d4 <UART_SetConfig+0x210>
 80061f8:	2302      	movs	r3, #2
 80061fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061fe:	e069      	b.n	80062d4 <UART_SetConfig+0x210>
 8006200:	2304      	movs	r3, #4
 8006202:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006206:	e065      	b.n	80062d4 <UART_SetConfig+0x210>
 8006208:	2308      	movs	r3, #8
 800620a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800620e:	e061      	b.n	80062d4 <UART_SetConfig+0x210>
 8006210:	2310      	movs	r3, #16
 8006212:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006216:	e05d      	b.n	80062d4 <UART_SetConfig+0x210>
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a58      	ldr	r2, [pc, #352]	; (8006380 <UART_SetConfig+0x2bc>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d125      	bne.n	800626e <UART_SetConfig+0x1aa>
 8006222:	4b55      	ldr	r3, [pc, #340]	; (8006378 <UART_SetConfig+0x2b4>)
 8006224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006228:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800622c:	2b30      	cmp	r3, #48	; 0x30
 800622e:	d016      	beq.n	800625e <UART_SetConfig+0x19a>
 8006230:	2b30      	cmp	r3, #48	; 0x30
 8006232:	d818      	bhi.n	8006266 <UART_SetConfig+0x1a2>
 8006234:	2b20      	cmp	r3, #32
 8006236:	d00a      	beq.n	800624e <UART_SetConfig+0x18a>
 8006238:	2b20      	cmp	r3, #32
 800623a:	d814      	bhi.n	8006266 <UART_SetConfig+0x1a2>
 800623c:	2b00      	cmp	r3, #0
 800623e:	d002      	beq.n	8006246 <UART_SetConfig+0x182>
 8006240:	2b10      	cmp	r3, #16
 8006242:	d008      	beq.n	8006256 <UART_SetConfig+0x192>
 8006244:	e00f      	b.n	8006266 <UART_SetConfig+0x1a2>
 8006246:	2300      	movs	r3, #0
 8006248:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800624c:	e042      	b.n	80062d4 <UART_SetConfig+0x210>
 800624e:	2302      	movs	r3, #2
 8006250:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006254:	e03e      	b.n	80062d4 <UART_SetConfig+0x210>
 8006256:	2304      	movs	r3, #4
 8006258:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800625c:	e03a      	b.n	80062d4 <UART_SetConfig+0x210>
 800625e:	2308      	movs	r3, #8
 8006260:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006264:	e036      	b.n	80062d4 <UART_SetConfig+0x210>
 8006266:	2310      	movs	r3, #16
 8006268:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800626c:	e032      	b.n	80062d4 <UART_SetConfig+0x210>
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a3f      	ldr	r2, [pc, #252]	; (8006370 <UART_SetConfig+0x2ac>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d12a      	bne.n	80062ce <UART_SetConfig+0x20a>
 8006278:	4b3f      	ldr	r3, [pc, #252]	; (8006378 <UART_SetConfig+0x2b4>)
 800627a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800627e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006282:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006286:	d01a      	beq.n	80062be <UART_SetConfig+0x1fa>
 8006288:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800628c:	d81b      	bhi.n	80062c6 <UART_SetConfig+0x202>
 800628e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006292:	d00c      	beq.n	80062ae <UART_SetConfig+0x1ea>
 8006294:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006298:	d815      	bhi.n	80062c6 <UART_SetConfig+0x202>
 800629a:	2b00      	cmp	r3, #0
 800629c:	d003      	beq.n	80062a6 <UART_SetConfig+0x1e2>
 800629e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062a2:	d008      	beq.n	80062b6 <UART_SetConfig+0x1f2>
 80062a4:	e00f      	b.n	80062c6 <UART_SetConfig+0x202>
 80062a6:	2300      	movs	r3, #0
 80062a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062ac:	e012      	b.n	80062d4 <UART_SetConfig+0x210>
 80062ae:	2302      	movs	r3, #2
 80062b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062b4:	e00e      	b.n	80062d4 <UART_SetConfig+0x210>
 80062b6:	2304      	movs	r3, #4
 80062b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062bc:	e00a      	b.n	80062d4 <UART_SetConfig+0x210>
 80062be:	2308      	movs	r3, #8
 80062c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062c4:	e006      	b.n	80062d4 <UART_SetConfig+0x210>
 80062c6:	2310      	movs	r3, #16
 80062c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062cc:	e002      	b.n	80062d4 <UART_SetConfig+0x210>
 80062ce:	2310      	movs	r3, #16
 80062d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4a25      	ldr	r2, [pc, #148]	; (8006370 <UART_SetConfig+0x2ac>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	f040 808a 	bne.w	80063f4 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80062e0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80062e4:	2b08      	cmp	r3, #8
 80062e6:	d824      	bhi.n	8006332 <UART_SetConfig+0x26e>
 80062e8:	a201      	add	r2, pc, #4	; (adr r2, 80062f0 <UART_SetConfig+0x22c>)
 80062ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ee:	bf00      	nop
 80062f0:	08006315 	.word	0x08006315
 80062f4:	08006333 	.word	0x08006333
 80062f8:	0800631d 	.word	0x0800631d
 80062fc:	08006333 	.word	0x08006333
 8006300:	08006323 	.word	0x08006323
 8006304:	08006333 	.word	0x08006333
 8006308:	08006333 	.word	0x08006333
 800630c:	08006333 	.word	0x08006333
 8006310:	0800632b 	.word	0x0800632b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006314:	f7fd fdd0 	bl	8003eb8 <HAL_RCC_GetPCLK1Freq>
 8006318:	61f8      	str	r0, [r7, #28]
        break;
 800631a:	e010      	b.n	800633e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800631c:	4b19      	ldr	r3, [pc, #100]	; (8006384 <UART_SetConfig+0x2c0>)
 800631e:	61fb      	str	r3, [r7, #28]
        break;
 8006320:	e00d      	b.n	800633e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006322:	f7fd fd31 	bl	8003d88 <HAL_RCC_GetSysClockFreq>
 8006326:	61f8      	str	r0, [r7, #28]
        break;
 8006328:	e009      	b.n	800633e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800632a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800632e:	61fb      	str	r3, [r7, #28]
        break;
 8006330:	e005      	b.n	800633e <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8006332:	2300      	movs	r3, #0
 8006334:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800633c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800633e:	69fb      	ldr	r3, [r7, #28]
 8006340:	2b00      	cmp	r3, #0
 8006342:	f000 8109 	beq.w	8006558 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	685a      	ldr	r2, [r3, #4]
 800634a:	4613      	mov	r3, r2
 800634c:	005b      	lsls	r3, r3, #1
 800634e:	4413      	add	r3, r2
 8006350:	69fa      	ldr	r2, [r7, #28]
 8006352:	429a      	cmp	r2, r3
 8006354:	d305      	bcc.n	8006362 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800635c:	69fa      	ldr	r2, [r7, #28]
 800635e:	429a      	cmp	r2, r3
 8006360:	d912      	bls.n	8006388 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006368:	e0f6      	b.n	8006558 <UART_SetConfig+0x494>
 800636a:	bf00      	nop
 800636c:	efff69f3 	.word	0xefff69f3
 8006370:	40008000 	.word	0x40008000
 8006374:	40013800 	.word	0x40013800
 8006378:	40021000 	.word	0x40021000
 800637c:	40004400 	.word	0x40004400
 8006380:	40004800 	.word	0x40004800
 8006384:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	2200      	movs	r2, #0
 800638c:	461c      	mov	r4, r3
 800638e:	4615      	mov	r5, r2
 8006390:	f04f 0200 	mov.w	r2, #0
 8006394:	f04f 0300 	mov.w	r3, #0
 8006398:	022b      	lsls	r3, r5, #8
 800639a:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800639e:	0222      	lsls	r2, r4, #8
 80063a0:	68f9      	ldr	r1, [r7, #12]
 80063a2:	6849      	ldr	r1, [r1, #4]
 80063a4:	0849      	lsrs	r1, r1, #1
 80063a6:	2000      	movs	r0, #0
 80063a8:	4688      	mov	r8, r1
 80063aa:	4681      	mov	r9, r0
 80063ac:	eb12 0a08 	adds.w	sl, r2, r8
 80063b0:	eb43 0b09 	adc.w	fp, r3, r9
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	2200      	movs	r2, #0
 80063ba:	603b      	str	r3, [r7, #0]
 80063bc:	607a      	str	r2, [r7, #4]
 80063be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063c2:	4650      	mov	r0, sl
 80063c4:	4659      	mov	r1, fp
 80063c6:	f7fa fbef 	bl	8000ba8 <__aeabi_uldivmod>
 80063ca:	4602      	mov	r2, r0
 80063cc:	460b      	mov	r3, r1
 80063ce:	4613      	mov	r3, r2
 80063d0:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80063d8:	d308      	bcc.n	80063ec <UART_SetConfig+0x328>
 80063da:	69bb      	ldr	r3, [r7, #24]
 80063dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063e0:	d204      	bcs.n	80063ec <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	69ba      	ldr	r2, [r7, #24]
 80063e8:	60da      	str	r2, [r3, #12]
 80063ea:	e0b5      	b.n	8006558 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 80063ec:	2301      	movs	r3, #1
 80063ee:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80063f2:	e0b1      	b.n	8006558 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	69db      	ldr	r3, [r3, #28]
 80063f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063fc:	d15d      	bne.n	80064ba <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 80063fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006402:	2b08      	cmp	r3, #8
 8006404:	d827      	bhi.n	8006456 <UART_SetConfig+0x392>
 8006406:	a201      	add	r2, pc, #4	; (adr r2, 800640c <UART_SetConfig+0x348>)
 8006408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800640c:	08006431 	.word	0x08006431
 8006410:	08006439 	.word	0x08006439
 8006414:	08006441 	.word	0x08006441
 8006418:	08006457 	.word	0x08006457
 800641c:	08006447 	.word	0x08006447
 8006420:	08006457 	.word	0x08006457
 8006424:	08006457 	.word	0x08006457
 8006428:	08006457 	.word	0x08006457
 800642c:	0800644f 	.word	0x0800644f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006430:	f7fd fd42 	bl	8003eb8 <HAL_RCC_GetPCLK1Freq>
 8006434:	61f8      	str	r0, [r7, #28]
        break;
 8006436:	e014      	b.n	8006462 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006438:	f7fd fd54 	bl	8003ee4 <HAL_RCC_GetPCLK2Freq>
 800643c:	61f8      	str	r0, [r7, #28]
        break;
 800643e:	e010      	b.n	8006462 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006440:	4b4c      	ldr	r3, [pc, #304]	; (8006574 <UART_SetConfig+0x4b0>)
 8006442:	61fb      	str	r3, [r7, #28]
        break;
 8006444:	e00d      	b.n	8006462 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006446:	f7fd fc9f 	bl	8003d88 <HAL_RCC_GetSysClockFreq>
 800644a:	61f8      	str	r0, [r7, #28]
        break;
 800644c:	e009      	b.n	8006462 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800644e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006452:	61fb      	str	r3, [r7, #28]
        break;
 8006454:	e005      	b.n	8006462 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8006456:	2300      	movs	r3, #0
 8006458:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006460:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006462:	69fb      	ldr	r3, [r7, #28]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d077      	beq.n	8006558 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006468:	69fb      	ldr	r3, [r7, #28]
 800646a:	005a      	lsls	r2, r3, #1
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	085b      	lsrs	r3, r3, #1
 8006472:	441a      	add	r2, r3
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	fbb2 f3f3 	udiv	r3, r2, r3
 800647c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800647e:	69bb      	ldr	r3, [r7, #24]
 8006480:	2b0f      	cmp	r3, #15
 8006482:	d916      	bls.n	80064b2 <UART_SetConfig+0x3ee>
 8006484:	69bb      	ldr	r3, [r7, #24]
 8006486:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800648a:	d212      	bcs.n	80064b2 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800648c:	69bb      	ldr	r3, [r7, #24]
 800648e:	b29b      	uxth	r3, r3
 8006490:	f023 030f 	bic.w	r3, r3, #15
 8006494:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006496:	69bb      	ldr	r3, [r7, #24]
 8006498:	085b      	lsrs	r3, r3, #1
 800649a:	b29b      	uxth	r3, r3
 800649c:	f003 0307 	and.w	r3, r3, #7
 80064a0:	b29a      	uxth	r2, r3
 80064a2:	8afb      	ldrh	r3, [r7, #22]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	8afa      	ldrh	r2, [r7, #22]
 80064ae:	60da      	str	r2, [r3, #12]
 80064b0:	e052      	b.n	8006558 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80064b2:	2301      	movs	r3, #1
 80064b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80064b8:	e04e      	b.n	8006558 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80064be:	2b08      	cmp	r3, #8
 80064c0:	d827      	bhi.n	8006512 <UART_SetConfig+0x44e>
 80064c2:	a201      	add	r2, pc, #4	; (adr r2, 80064c8 <UART_SetConfig+0x404>)
 80064c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064c8:	080064ed 	.word	0x080064ed
 80064cc:	080064f5 	.word	0x080064f5
 80064d0:	080064fd 	.word	0x080064fd
 80064d4:	08006513 	.word	0x08006513
 80064d8:	08006503 	.word	0x08006503
 80064dc:	08006513 	.word	0x08006513
 80064e0:	08006513 	.word	0x08006513
 80064e4:	08006513 	.word	0x08006513
 80064e8:	0800650b 	.word	0x0800650b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064ec:	f7fd fce4 	bl	8003eb8 <HAL_RCC_GetPCLK1Freq>
 80064f0:	61f8      	str	r0, [r7, #28]
        break;
 80064f2:	e014      	b.n	800651e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064f4:	f7fd fcf6 	bl	8003ee4 <HAL_RCC_GetPCLK2Freq>
 80064f8:	61f8      	str	r0, [r7, #28]
        break;
 80064fa:	e010      	b.n	800651e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064fc:	4b1d      	ldr	r3, [pc, #116]	; (8006574 <UART_SetConfig+0x4b0>)
 80064fe:	61fb      	str	r3, [r7, #28]
        break;
 8006500:	e00d      	b.n	800651e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006502:	f7fd fc41 	bl	8003d88 <HAL_RCC_GetSysClockFreq>
 8006506:	61f8      	str	r0, [r7, #28]
        break;
 8006508:	e009      	b.n	800651e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800650a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800650e:	61fb      	str	r3, [r7, #28]
        break;
 8006510:	e005      	b.n	800651e <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8006512:	2300      	movs	r3, #0
 8006514:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800651c:	bf00      	nop
    }

    if (pclk != 0U)
 800651e:	69fb      	ldr	r3, [r7, #28]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d019      	beq.n	8006558 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	085a      	lsrs	r2, r3, #1
 800652a:	69fb      	ldr	r3, [r7, #28]
 800652c:	441a      	add	r2, r3
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	fbb2 f3f3 	udiv	r3, r2, r3
 8006536:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006538:	69bb      	ldr	r3, [r7, #24]
 800653a:	2b0f      	cmp	r3, #15
 800653c:	d909      	bls.n	8006552 <UART_SetConfig+0x48e>
 800653e:	69bb      	ldr	r3, [r7, #24]
 8006540:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006544:	d205      	bcs.n	8006552 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006546:	69bb      	ldr	r3, [r7, #24]
 8006548:	b29a      	uxth	r2, r3
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	60da      	str	r2, [r3, #12]
 8006550:	e002      	b.n	8006558 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2200      	movs	r2, #0
 800655c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2200      	movs	r2, #0
 8006562:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006564:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006568:	4618      	mov	r0, r3
 800656a:	3728      	adds	r7, #40	; 0x28
 800656c:	46bd      	mov	sp, r7
 800656e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006572:	bf00      	nop
 8006574:	00f42400 	.word	0x00f42400

08006578 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006578:	b480      	push	{r7}
 800657a:	b083      	sub	sp, #12
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006584:	f003 0301 	and.w	r3, r3, #1
 8006588:	2b00      	cmp	r3, #0
 800658a:	d00a      	beq.n	80065a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	430a      	orrs	r2, r1
 80065a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065a6:	f003 0302 	and.w	r3, r3, #2
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d00a      	beq.n	80065c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	430a      	orrs	r2, r1
 80065c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c8:	f003 0304 	and.w	r3, r3, #4
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d00a      	beq.n	80065e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	430a      	orrs	r2, r1
 80065e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ea:	f003 0308 	and.w	r3, r3, #8
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d00a      	beq.n	8006608 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	430a      	orrs	r2, r1
 8006606:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800660c:	f003 0310 	and.w	r3, r3, #16
 8006610:	2b00      	cmp	r3, #0
 8006612:	d00a      	beq.n	800662a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	430a      	orrs	r2, r1
 8006628:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800662e:	f003 0320 	and.w	r3, r3, #32
 8006632:	2b00      	cmp	r3, #0
 8006634:	d00a      	beq.n	800664c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	430a      	orrs	r2, r1
 800664a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006654:	2b00      	cmp	r3, #0
 8006656:	d01a      	beq.n	800668e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	430a      	orrs	r2, r1
 800666c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006672:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006676:	d10a      	bne.n	800668e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	430a      	orrs	r2, r1
 800668c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006692:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006696:	2b00      	cmp	r3, #0
 8006698:	d00a      	beq.n	80066b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	430a      	orrs	r2, r1
 80066ae:	605a      	str	r2, [r3, #4]
  }
}
 80066b0:	bf00      	nop
 80066b2:	370c      	adds	r7, #12
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr

080066bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b086      	sub	sp, #24
 80066c0:	af02      	add	r7, sp, #8
 80066c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80066cc:	f7fc fb3c 	bl	8002d48 <HAL_GetTick>
 80066d0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f003 0308 	and.w	r3, r3, #8
 80066dc:	2b08      	cmp	r3, #8
 80066de:	d10e      	bne.n	80066fe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80066e4:	9300      	str	r3, [sp, #0]
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2200      	movs	r2, #0
 80066ea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f000 f82d 	bl	800674e <UART_WaitOnFlagUntilTimeout>
 80066f4:	4603      	mov	r3, r0
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d001      	beq.n	80066fe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066fa:	2303      	movs	r3, #3
 80066fc:	e023      	b.n	8006746 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f003 0304 	and.w	r3, r3, #4
 8006708:	2b04      	cmp	r3, #4
 800670a:	d10e      	bne.n	800672a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800670c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006710:	9300      	str	r3, [sp, #0]
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f000 f817 	bl	800674e <UART_WaitOnFlagUntilTimeout>
 8006720:	4603      	mov	r3, r0
 8006722:	2b00      	cmp	r3, #0
 8006724:	d001      	beq.n	800672a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006726:	2303      	movs	r3, #3
 8006728:	e00d      	b.n	8006746 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2220      	movs	r2, #32
 800672e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2220      	movs	r2, #32
 8006734:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2200      	movs	r2, #0
 800673a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006744:	2300      	movs	r3, #0
}
 8006746:	4618      	mov	r0, r3
 8006748:	3710      	adds	r7, #16
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}

0800674e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800674e:	b580      	push	{r7, lr}
 8006750:	b09c      	sub	sp, #112	; 0x70
 8006752:	af00      	add	r7, sp, #0
 8006754:	60f8      	str	r0, [r7, #12]
 8006756:	60b9      	str	r1, [r7, #8]
 8006758:	603b      	str	r3, [r7, #0]
 800675a:	4613      	mov	r3, r2
 800675c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800675e:	e0a5      	b.n	80068ac <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006760:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006762:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006766:	f000 80a1 	beq.w	80068ac <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800676a:	f7fc faed 	bl	8002d48 <HAL_GetTick>
 800676e:	4602      	mov	r2, r0
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	1ad3      	subs	r3, r2, r3
 8006774:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006776:	429a      	cmp	r2, r3
 8006778:	d302      	bcc.n	8006780 <UART_WaitOnFlagUntilTimeout+0x32>
 800677a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800677c:	2b00      	cmp	r3, #0
 800677e:	d13e      	bne.n	80067fe <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006786:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006788:	e853 3f00 	ldrex	r3, [r3]
 800678c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800678e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006790:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006794:	667b      	str	r3, [r7, #100]	; 0x64
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	461a      	mov	r2, r3
 800679c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800679e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80067a0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80067a4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80067a6:	e841 2300 	strex	r3, r2, [r1]
 80067aa:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80067ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d1e6      	bne.n	8006780 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	3308      	adds	r3, #8
 80067b8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067bc:	e853 3f00 	ldrex	r3, [r3]
 80067c0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80067c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067c4:	f023 0301 	bic.w	r3, r3, #1
 80067c8:	663b      	str	r3, [r7, #96]	; 0x60
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	3308      	adds	r3, #8
 80067d0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80067d2:	64ba      	str	r2, [r7, #72]	; 0x48
 80067d4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80067d8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80067da:	e841 2300 	strex	r3, r2, [r1]
 80067de:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80067e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d1e5      	bne.n	80067b2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2220      	movs	r2, #32
 80067ea:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2220      	movs	r2, #32
 80067f0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	2200      	movs	r2, #0
 80067f6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80067fa:	2303      	movs	r3, #3
 80067fc:	e067      	b.n	80068ce <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f003 0304 	and.w	r3, r3, #4
 8006808:	2b00      	cmp	r3, #0
 800680a:	d04f      	beq.n	80068ac <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	69db      	ldr	r3, [r3, #28]
 8006812:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006816:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800681a:	d147      	bne.n	80068ac <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006824:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800682c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800682e:	e853 3f00 	ldrex	r3, [r3]
 8006832:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006836:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800683a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	461a      	mov	r2, r3
 8006842:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006844:	637b      	str	r3, [r7, #52]	; 0x34
 8006846:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006848:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800684a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800684c:	e841 2300 	strex	r3, r2, [r1]
 8006850:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006854:	2b00      	cmp	r3, #0
 8006856:	d1e6      	bne.n	8006826 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	3308      	adds	r3, #8
 800685e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	e853 3f00 	ldrex	r3, [r3]
 8006866:	613b      	str	r3, [r7, #16]
   return(result);
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	f023 0301 	bic.w	r3, r3, #1
 800686e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	3308      	adds	r3, #8
 8006876:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006878:	623a      	str	r2, [r7, #32]
 800687a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800687c:	69f9      	ldr	r1, [r7, #28]
 800687e:	6a3a      	ldr	r2, [r7, #32]
 8006880:	e841 2300 	strex	r3, r2, [r1]
 8006884:	61bb      	str	r3, [r7, #24]
   return(result);
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d1e5      	bne.n	8006858 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2220      	movs	r2, #32
 8006890:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2220      	movs	r2, #32
 8006896:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2220      	movs	r2, #32
 800689c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2200      	movs	r2, #0
 80068a4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80068a8:	2303      	movs	r3, #3
 80068aa:	e010      	b.n	80068ce <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	69da      	ldr	r2, [r3, #28]
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	4013      	ands	r3, r2
 80068b6:	68ba      	ldr	r2, [r7, #8]
 80068b8:	429a      	cmp	r2, r3
 80068ba:	bf0c      	ite	eq
 80068bc:	2301      	moveq	r3, #1
 80068be:	2300      	movne	r3, #0
 80068c0:	b2db      	uxtb	r3, r3
 80068c2:	461a      	mov	r2, r3
 80068c4:	79fb      	ldrb	r3, [r7, #7]
 80068c6:	429a      	cmp	r2, r3
 80068c8:	f43f af4a 	beq.w	8006760 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068cc:	2300      	movs	r3, #0
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3770      	adds	r7, #112	; 0x70
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}

080068d6 <setCSLine>:
#define RES14           14

#define AMT22_DELAY     10

void setCSLine (GPIO_TypeDef* encoderPort, uint16_t encoderPin, GPIO_PinState csLine)
{
 80068d6:	b580      	push	{r7, lr}
 80068d8:	b082      	sub	sp, #8
 80068da:	af00      	add	r7, sp, #0
 80068dc:	6078      	str	r0, [r7, #4]
 80068de:	460b      	mov	r3, r1
 80068e0:	807b      	strh	r3, [r7, #2]
 80068e2:	4613      	mov	r3, r2
 80068e4:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(encoderPort, encoderPin, csLine);
 80068e6:	787a      	ldrb	r2, [r7, #1]
 80068e8:	887b      	ldrh	r3, [r7, #2]
 80068ea:	4619      	mov	r1, r3
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f7fc fcbb 	bl	8003268 <HAL_GPIO_WritePin>
}
 80068f2:	bf00      	nop
 80068f4:	3708      	adds	r7, #8
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}

080068fa <spiWriteRead>:

uint8_t spiWriteRead(SPI_HandleTypeDef *hspi, uint8_t sendByte, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t releaseLine, TIM_HandleTypeDef *timer)
{
 80068fa:	b580      	push	{r7, lr}
 80068fc:	b088      	sub	sp, #32
 80068fe:	af02      	add	r7, sp, #8
 8006900:	60f8      	str	r0, [r7, #12]
 8006902:	607a      	str	r2, [r7, #4]
 8006904:	461a      	mov	r2, r3
 8006906:	460b      	mov	r3, r1
 8006908:	72fb      	strb	r3, [r7, #11]
 800690a:	4613      	mov	r3, r2
 800690c:	813b      	strh	r3, [r7, #8]
  //to hold received data  
  uint8_t data;

  //set cs low, cs may already be low but there's no issue calling it again except for extra time
  setCSLine(encoderPort, encoderPin , GPIO_PIN_RESET);
 800690e:	893b      	ldrh	r3, [r7, #8]
 8006910:	2200      	movs	r2, #0
 8006912:	4619      	mov	r1, r3
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f7ff ffde 	bl	80068d6 <setCSLine>

  //There is a minimum time requirement after CS goes low before data can be clocked out of the encoder.
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 800691a:	200a      	movs	r0, #10
 800691c:	f000 f8d2 	bl	8006ac4 <delay_us_AMT22>

  //send the command and receive response of the slave
  HAL_SPI_TransmitReceive(hspi, &sendByte, &data, 1, 10);
 8006920:	f107 0217 	add.w	r2, r7, #23
 8006924:	f107 010b 	add.w	r1, r7, #11
 8006928:	230a      	movs	r3, #10
 800692a:	9300      	str	r3, [sp, #0]
 800692c:	2301      	movs	r3, #1
 800692e:	68f8      	ldr	r0, [r7, #12]
 8006930:	f7fd ff2d 	bl	800478e <HAL_SPI_TransmitReceive>

  //There is also a minimum time after clocking that CS should remain asserted before we release it
  //  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8006934:	200a      	movs	r0, #10
 8006936:	f000 f8c5 	bl	8006ac4 <delay_us_AMT22>

  setCSLine(encoderPort, encoderPin, releaseLine); //if releaseLine is high set it high else it stays low
 800693a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800693e:	893b      	ldrh	r3, [r7, #8]
 8006940:	4619      	mov	r1, r3
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f7ff ffc7 	bl	80068d6 <setCSLine>

  return data;
 8006948:	7dfb      	ldrb	r3, [r7, #23]
}
 800694a:	4618      	mov	r0, r3
 800694c:	3718      	adds	r7, #24
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}

08006952 <getPositionSPI>:

uint16_t getPositionSPI(SPI_HandleTypeDef *hspi, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t resolution, TIM_HandleTypeDef *timer)
{
 8006952:	b580      	push	{r7, lr}
 8006954:	b08c      	sub	sp, #48	; 0x30
 8006956:	af02      	add	r7, sp, #8
 8006958:	60f8      	str	r0, [r7, #12]
 800695a:	60b9      	str	r1, [r7, #8]
 800695c:	4611      	mov	r1, r2
 800695e:	461a      	mov	r2, r3
 8006960:	460b      	mov	r3, r1
 8006962:	80fb      	strh	r3, [r7, #6]
 8006964:	4613      	mov	r3, r2
 8006966:	717b      	strb	r3, [r7, #5]
  uint16_t currentPosition;       //16-bit response from encoder
  uint8_t binaryArray[16];        //after receiving the position we will populate this array and use it for calculating the checksum

  //get first byte which is the high byte, shift it 8 bits. don't release line for the first byte
  currentPosition = spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer) << 8;
 8006968:	88fa      	ldrh	r2, [r7, #6]
 800696a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800696c:	9301      	str	r3, [sp, #4]
 800696e:	2300      	movs	r3, #0
 8006970:	9300      	str	r3, [sp, #0]
 8006972:	4613      	mov	r3, r2
 8006974:	68ba      	ldr	r2, [r7, #8]
 8006976:	2100      	movs	r1, #0
 8006978:	68f8      	ldr	r0, [r7, #12]
 800697a:	f7ff ffbe 	bl	80068fa <spiWriteRead>
 800697e:	4603      	mov	r3, r0
 8006980:	b29b      	uxth	r3, r3
 8006982:	021b      	lsls	r3, r3, #8
 8006984:	84fb      	strh	r3, [r7, #38]	; 0x26

  //this is the time required between bytes as specified in the datasheet.
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8006986:	200a      	movs	r0, #10
 8006988:	f000 f89c 	bl	8006ac4 <delay_us_AMT22>

  //OR the low byte with the currentPosition variable. release line after second byte
  currentPosition |= spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 1, timer);
 800698c:	88fa      	ldrh	r2, [r7, #6]
 800698e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006990:	9301      	str	r3, [sp, #4]
 8006992:	2301      	movs	r3, #1
 8006994:	9300      	str	r3, [sp, #0]
 8006996:	4613      	mov	r3, r2
 8006998:	68ba      	ldr	r2, [r7, #8]
 800699a:	2100      	movs	r1, #0
 800699c:	68f8      	ldr	r0, [r7, #12]
 800699e:	f7ff ffac 	bl	80068fa <spiWriteRead>
 80069a2:	4603      	mov	r3, r0
 80069a4:	b29a      	uxth	r2, r3
 80069a6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80069a8:	4313      	orrs	r3, r2
 80069aa:	84fb      	strh	r3, [r7, #38]	; 0x26

  //run through the 16 bits of position and put each bit into a slot in the array so we can do the checksum calculation
  for(int i = 0; i < 16; i++) binaryArray[i] = (0x01) & (currentPosition >> (i));
 80069ac:	2300      	movs	r3, #0
 80069ae:	623b      	str	r3, [r7, #32]
 80069b0:	e010      	b.n	80069d4 <getPositionSPI+0x82>
 80069b2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80069b4:	6a3b      	ldr	r3, [r7, #32]
 80069b6:	fa42 f303 	asr.w	r3, r2, r3
 80069ba:	b2db      	uxtb	r3, r3
 80069bc:	f003 0301 	and.w	r3, r3, #1
 80069c0:	b2d9      	uxtb	r1, r3
 80069c2:	f107 0210 	add.w	r2, r7, #16
 80069c6:	6a3b      	ldr	r3, [r7, #32]
 80069c8:	4413      	add	r3, r2
 80069ca:	460a      	mov	r2, r1
 80069cc:	701a      	strb	r2, [r3, #0]
 80069ce:	6a3b      	ldr	r3, [r7, #32]
 80069d0:	3301      	adds	r3, #1
 80069d2:	623b      	str	r3, [r7, #32]
 80069d4:	6a3b      	ldr	r3, [r7, #32]
 80069d6:	2b0f      	cmp	r3, #15
 80069d8:	ddeb      	ble.n	80069b2 <getPositionSPI+0x60>

  //using the equation on the datasheet we can calculate the checksums and then make sure they match what the encoder sent
 if ((binaryArray[15] == !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9] ^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3] ^ binaryArray[1]))
 80069da:	7ffb      	ldrb	r3, [r7, #31]
 80069dc:	4619      	mov	r1, r3
 80069de:	7f7a      	ldrb	r2, [r7, #29]
 80069e0:	7efb      	ldrb	r3, [r7, #27]
 80069e2:	4053      	eors	r3, r2
 80069e4:	b2da      	uxtb	r2, r3
 80069e6:	7e7b      	ldrb	r3, [r7, #25]
 80069e8:	4053      	eors	r3, r2
 80069ea:	b2da      	uxtb	r2, r3
 80069ec:	7dfb      	ldrb	r3, [r7, #23]
 80069ee:	4053      	eors	r3, r2
 80069f0:	b2da      	uxtb	r2, r3
 80069f2:	7d7b      	ldrb	r3, [r7, #21]
 80069f4:	4053      	eors	r3, r2
 80069f6:	b2da      	uxtb	r2, r3
 80069f8:	7cfb      	ldrb	r3, [r7, #19]
 80069fa:	4053      	eors	r3, r2
 80069fc:	b2da      	uxtb	r2, r3
 80069fe:	7c7b      	ldrb	r3, [r7, #17]
 8006a00:	429a      	cmp	r2, r3
 8006a02:	bf0c      	ite	eq
 8006a04:	2301      	moveq	r3, #1
 8006a06:	2300      	movne	r3, #0
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	4299      	cmp	r1, r3
 8006a0c:	d11e      	bne.n	8006a4c <getPositionSPI+0xfa>
         && (binaryArray[14] == !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8] ^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2] ^ binaryArray[0])))
 8006a0e:	7fbb      	ldrb	r3, [r7, #30]
 8006a10:	4619      	mov	r1, r3
 8006a12:	7f3a      	ldrb	r2, [r7, #28]
 8006a14:	7ebb      	ldrb	r3, [r7, #26]
 8006a16:	4053      	eors	r3, r2
 8006a18:	b2da      	uxtb	r2, r3
 8006a1a:	7e3b      	ldrb	r3, [r7, #24]
 8006a1c:	4053      	eors	r3, r2
 8006a1e:	b2da      	uxtb	r2, r3
 8006a20:	7dbb      	ldrb	r3, [r7, #22]
 8006a22:	4053      	eors	r3, r2
 8006a24:	b2da      	uxtb	r2, r3
 8006a26:	7d3b      	ldrb	r3, [r7, #20]
 8006a28:	4053      	eors	r3, r2
 8006a2a:	b2da      	uxtb	r2, r3
 8006a2c:	7cbb      	ldrb	r3, [r7, #18]
 8006a2e:	4053      	eors	r3, r2
 8006a30:	b2da      	uxtb	r2, r3
 8006a32:	7c3b      	ldrb	r3, [r7, #16]
 8006a34:	429a      	cmp	r2, r3
 8006a36:	bf0c      	ite	eq
 8006a38:	2301      	moveq	r3, #1
 8006a3a:	2300      	movne	r3, #0
 8006a3c:	b2db      	uxtb	r3, r3
 8006a3e:	4299      	cmp	r1, r3
 8006a40:	d104      	bne.n	8006a4c <getPositionSPI+0xfa>
   {
     //we got back a good position, so just mask away the checkbits
     currentPosition &= 0x3FFF;
 8006a42:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006a44:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8006a48:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006a4a:	e002      	b.n	8006a52 <getPositionSPI+0x100>
   }
 else
 {
   currentPosition = 0xFFFF; //bad position
 8006a4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006a50:	84fb      	strh	r3, [r7, #38]	; 0x26
 }
  // currentPosition &= 0x3FFF;
  //If the resolution is 12-bits, and wasn't 0xFFFF, then shift position, otherwise do nothing
  if ((resolution == RES12) && (currentPosition != 0xFFFF)) currentPosition = currentPosition >> 2;
 8006a52:	797b      	ldrb	r3, [r7, #5]
 8006a54:	2b0c      	cmp	r3, #12
 8006a56:	d107      	bne.n	8006a68 <getPositionSPI+0x116>
 8006a58:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006a5a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d002      	beq.n	8006a68 <getPositionSPI+0x116>
 8006a62:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006a64:	089b      	lsrs	r3, r3, #2
 8006a66:	84fb      	strh	r3, [r7, #38]	; 0x26
  return currentPosition;
 8006a68:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3728      	adds	r7, #40	; 0x28
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}

08006a72 <resetAMT22>:
//  delay(timer, 250);
  delay_us_AMT22(250);
}

void resetAMT22(SPI_HandleTypeDef *hspi, GPIO_TypeDef* encoderPort, uint16_t encoderPin, TIM_HandleTypeDef *timer)
{
 8006a72:	b580      	push	{r7, lr}
 8006a74:	b086      	sub	sp, #24
 8006a76:	af02      	add	r7, sp, #8
 8006a78:	60f8      	str	r0, [r7, #12]
 8006a7a:	60b9      	str	r1, [r7, #8]
 8006a7c:	603b      	str	r3, [r7, #0]
 8006a7e:	4613      	mov	r3, r2
 8006a80:	80fb      	strh	r3, [r7, #6]
  spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer);
 8006a82:	88fa      	ldrh	r2, [r7, #6]
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	9301      	str	r3, [sp, #4]
 8006a88:	2300      	movs	r3, #0
 8006a8a:	9300      	str	r3, [sp, #0]
 8006a8c:	4613      	mov	r3, r2
 8006a8e:	68ba      	ldr	r2, [r7, #8]
 8006a90:	2100      	movs	r1, #0
 8006a92:	68f8      	ldr	r0, [r7, #12]
 8006a94:	f7ff ff31 	bl	80068fa <spiWriteRead>

  //There is also a minimum time after clocking that CS should remain asserted before we release it
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8006a98:	200a      	movs	r0, #10
 8006a9a:	f000 f813 	bl	8006ac4 <delay_us_AMT22>

  spiWriteRead(hspi, AMT22_RESET, encoderPort, encoderPin, 1, timer);
 8006a9e:	88fa      	ldrh	r2, [r7, #6]
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	9301      	str	r3, [sp, #4]
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	9300      	str	r3, [sp, #0]
 8006aa8:	4613      	mov	r3, r2
 8006aaa:	68ba      	ldr	r2, [r7, #8]
 8006aac:	2160      	movs	r1, #96	; 0x60
 8006aae:	68f8      	ldr	r0, [r7, #12]
 8006ab0:	f7ff ff23 	bl	80068fa <spiWriteRead>

//  delay(timer, 250);
  delay_us_AMT22(250);
 8006ab4:	20fa      	movs	r0, #250	; 0xfa
 8006ab6:	f000 f805 	bl	8006ac4 <delay_us_AMT22>
}
 8006aba:	bf00      	nop
 8006abc:	3710      	adds	r7, #16
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}
	...

08006ac4 <delay_us_AMT22>:
			passedTime +=timer->Init.Period;
		}
	}
}
void delay_us_AMT22 (uint16_t us)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b083      	sub	sp, #12
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	4603      	mov	r3, r0
 8006acc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 8006ace:	4b09      	ldr	r3, [pc, #36]	; (8006af4 <delay_us_AMT22+0x30>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 8006ad6:	bf00      	nop
 8006ad8:	4b06      	ldr	r3, [pc, #24]	; (8006af4 <delay_us_AMT22+0x30>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ade:	88fb      	ldrh	r3, [r7, #6]
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	d3f9      	bcc.n	8006ad8 <delay_us_AMT22+0x14>
}
 8006ae4:	bf00      	nop
 8006ae6:	bf00      	nop
 8006ae8:	370c      	adds	r7, #12
 8006aea:	46bd      	mov	sp, r7
 8006aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af0:	4770      	bx	lr
 8006af2:	bf00      	nop
 8006af4:	20000358 	.word	0x20000358

08006af8 <_Znaj>:
 8006af8:	f000 b800 	b.w	8006afc <_Znwj>

08006afc <_Znwj>:
 8006afc:	2801      	cmp	r0, #1
 8006afe:	bf38      	it	cc
 8006b00:	2001      	movcc	r0, #1
 8006b02:	b510      	push	{r4, lr}
 8006b04:	4604      	mov	r4, r0
 8006b06:	4620      	mov	r0, r4
 8006b08:	f000 f844 	bl	8006b94 <malloc>
 8006b0c:	b930      	cbnz	r0, 8006b1c <_Znwj+0x20>
 8006b0e:	f000 f807 	bl	8006b20 <_ZSt15get_new_handlerv>
 8006b12:	b908      	cbnz	r0, 8006b18 <_Znwj+0x1c>
 8006b14:	f000 f80c 	bl	8006b30 <abort>
 8006b18:	4780      	blx	r0
 8006b1a:	e7f4      	b.n	8006b06 <_Znwj+0xa>
 8006b1c:	bd10      	pop	{r4, pc}
	...

08006b20 <_ZSt15get_new_handlerv>:
 8006b20:	4b02      	ldr	r3, [pc, #8]	; (8006b2c <_ZSt15get_new_handlerv+0xc>)
 8006b22:	6818      	ldr	r0, [r3, #0]
 8006b24:	f3bf 8f5b 	dmb	ish
 8006b28:	4770      	bx	lr
 8006b2a:	bf00      	nop
 8006b2c:	20000478 	.word	0x20000478

08006b30 <abort>:
 8006b30:	b508      	push	{r3, lr}
 8006b32:	2006      	movs	r0, #6
 8006b34:	f000 fe62 	bl	80077fc <raise>
 8006b38:	2001      	movs	r0, #1
 8006b3a:	f7fa fe4f 	bl	80017dc <_exit>
	...

08006b40 <__errno>:
 8006b40:	4b01      	ldr	r3, [pc, #4]	; (8006b48 <__errno+0x8>)
 8006b42:	6818      	ldr	r0, [r3, #0]
 8006b44:	4770      	bx	lr
 8006b46:	bf00      	nop
 8006b48:	2000003c 	.word	0x2000003c

08006b4c <__libc_init_array>:
 8006b4c:	b570      	push	{r4, r5, r6, lr}
 8006b4e:	4d0d      	ldr	r5, [pc, #52]	; (8006b84 <__libc_init_array+0x38>)
 8006b50:	4c0d      	ldr	r4, [pc, #52]	; (8006b88 <__libc_init_array+0x3c>)
 8006b52:	1b64      	subs	r4, r4, r5
 8006b54:	10a4      	asrs	r4, r4, #2
 8006b56:	2600      	movs	r6, #0
 8006b58:	42a6      	cmp	r6, r4
 8006b5a:	d109      	bne.n	8006b70 <__libc_init_array+0x24>
 8006b5c:	4d0b      	ldr	r5, [pc, #44]	; (8006b8c <__libc_init_array+0x40>)
 8006b5e:	4c0c      	ldr	r4, [pc, #48]	; (8006b90 <__libc_init_array+0x44>)
 8006b60:	f003 f9c4 	bl	8009eec <_init>
 8006b64:	1b64      	subs	r4, r4, r5
 8006b66:	10a4      	asrs	r4, r4, #2
 8006b68:	2600      	movs	r6, #0
 8006b6a:	42a6      	cmp	r6, r4
 8006b6c:	d105      	bne.n	8006b7a <__libc_init_array+0x2e>
 8006b6e:	bd70      	pop	{r4, r5, r6, pc}
 8006b70:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b74:	4798      	blx	r3
 8006b76:	3601      	adds	r6, #1
 8006b78:	e7ee      	b.n	8006b58 <__libc_init_array+0xc>
 8006b7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b7e:	4798      	blx	r3
 8006b80:	3601      	adds	r6, #1
 8006b82:	e7f2      	b.n	8006b6a <__libc_init_array+0x1e>
 8006b84:	0800aa14 	.word	0x0800aa14
 8006b88:	0800aa14 	.word	0x0800aa14
 8006b8c:	0800aa14 	.word	0x0800aa14
 8006b90:	0800aa18 	.word	0x0800aa18

08006b94 <malloc>:
 8006b94:	4b02      	ldr	r3, [pc, #8]	; (8006ba0 <malloc+0xc>)
 8006b96:	4601      	mov	r1, r0
 8006b98:	6818      	ldr	r0, [r3, #0]
 8006b9a:	f000 b877 	b.w	8006c8c <_malloc_r>
 8006b9e:	bf00      	nop
 8006ba0:	2000003c 	.word	0x2000003c

08006ba4 <memset>:
 8006ba4:	4402      	add	r2, r0
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d100      	bne.n	8006bae <memset+0xa>
 8006bac:	4770      	bx	lr
 8006bae:	f803 1b01 	strb.w	r1, [r3], #1
 8006bb2:	e7f9      	b.n	8006ba8 <memset+0x4>

08006bb4 <_free_r>:
 8006bb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006bb6:	2900      	cmp	r1, #0
 8006bb8:	d044      	beq.n	8006c44 <_free_r+0x90>
 8006bba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bbe:	9001      	str	r0, [sp, #4]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	f1a1 0404 	sub.w	r4, r1, #4
 8006bc6:	bfb8      	it	lt
 8006bc8:	18e4      	addlt	r4, r4, r3
 8006bca:	f002 f8d3 	bl	8008d74 <__malloc_lock>
 8006bce:	4a1e      	ldr	r2, [pc, #120]	; (8006c48 <_free_r+0x94>)
 8006bd0:	9801      	ldr	r0, [sp, #4]
 8006bd2:	6813      	ldr	r3, [r2, #0]
 8006bd4:	b933      	cbnz	r3, 8006be4 <_free_r+0x30>
 8006bd6:	6063      	str	r3, [r4, #4]
 8006bd8:	6014      	str	r4, [r2, #0]
 8006bda:	b003      	add	sp, #12
 8006bdc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006be0:	f002 b8ce 	b.w	8008d80 <__malloc_unlock>
 8006be4:	42a3      	cmp	r3, r4
 8006be6:	d908      	bls.n	8006bfa <_free_r+0x46>
 8006be8:	6825      	ldr	r5, [r4, #0]
 8006bea:	1961      	adds	r1, r4, r5
 8006bec:	428b      	cmp	r3, r1
 8006bee:	bf01      	itttt	eq
 8006bf0:	6819      	ldreq	r1, [r3, #0]
 8006bf2:	685b      	ldreq	r3, [r3, #4]
 8006bf4:	1949      	addeq	r1, r1, r5
 8006bf6:	6021      	streq	r1, [r4, #0]
 8006bf8:	e7ed      	b.n	8006bd6 <_free_r+0x22>
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	b10b      	cbz	r3, 8006c04 <_free_r+0x50>
 8006c00:	42a3      	cmp	r3, r4
 8006c02:	d9fa      	bls.n	8006bfa <_free_r+0x46>
 8006c04:	6811      	ldr	r1, [r2, #0]
 8006c06:	1855      	adds	r5, r2, r1
 8006c08:	42a5      	cmp	r5, r4
 8006c0a:	d10b      	bne.n	8006c24 <_free_r+0x70>
 8006c0c:	6824      	ldr	r4, [r4, #0]
 8006c0e:	4421      	add	r1, r4
 8006c10:	1854      	adds	r4, r2, r1
 8006c12:	42a3      	cmp	r3, r4
 8006c14:	6011      	str	r1, [r2, #0]
 8006c16:	d1e0      	bne.n	8006bda <_free_r+0x26>
 8006c18:	681c      	ldr	r4, [r3, #0]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	6053      	str	r3, [r2, #4]
 8006c1e:	4421      	add	r1, r4
 8006c20:	6011      	str	r1, [r2, #0]
 8006c22:	e7da      	b.n	8006bda <_free_r+0x26>
 8006c24:	d902      	bls.n	8006c2c <_free_r+0x78>
 8006c26:	230c      	movs	r3, #12
 8006c28:	6003      	str	r3, [r0, #0]
 8006c2a:	e7d6      	b.n	8006bda <_free_r+0x26>
 8006c2c:	6825      	ldr	r5, [r4, #0]
 8006c2e:	1961      	adds	r1, r4, r5
 8006c30:	428b      	cmp	r3, r1
 8006c32:	bf04      	itt	eq
 8006c34:	6819      	ldreq	r1, [r3, #0]
 8006c36:	685b      	ldreq	r3, [r3, #4]
 8006c38:	6063      	str	r3, [r4, #4]
 8006c3a:	bf04      	itt	eq
 8006c3c:	1949      	addeq	r1, r1, r5
 8006c3e:	6021      	streq	r1, [r4, #0]
 8006c40:	6054      	str	r4, [r2, #4]
 8006c42:	e7ca      	b.n	8006bda <_free_r+0x26>
 8006c44:	b003      	add	sp, #12
 8006c46:	bd30      	pop	{r4, r5, pc}
 8006c48:	2000047c 	.word	0x2000047c

08006c4c <sbrk_aligned>:
 8006c4c:	b570      	push	{r4, r5, r6, lr}
 8006c4e:	4e0e      	ldr	r6, [pc, #56]	; (8006c88 <sbrk_aligned+0x3c>)
 8006c50:	460c      	mov	r4, r1
 8006c52:	6831      	ldr	r1, [r6, #0]
 8006c54:	4605      	mov	r5, r0
 8006c56:	b911      	cbnz	r1, 8006c5e <sbrk_aligned+0x12>
 8006c58:	f000 fd98 	bl	800778c <_sbrk_r>
 8006c5c:	6030      	str	r0, [r6, #0]
 8006c5e:	4621      	mov	r1, r4
 8006c60:	4628      	mov	r0, r5
 8006c62:	f000 fd93 	bl	800778c <_sbrk_r>
 8006c66:	1c43      	adds	r3, r0, #1
 8006c68:	d00a      	beq.n	8006c80 <sbrk_aligned+0x34>
 8006c6a:	1cc4      	adds	r4, r0, #3
 8006c6c:	f024 0403 	bic.w	r4, r4, #3
 8006c70:	42a0      	cmp	r0, r4
 8006c72:	d007      	beq.n	8006c84 <sbrk_aligned+0x38>
 8006c74:	1a21      	subs	r1, r4, r0
 8006c76:	4628      	mov	r0, r5
 8006c78:	f000 fd88 	bl	800778c <_sbrk_r>
 8006c7c:	3001      	adds	r0, #1
 8006c7e:	d101      	bne.n	8006c84 <sbrk_aligned+0x38>
 8006c80:	f04f 34ff 	mov.w	r4, #4294967295
 8006c84:	4620      	mov	r0, r4
 8006c86:	bd70      	pop	{r4, r5, r6, pc}
 8006c88:	20000480 	.word	0x20000480

08006c8c <_malloc_r>:
 8006c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c90:	1ccd      	adds	r5, r1, #3
 8006c92:	f025 0503 	bic.w	r5, r5, #3
 8006c96:	3508      	adds	r5, #8
 8006c98:	2d0c      	cmp	r5, #12
 8006c9a:	bf38      	it	cc
 8006c9c:	250c      	movcc	r5, #12
 8006c9e:	2d00      	cmp	r5, #0
 8006ca0:	4607      	mov	r7, r0
 8006ca2:	db01      	blt.n	8006ca8 <_malloc_r+0x1c>
 8006ca4:	42a9      	cmp	r1, r5
 8006ca6:	d905      	bls.n	8006cb4 <_malloc_r+0x28>
 8006ca8:	230c      	movs	r3, #12
 8006caa:	603b      	str	r3, [r7, #0]
 8006cac:	2600      	movs	r6, #0
 8006cae:	4630      	mov	r0, r6
 8006cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cb4:	4e2e      	ldr	r6, [pc, #184]	; (8006d70 <_malloc_r+0xe4>)
 8006cb6:	f002 f85d 	bl	8008d74 <__malloc_lock>
 8006cba:	6833      	ldr	r3, [r6, #0]
 8006cbc:	461c      	mov	r4, r3
 8006cbe:	bb34      	cbnz	r4, 8006d0e <_malloc_r+0x82>
 8006cc0:	4629      	mov	r1, r5
 8006cc2:	4638      	mov	r0, r7
 8006cc4:	f7ff ffc2 	bl	8006c4c <sbrk_aligned>
 8006cc8:	1c43      	adds	r3, r0, #1
 8006cca:	4604      	mov	r4, r0
 8006ccc:	d14d      	bne.n	8006d6a <_malloc_r+0xde>
 8006cce:	6834      	ldr	r4, [r6, #0]
 8006cd0:	4626      	mov	r6, r4
 8006cd2:	2e00      	cmp	r6, #0
 8006cd4:	d140      	bne.n	8006d58 <_malloc_r+0xcc>
 8006cd6:	6823      	ldr	r3, [r4, #0]
 8006cd8:	4631      	mov	r1, r6
 8006cda:	4638      	mov	r0, r7
 8006cdc:	eb04 0803 	add.w	r8, r4, r3
 8006ce0:	f000 fd54 	bl	800778c <_sbrk_r>
 8006ce4:	4580      	cmp	r8, r0
 8006ce6:	d13a      	bne.n	8006d5e <_malloc_r+0xd2>
 8006ce8:	6821      	ldr	r1, [r4, #0]
 8006cea:	3503      	adds	r5, #3
 8006cec:	1a6d      	subs	r5, r5, r1
 8006cee:	f025 0503 	bic.w	r5, r5, #3
 8006cf2:	3508      	adds	r5, #8
 8006cf4:	2d0c      	cmp	r5, #12
 8006cf6:	bf38      	it	cc
 8006cf8:	250c      	movcc	r5, #12
 8006cfa:	4629      	mov	r1, r5
 8006cfc:	4638      	mov	r0, r7
 8006cfe:	f7ff ffa5 	bl	8006c4c <sbrk_aligned>
 8006d02:	3001      	adds	r0, #1
 8006d04:	d02b      	beq.n	8006d5e <_malloc_r+0xd2>
 8006d06:	6823      	ldr	r3, [r4, #0]
 8006d08:	442b      	add	r3, r5
 8006d0a:	6023      	str	r3, [r4, #0]
 8006d0c:	e00e      	b.n	8006d2c <_malloc_r+0xa0>
 8006d0e:	6822      	ldr	r2, [r4, #0]
 8006d10:	1b52      	subs	r2, r2, r5
 8006d12:	d41e      	bmi.n	8006d52 <_malloc_r+0xc6>
 8006d14:	2a0b      	cmp	r2, #11
 8006d16:	d916      	bls.n	8006d46 <_malloc_r+0xba>
 8006d18:	1961      	adds	r1, r4, r5
 8006d1a:	42a3      	cmp	r3, r4
 8006d1c:	6025      	str	r5, [r4, #0]
 8006d1e:	bf18      	it	ne
 8006d20:	6059      	strne	r1, [r3, #4]
 8006d22:	6863      	ldr	r3, [r4, #4]
 8006d24:	bf08      	it	eq
 8006d26:	6031      	streq	r1, [r6, #0]
 8006d28:	5162      	str	r2, [r4, r5]
 8006d2a:	604b      	str	r3, [r1, #4]
 8006d2c:	4638      	mov	r0, r7
 8006d2e:	f104 060b 	add.w	r6, r4, #11
 8006d32:	f002 f825 	bl	8008d80 <__malloc_unlock>
 8006d36:	f026 0607 	bic.w	r6, r6, #7
 8006d3a:	1d23      	adds	r3, r4, #4
 8006d3c:	1af2      	subs	r2, r6, r3
 8006d3e:	d0b6      	beq.n	8006cae <_malloc_r+0x22>
 8006d40:	1b9b      	subs	r3, r3, r6
 8006d42:	50a3      	str	r3, [r4, r2]
 8006d44:	e7b3      	b.n	8006cae <_malloc_r+0x22>
 8006d46:	6862      	ldr	r2, [r4, #4]
 8006d48:	42a3      	cmp	r3, r4
 8006d4a:	bf0c      	ite	eq
 8006d4c:	6032      	streq	r2, [r6, #0]
 8006d4e:	605a      	strne	r2, [r3, #4]
 8006d50:	e7ec      	b.n	8006d2c <_malloc_r+0xa0>
 8006d52:	4623      	mov	r3, r4
 8006d54:	6864      	ldr	r4, [r4, #4]
 8006d56:	e7b2      	b.n	8006cbe <_malloc_r+0x32>
 8006d58:	4634      	mov	r4, r6
 8006d5a:	6876      	ldr	r6, [r6, #4]
 8006d5c:	e7b9      	b.n	8006cd2 <_malloc_r+0x46>
 8006d5e:	230c      	movs	r3, #12
 8006d60:	603b      	str	r3, [r7, #0]
 8006d62:	4638      	mov	r0, r7
 8006d64:	f002 f80c 	bl	8008d80 <__malloc_unlock>
 8006d68:	e7a1      	b.n	8006cae <_malloc_r+0x22>
 8006d6a:	6025      	str	r5, [r4, #0]
 8006d6c:	e7de      	b.n	8006d2c <_malloc_r+0xa0>
 8006d6e:	bf00      	nop
 8006d70:	2000047c 	.word	0x2000047c

08006d74 <__cvt>:
 8006d74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d78:	ec55 4b10 	vmov	r4, r5, d0
 8006d7c:	2d00      	cmp	r5, #0
 8006d7e:	460e      	mov	r6, r1
 8006d80:	4619      	mov	r1, r3
 8006d82:	462b      	mov	r3, r5
 8006d84:	bfbb      	ittet	lt
 8006d86:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006d8a:	461d      	movlt	r5, r3
 8006d8c:	2300      	movge	r3, #0
 8006d8e:	232d      	movlt	r3, #45	; 0x2d
 8006d90:	700b      	strb	r3, [r1, #0]
 8006d92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d94:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006d98:	4691      	mov	r9, r2
 8006d9a:	f023 0820 	bic.w	r8, r3, #32
 8006d9e:	bfbc      	itt	lt
 8006da0:	4622      	movlt	r2, r4
 8006da2:	4614      	movlt	r4, r2
 8006da4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006da8:	d005      	beq.n	8006db6 <__cvt+0x42>
 8006daa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006dae:	d100      	bne.n	8006db2 <__cvt+0x3e>
 8006db0:	3601      	adds	r6, #1
 8006db2:	2102      	movs	r1, #2
 8006db4:	e000      	b.n	8006db8 <__cvt+0x44>
 8006db6:	2103      	movs	r1, #3
 8006db8:	ab03      	add	r3, sp, #12
 8006dba:	9301      	str	r3, [sp, #4]
 8006dbc:	ab02      	add	r3, sp, #8
 8006dbe:	9300      	str	r3, [sp, #0]
 8006dc0:	ec45 4b10 	vmov	d0, r4, r5
 8006dc4:	4653      	mov	r3, sl
 8006dc6:	4632      	mov	r2, r6
 8006dc8:	f000 ffda 	bl	8007d80 <_dtoa_r>
 8006dcc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006dd0:	4607      	mov	r7, r0
 8006dd2:	d102      	bne.n	8006dda <__cvt+0x66>
 8006dd4:	f019 0f01 	tst.w	r9, #1
 8006dd8:	d022      	beq.n	8006e20 <__cvt+0xac>
 8006dda:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006dde:	eb07 0906 	add.w	r9, r7, r6
 8006de2:	d110      	bne.n	8006e06 <__cvt+0x92>
 8006de4:	783b      	ldrb	r3, [r7, #0]
 8006de6:	2b30      	cmp	r3, #48	; 0x30
 8006de8:	d10a      	bne.n	8006e00 <__cvt+0x8c>
 8006dea:	2200      	movs	r2, #0
 8006dec:	2300      	movs	r3, #0
 8006dee:	4620      	mov	r0, r4
 8006df0:	4629      	mov	r1, r5
 8006df2:	f7f9 fe69 	bl	8000ac8 <__aeabi_dcmpeq>
 8006df6:	b918      	cbnz	r0, 8006e00 <__cvt+0x8c>
 8006df8:	f1c6 0601 	rsb	r6, r6, #1
 8006dfc:	f8ca 6000 	str.w	r6, [sl]
 8006e00:	f8da 3000 	ldr.w	r3, [sl]
 8006e04:	4499      	add	r9, r3
 8006e06:	2200      	movs	r2, #0
 8006e08:	2300      	movs	r3, #0
 8006e0a:	4620      	mov	r0, r4
 8006e0c:	4629      	mov	r1, r5
 8006e0e:	f7f9 fe5b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e12:	b108      	cbz	r0, 8006e18 <__cvt+0xa4>
 8006e14:	f8cd 900c 	str.w	r9, [sp, #12]
 8006e18:	2230      	movs	r2, #48	; 0x30
 8006e1a:	9b03      	ldr	r3, [sp, #12]
 8006e1c:	454b      	cmp	r3, r9
 8006e1e:	d307      	bcc.n	8006e30 <__cvt+0xbc>
 8006e20:	9b03      	ldr	r3, [sp, #12]
 8006e22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e24:	1bdb      	subs	r3, r3, r7
 8006e26:	4638      	mov	r0, r7
 8006e28:	6013      	str	r3, [r2, #0]
 8006e2a:	b004      	add	sp, #16
 8006e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e30:	1c59      	adds	r1, r3, #1
 8006e32:	9103      	str	r1, [sp, #12]
 8006e34:	701a      	strb	r2, [r3, #0]
 8006e36:	e7f0      	b.n	8006e1a <__cvt+0xa6>

08006e38 <__exponent>:
 8006e38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	2900      	cmp	r1, #0
 8006e3e:	bfb8      	it	lt
 8006e40:	4249      	neglt	r1, r1
 8006e42:	f803 2b02 	strb.w	r2, [r3], #2
 8006e46:	bfb4      	ite	lt
 8006e48:	222d      	movlt	r2, #45	; 0x2d
 8006e4a:	222b      	movge	r2, #43	; 0x2b
 8006e4c:	2909      	cmp	r1, #9
 8006e4e:	7042      	strb	r2, [r0, #1]
 8006e50:	dd2a      	ble.n	8006ea8 <__exponent+0x70>
 8006e52:	f10d 0407 	add.w	r4, sp, #7
 8006e56:	46a4      	mov	ip, r4
 8006e58:	270a      	movs	r7, #10
 8006e5a:	46a6      	mov	lr, r4
 8006e5c:	460a      	mov	r2, r1
 8006e5e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006e62:	fb07 1516 	mls	r5, r7, r6, r1
 8006e66:	3530      	adds	r5, #48	; 0x30
 8006e68:	2a63      	cmp	r2, #99	; 0x63
 8006e6a:	f104 34ff 	add.w	r4, r4, #4294967295
 8006e6e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006e72:	4631      	mov	r1, r6
 8006e74:	dcf1      	bgt.n	8006e5a <__exponent+0x22>
 8006e76:	3130      	adds	r1, #48	; 0x30
 8006e78:	f1ae 0502 	sub.w	r5, lr, #2
 8006e7c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006e80:	1c44      	adds	r4, r0, #1
 8006e82:	4629      	mov	r1, r5
 8006e84:	4561      	cmp	r1, ip
 8006e86:	d30a      	bcc.n	8006e9e <__exponent+0x66>
 8006e88:	f10d 0209 	add.w	r2, sp, #9
 8006e8c:	eba2 020e 	sub.w	r2, r2, lr
 8006e90:	4565      	cmp	r5, ip
 8006e92:	bf88      	it	hi
 8006e94:	2200      	movhi	r2, #0
 8006e96:	4413      	add	r3, r2
 8006e98:	1a18      	subs	r0, r3, r0
 8006e9a:	b003      	add	sp, #12
 8006e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ea2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006ea6:	e7ed      	b.n	8006e84 <__exponent+0x4c>
 8006ea8:	2330      	movs	r3, #48	; 0x30
 8006eaa:	3130      	adds	r1, #48	; 0x30
 8006eac:	7083      	strb	r3, [r0, #2]
 8006eae:	70c1      	strb	r1, [r0, #3]
 8006eb0:	1d03      	adds	r3, r0, #4
 8006eb2:	e7f1      	b.n	8006e98 <__exponent+0x60>

08006eb4 <_printf_float>:
 8006eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb8:	ed2d 8b02 	vpush	{d8}
 8006ebc:	b08d      	sub	sp, #52	; 0x34
 8006ebe:	460c      	mov	r4, r1
 8006ec0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006ec4:	4616      	mov	r6, r2
 8006ec6:	461f      	mov	r7, r3
 8006ec8:	4605      	mov	r5, r0
 8006eca:	f001 ff3d 	bl	8008d48 <_localeconv_r>
 8006ece:	f8d0 a000 	ldr.w	sl, [r0]
 8006ed2:	4650      	mov	r0, sl
 8006ed4:	f7f9 f97c 	bl	80001d0 <strlen>
 8006ed8:	2300      	movs	r3, #0
 8006eda:	930a      	str	r3, [sp, #40]	; 0x28
 8006edc:	6823      	ldr	r3, [r4, #0]
 8006ede:	9305      	str	r3, [sp, #20]
 8006ee0:	f8d8 3000 	ldr.w	r3, [r8]
 8006ee4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006ee8:	3307      	adds	r3, #7
 8006eea:	f023 0307 	bic.w	r3, r3, #7
 8006eee:	f103 0208 	add.w	r2, r3, #8
 8006ef2:	f8c8 2000 	str.w	r2, [r8]
 8006ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006efa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006efe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006f02:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006f06:	9307      	str	r3, [sp, #28]
 8006f08:	f8cd 8018 	str.w	r8, [sp, #24]
 8006f0c:	ee08 0a10 	vmov	s16, r0
 8006f10:	4b9f      	ldr	r3, [pc, #636]	; (8007190 <_printf_float+0x2dc>)
 8006f12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f16:	f04f 32ff 	mov.w	r2, #4294967295
 8006f1a:	f7f9 fe07 	bl	8000b2c <__aeabi_dcmpun>
 8006f1e:	bb88      	cbnz	r0, 8006f84 <_printf_float+0xd0>
 8006f20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f24:	4b9a      	ldr	r3, [pc, #616]	; (8007190 <_printf_float+0x2dc>)
 8006f26:	f04f 32ff 	mov.w	r2, #4294967295
 8006f2a:	f7f9 fde1 	bl	8000af0 <__aeabi_dcmple>
 8006f2e:	bb48      	cbnz	r0, 8006f84 <_printf_float+0xd0>
 8006f30:	2200      	movs	r2, #0
 8006f32:	2300      	movs	r3, #0
 8006f34:	4640      	mov	r0, r8
 8006f36:	4649      	mov	r1, r9
 8006f38:	f7f9 fdd0 	bl	8000adc <__aeabi_dcmplt>
 8006f3c:	b110      	cbz	r0, 8006f44 <_printf_float+0x90>
 8006f3e:	232d      	movs	r3, #45	; 0x2d
 8006f40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f44:	4b93      	ldr	r3, [pc, #588]	; (8007194 <_printf_float+0x2e0>)
 8006f46:	4894      	ldr	r0, [pc, #592]	; (8007198 <_printf_float+0x2e4>)
 8006f48:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006f4c:	bf94      	ite	ls
 8006f4e:	4698      	movls	r8, r3
 8006f50:	4680      	movhi	r8, r0
 8006f52:	2303      	movs	r3, #3
 8006f54:	6123      	str	r3, [r4, #16]
 8006f56:	9b05      	ldr	r3, [sp, #20]
 8006f58:	f023 0204 	bic.w	r2, r3, #4
 8006f5c:	6022      	str	r2, [r4, #0]
 8006f5e:	f04f 0900 	mov.w	r9, #0
 8006f62:	9700      	str	r7, [sp, #0]
 8006f64:	4633      	mov	r3, r6
 8006f66:	aa0b      	add	r2, sp, #44	; 0x2c
 8006f68:	4621      	mov	r1, r4
 8006f6a:	4628      	mov	r0, r5
 8006f6c:	f000 f9d8 	bl	8007320 <_printf_common>
 8006f70:	3001      	adds	r0, #1
 8006f72:	f040 8090 	bne.w	8007096 <_printf_float+0x1e2>
 8006f76:	f04f 30ff 	mov.w	r0, #4294967295
 8006f7a:	b00d      	add	sp, #52	; 0x34
 8006f7c:	ecbd 8b02 	vpop	{d8}
 8006f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f84:	4642      	mov	r2, r8
 8006f86:	464b      	mov	r3, r9
 8006f88:	4640      	mov	r0, r8
 8006f8a:	4649      	mov	r1, r9
 8006f8c:	f7f9 fdce 	bl	8000b2c <__aeabi_dcmpun>
 8006f90:	b140      	cbz	r0, 8006fa4 <_printf_float+0xf0>
 8006f92:	464b      	mov	r3, r9
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	bfbc      	itt	lt
 8006f98:	232d      	movlt	r3, #45	; 0x2d
 8006f9a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006f9e:	487f      	ldr	r0, [pc, #508]	; (800719c <_printf_float+0x2e8>)
 8006fa0:	4b7f      	ldr	r3, [pc, #508]	; (80071a0 <_printf_float+0x2ec>)
 8006fa2:	e7d1      	b.n	8006f48 <_printf_float+0x94>
 8006fa4:	6863      	ldr	r3, [r4, #4]
 8006fa6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006faa:	9206      	str	r2, [sp, #24]
 8006fac:	1c5a      	adds	r2, r3, #1
 8006fae:	d13f      	bne.n	8007030 <_printf_float+0x17c>
 8006fb0:	2306      	movs	r3, #6
 8006fb2:	6063      	str	r3, [r4, #4]
 8006fb4:	9b05      	ldr	r3, [sp, #20]
 8006fb6:	6861      	ldr	r1, [r4, #4]
 8006fb8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	9303      	str	r3, [sp, #12]
 8006fc0:	ab0a      	add	r3, sp, #40	; 0x28
 8006fc2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006fc6:	ab09      	add	r3, sp, #36	; 0x24
 8006fc8:	ec49 8b10 	vmov	d0, r8, r9
 8006fcc:	9300      	str	r3, [sp, #0]
 8006fce:	6022      	str	r2, [r4, #0]
 8006fd0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006fd4:	4628      	mov	r0, r5
 8006fd6:	f7ff fecd 	bl	8006d74 <__cvt>
 8006fda:	9b06      	ldr	r3, [sp, #24]
 8006fdc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006fde:	2b47      	cmp	r3, #71	; 0x47
 8006fe0:	4680      	mov	r8, r0
 8006fe2:	d108      	bne.n	8006ff6 <_printf_float+0x142>
 8006fe4:	1cc8      	adds	r0, r1, #3
 8006fe6:	db02      	blt.n	8006fee <_printf_float+0x13a>
 8006fe8:	6863      	ldr	r3, [r4, #4]
 8006fea:	4299      	cmp	r1, r3
 8006fec:	dd41      	ble.n	8007072 <_printf_float+0x1be>
 8006fee:	f1ab 0b02 	sub.w	fp, fp, #2
 8006ff2:	fa5f fb8b 	uxtb.w	fp, fp
 8006ff6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006ffa:	d820      	bhi.n	800703e <_printf_float+0x18a>
 8006ffc:	3901      	subs	r1, #1
 8006ffe:	465a      	mov	r2, fp
 8007000:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007004:	9109      	str	r1, [sp, #36]	; 0x24
 8007006:	f7ff ff17 	bl	8006e38 <__exponent>
 800700a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800700c:	1813      	adds	r3, r2, r0
 800700e:	2a01      	cmp	r2, #1
 8007010:	4681      	mov	r9, r0
 8007012:	6123      	str	r3, [r4, #16]
 8007014:	dc02      	bgt.n	800701c <_printf_float+0x168>
 8007016:	6822      	ldr	r2, [r4, #0]
 8007018:	07d2      	lsls	r2, r2, #31
 800701a:	d501      	bpl.n	8007020 <_printf_float+0x16c>
 800701c:	3301      	adds	r3, #1
 800701e:	6123      	str	r3, [r4, #16]
 8007020:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007024:	2b00      	cmp	r3, #0
 8007026:	d09c      	beq.n	8006f62 <_printf_float+0xae>
 8007028:	232d      	movs	r3, #45	; 0x2d
 800702a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800702e:	e798      	b.n	8006f62 <_printf_float+0xae>
 8007030:	9a06      	ldr	r2, [sp, #24]
 8007032:	2a47      	cmp	r2, #71	; 0x47
 8007034:	d1be      	bne.n	8006fb4 <_printf_float+0x100>
 8007036:	2b00      	cmp	r3, #0
 8007038:	d1bc      	bne.n	8006fb4 <_printf_float+0x100>
 800703a:	2301      	movs	r3, #1
 800703c:	e7b9      	b.n	8006fb2 <_printf_float+0xfe>
 800703e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007042:	d118      	bne.n	8007076 <_printf_float+0x1c2>
 8007044:	2900      	cmp	r1, #0
 8007046:	6863      	ldr	r3, [r4, #4]
 8007048:	dd0b      	ble.n	8007062 <_printf_float+0x1ae>
 800704a:	6121      	str	r1, [r4, #16]
 800704c:	b913      	cbnz	r3, 8007054 <_printf_float+0x1a0>
 800704e:	6822      	ldr	r2, [r4, #0]
 8007050:	07d0      	lsls	r0, r2, #31
 8007052:	d502      	bpl.n	800705a <_printf_float+0x1a6>
 8007054:	3301      	adds	r3, #1
 8007056:	440b      	add	r3, r1
 8007058:	6123      	str	r3, [r4, #16]
 800705a:	65a1      	str	r1, [r4, #88]	; 0x58
 800705c:	f04f 0900 	mov.w	r9, #0
 8007060:	e7de      	b.n	8007020 <_printf_float+0x16c>
 8007062:	b913      	cbnz	r3, 800706a <_printf_float+0x1b6>
 8007064:	6822      	ldr	r2, [r4, #0]
 8007066:	07d2      	lsls	r2, r2, #31
 8007068:	d501      	bpl.n	800706e <_printf_float+0x1ba>
 800706a:	3302      	adds	r3, #2
 800706c:	e7f4      	b.n	8007058 <_printf_float+0x1a4>
 800706e:	2301      	movs	r3, #1
 8007070:	e7f2      	b.n	8007058 <_printf_float+0x1a4>
 8007072:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007076:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007078:	4299      	cmp	r1, r3
 800707a:	db05      	blt.n	8007088 <_printf_float+0x1d4>
 800707c:	6823      	ldr	r3, [r4, #0]
 800707e:	6121      	str	r1, [r4, #16]
 8007080:	07d8      	lsls	r0, r3, #31
 8007082:	d5ea      	bpl.n	800705a <_printf_float+0x1a6>
 8007084:	1c4b      	adds	r3, r1, #1
 8007086:	e7e7      	b.n	8007058 <_printf_float+0x1a4>
 8007088:	2900      	cmp	r1, #0
 800708a:	bfd4      	ite	le
 800708c:	f1c1 0202 	rsble	r2, r1, #2
 8007090:	2201      	movgt	r2, #1
 8007092:	4413      	add	r3, r2
 8007094:	e7e0      	b.n	8007058 <_printf_float+0x1a4>
 8007096:	6823      	ldr	r3, [r4, #0]
 8007098:	055a      	lsls	r2, r3, #21
 800709a:	d407      	bmi.n	80070ac <_printf_float+0x1f8>
 800709c:	6923      	ldr	r3, [r4, #16]
 800709e:	4642      	mov	r2, r8
 80070a0:	4631      	mov	r1, r6
 80070a2:	4628      	mov	r0, r5
 80070a4:	47b8      	blx	r7
 80070a6:	3001      	adds	r0, #1
 80070a8:	d12c      	bne.n	8007104 <_printf_float+0x250>
 80070aa:	e764      	b.n	8006f76 <_printf_float+0xc2>
 80070ac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80070b0:	f240 80e0 	bls.w	8007274 <_printf_float+0x3c0>
 80070b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80070b8:	2200      	movs	r2, #0
 80070ba:	2300      	movs	r3, #0
 80070bc:	f7f9 fd04 	bl	8000ac8 <__aeabi_dcmpeq>
 80070c0:	2800      	cmp	r0, #0
 80070c2:	d034      	beq.n	800712e <_printf_float+0x27a>
 80070c4:	4a37      	ldr	r2, [pc, #220]	; (80071a4 <_printf_float+0x2f0>)
 80070c6:	2301      	movs	r3, #1
 80070c8:	4631      	mov	r1, r6
 80070ca:	4628      	mov	r0, r5
 80070cc:	47b8      	blx	r7
 80070ce:	3001      	adds	r0, #1
 80070d0:	f43f af51 	beq.w	8006f76 <_printf_float+0xc2>
 80070d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80070d8:	429a      	cmp	r2, r3
 80070da:	db02      	blt.n	80070e2 <_printf_float+0x22e>
 80070dc:	6823      	ldr	r3, [r4, #0]
 80070de:	07d8      	lsls	r0, r3, #31
 80070e0:	d510      	bpl.n	8007104 <_printf_float+0x250>
 80070e2:	ee18 3a10 	vmov	r3, s16
 80070e6:	4652      	mov	r2, sl
 80070e8:	4631      	mov	r1, r6
 80070ea:	4628      	mov	r0, r5
 80070ec:	47b8      	blx	r7
 80070ee:	3001      	adds	r0, #1
 80070f0:	f43f af41 	beq.w	8006f76 <_printf_float+0xc2>
 80070f4:	f04f 0800 	mov.w	r8, #0
 80070f8:	f104 091a 	add.w	r9, r4, #26
 80070fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070fe:	3b01      	subs	r3, #1
 8007100:	4543      	cmp	r3, r8
 8007102:	dc09      	bgt.n	8007118 <_printf_float+0x264>
 8007104:	6823      	ldr	r3, [r4, #0]
 8007106:	079b      	lsls	r3, r3, #30
 8007108:	f100 8105 	bmi.w	8007316 <_printf_float+0x462>
 800710c:	68e0      	ldr	r0, [r4, #12]
 800710e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007110:	4298      	cmp	r0, r3
 8007112:	bfb8      	it	lt
 8007114:	4618      	movlt	r0, r3
 8007116:	e730      	b.n	8006f7a <_printf_float+0xc6>
 8007118:	2301      	movs	r3, #1
 800711a:	464a      	mov	r2, r9
 800711c:	4631      	mov	r1, r6
 800711e:	4628      	mov	r0, r5
 8007120:	47b8      	blx	r7
 8007122:	3001      	adds	r0, #1
 8007124:	f43f af27 	beq.w	8006f76 <_printf_float+0xc2>
 8007128:	f108 0801 	add.w	r8, r8, #1
 800712c:	e7e6      	b.n	80070fc <_printf_float+0x248>
 800712e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007130:	2b00      	cmp	r3, #0
 8007132:	dc39      	bgt.n	80071a8 <_printf_float+0x2f4>
 8007134:	4a1b      	ldr	r2, [pc, #108]	; (80071a4 <_printf_float+0x2f0>)
 8007136:	2301      	movs	r3, #1
 8007138:	4631      	mov	r1, r6
 800713a:	4628      	mov	r0, r5
 800713c:	47b8      	blx	r7
 800713e:	3001      	adds	r0, #1
 8007140:	f43f af19 	beq.w	8006f76 <_printf_float+0xc2>
 8007144:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007148:	4313      	orrs	r3, r2
 800714a:	d102      	bne.n	8007152 <_printf_float+0x29e>
 800714c:	6823      	ldr	r3, [r4, #0]
 800714e:	07d9      	lsls	r1, r3, #31
 8007150:	d5d8      	bpl.n	8007104 <_printf_float+0x250>
 8007152:	ee18 3a10 	vmov	r3, s16
 8007156:	4652      	mov	r2, sl
 8007158:	4631      	mov	r1, r6
 800715a:	4628      	mov	r0, r5
 800715c:	47b8      	blx	r7
 800715e:	3001      	adds	r0, #1
 8007160:	f43f af09 	beq.w	8006f76 <_printf_float+0xc2>
 8007164:	f04f 0900 	mov.w	r9, #0
 8007168:	f104 0a1a 	add.w	sl, r4, #26
 800716c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800716e:	425b      	negs	r3, r3
 8007170:	454b      	cmp	r3, r9
 8007172:	dc01      	bgt.n	8007178 <_printf_float+0x2c4>
 8007174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007176:	e792      	b.n	800709e <_printf_float+0x1ea>
 8007178:	2301      	movs	r3, #1
 800717a:	4652      	mov	r2, sl
 800717c:	4631      	mov	r1, r6
 800717e:	4628      	mov	r0, r5
 8007180:	47b8      	blx	r7
 8007182:	3001      	adds	r0, #1
 8007184:	f43f aef7 	beq.w	8006f76 <_printf_float+0xc2>
 8007188:	f109 0901 	add.w	r9, r9, #1
 800718c:	e7ee      	b.n	800716c <_printf_float+0x2b8>
 800718e:	bf00      	nop
 8007190:	7fefffff 	.word	0x7fefffff
 8007194:	08009fa0 	.word	0x08009fa0
 8007198:	08009fa4 	.word	0x08009fa4
 800719c:	08009fac 	.word	0x08009fac
 80071a0:	08009fa8 	.word	0x08009fa8
 80071a4:	08009fb0 	.word	0x08009fb0
 80071a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80071aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80071ac:	429a      	cmp	r2, r3
 80071ae:	bfa8      	it	ge
 80071b0:	461a      	movge	r2, r3
 80071b2:	2a00      	cmp	r2, #0
 80071b4:	4691      	mov	r9, r2
 80071b6:	dc37      	bgt.n	8007228 <_printf_float+0x374>
 80071b8:	f04f 0b00 	mov.w	fp, #0
 80071bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071c0:	f104 021a 	add.w	r2, r4, #26
 80071c4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80071c6:	9305      	str	r3, [sp, #20]
 80071c8:	eba3 0309 	sub.w	r3, r3, r9
 80071cc:	455b      	cmp	r3, fp
 80071ce:	dc33      	bgt.n	8007238 <_printf_float+0x384>
 80071d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071d4:	429a      	cmp	r2, r3
 80071d6:	db3b      	blt.n	8007250 <_printf_float+0x39c>
 80071d8:	6823      	ldr	r3, [r4, #0]
 80071da:	07da      	lsls	r2, r3, #31
 80071dc:	d438      	bmi.n	8007250 <_printf_float+0x39c>
 80071de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071e0:	9a05      	ldr	r2, [sp, #20]
 80071e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071e4:	1a9a      	subs	r2, r3, r2
 80071e6:	eba3 0901 	sub.w	r9, r3, r1
 80071ea:	4591      	cmp	r9, r2
 80071ec:	bfa8      	it	ge
 80071ee:	4691      	movge	r9, r2
 80071f0:	f1b9 0f00 	cmp.w	r9, #0
 80071f4:	dc35      	bgt.n	8007262 <_printf_float+0x3ae>
 80071f6:	f04f 0800 	mov.w	r8, #0
 80071fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071fe:	f104 0a1a 	add.w	sl, r4, #26
 8007202:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007206:	1a9b      	subs	r3, r3, r2
 8007208:	eba3 0309 	sub.w	r3, r3, r9
 800720c:	4543      	cmp	r3, r8
 800720e:	f77f af79 	ble.w	8007104 <_printf_float+0x250>
 8007212:	2301      	movs	r3, #1
 8007214:	4652      	mov	r2, sl
 8007216:	4631      	mov	r1, r6
 8007218:	4628      	mov	r0, r5
 800721a:	47b8      	blx	r7
 800721c:	3001      	adds	r0, #1
 800721e:	f43f aeaa 	beq.w	8006f76 <_printf_float+0xc2>
 8007222:	f108 0801 	add.w	r8, r8, #1
 8007226:	e7ec      	b.n	8007202 <_printf_float+0x34e>
 8007228:	4613      	mov	r3, r2
 800722a:	4631      	mov	r1, r6
 800722c:	4642      	mov	r2, r8
 800722e:	4628      	mov	r0, r5
 8007230:	47b8      	blx	r7
 8007232:	3001      	adds	r0, #1
 8007234:	d1c0      	bne.n	80071b8 <_printf_float+0x304>
 8007236:	e69e      	b.n	8006f76 <_printf_float+0xc2>
 8007238:	2301      	movs	r3, #1
 800723a:	4631      	mov	r1, r6
 800723c:	4628      	mov	r0, r5
 800723e:	9205      	str	r2, [sp, #20]
 8007240:	47b8      	blx	r7
 8007242:	3001      	adds	r0, #1
 8007244:	f43f ae97 	beq.w	8006f76 <_printf_float+0xc2>
 8007248:	9a05      	ldr	r2, [sp, #20]
 800724a:	f10b 0b01 	add.w	fp, fp, #1
 800724e:	e7b9      	b.n	80071c4 <_printf_float+0x310>
 8007250:	ee18 3a10 	vmov	r3, s16
 8007254:	4652      	mov	r2, sl
 8007256:	4631      	mov	r1, r6
 8007258:	4628      	mov	r0, r5
 800725a:	47b8      	blx	r7
 800725c:	3001      	adds	r0, #1
 800725e:	d1be      	bne.n	80071de <_printf_float+0x32a>
 8007260:	e689      	b.n	8006f76 <_printf_float+0xc2>
 8007262:	9a05      	ldr	r2, [sp, #20]
 8007264:	464b      	mov	r3, r9
 8007266:	4442      	add	r2, r8
 8007268:	4631      	mov	r1, r6
 800726a:	4628      	mov	r0, r5
 800726c:	47b8      	blx	r7
 800726e:	3001      	adds	r0, #1
 8007270:	d1c1      	bne.n	80071f6 <_printf_float+0x342>
 8007272:	e680      	b.n	8006f76 <_printf_float+0xc2>
 8007274:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007276:	2a01      	cmp	r2, #1
 8007278:	dc01      	bgt.n	800727e <_printf_float+0x3ca>
 800727a:	07db      	lsls	r3, r3, #31
 800727c:	d538      	bpl.n	80072f0 <_printf_float+0x43c>
 800727e:	2301      	movs	r3, #1
 8007280:	4642      	mov	r2, r8
 8007282:	4631      	mov	r1, r6
 8007284:	4628      	mov	r0, r5
 8007286:	47b8      	blx	r7
 8007288:	3001      	adds	r0, #1
 800728a:	f43f ae74 	beq.w	8006f76 <_printf_float+0xc2>
 800728e:	ee18 3a10 	vmov	r3, s16
 8007292:	4652      	mov	r2, sl
 8007294:	4631      	mov	r1, r6
 8007296:	4628      	mov	r0, r5
 8007298:	47b8      	blx	r7
 800729a:	3001      	adds	r0, #1
 800729c:	f43f ae6b 	beq.w	8006f76 <_printf_float+0xc2>
 80072a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80072a4:	2200      	movs	r2, #0
 80072a6:	2300      	movs	r3, #0
 80072a8:	f7f9 fc0e 	bl	8000ac8 <__aeabi_dcmpeq>
 80072ac:	b9d8      	cbnz	r0, 80072e6 <_printf_float+0x432>
 80072ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072b0:	f108 0201 	add.w	r2, r8, #1
 80072b4:	3b01      	subs	r3, #1
 80072b6:	4631      	mov	r1, r6
 80072b8:	4628      	mov	r0, r5
 80072ba:	47b8      	blx	r7
 80072bc:	3001      	adds	r0, #1
 80072be:	d10e      	bne.n	80072de <_printf_float+0x42a>
 80072c0:	e659      	b.n	8006f76 <_printf_float+0xc2>
 80072c2:	2301      	movs	r3, #1
 80072c4:	4652      	mov	r2, sl
 80072c6:	4631      	mov	r1, r6
 80072c8:	4628      	mov	r0, r5
 80072ca:	47b8      	blx	r7
 80072cc:	3001      	adds	r0, #1
 80072ce:	f43f ae52 	beq.w	8006f76 <_printf_float+0xc2>
 80072d2:	f108 0801 	add.w	r8, r8, #1
 80072d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072d8:	3b01      	subs	r3, #1
 80072da:	4543      	cmp	r3, r8
 80072dc:	dcf1      	bgt.n	80072c2 <_printf_float+0x40e>
 80072de:	464b      	mov	r3, r9
 80072e0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80072e4:	e6dc      	b.n	80070a0 <_printf_float+0x1ec>
 80072e6:	f04f 0800 	mov.w	r8, #0
 80072ea:	f104 0a1a 	add.w	sl, r4, #26
 80072ee:	e7f2      	b.n	80072d6 <_printf_float+0x422>
 80072f0:	2301      	movs	r3, #1
 80072f2:	4642      	mov	r2, r8
 80072f4:	e7df      	b.n	80072b6 <_printf_float+0x402>
 80072f6:	2301      	movs	r3, #1
 80072f8:	464a      	mov	r2, r9
 80072fa:	4631      	mov	r1, r6
 80072fc:	4628      	mov	r0, r5
 80072fe:	47b8      	blx	r7
 8007300:	3001      	adds	r0, #1
 8007302:	f43f ae38 	beq.w	8006f76 <_printf_float+0xc2>
 8007306:	f108 0801 	add.w	r8, r8, #1
 800730a:	68e3      	ldr	r3, [r4, #12]
 800730c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800730e:	1a5b      	subs	r3, r3, r1
 8007310:	4543      	cmp	r3, r8
 8007312:	dcf0      	bgt.n	80072f6 <_printf_float+0x442>
 8007314:	e6fa      	b.n	800710c <_printf_float+0x258>
 8007316:	f04f 0800 	mov.w	r8, #0
 800731a:	f104 0919 	add.w	r9, r4, #25
 800731e:	e7f4      	b.n	800730a <_printf_float+0x456>

08007320 <_printf_common>:
 8007320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007324:	4616      	mov	r6, r2
 8007326:	4699      	mov	r9, r3
 8007328:	688a      	ldr	r2, [r1, #8]
 800732a:	690b      	ldr	r3, [r1, #16]
 800732c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007330:	4293      	cmp	r3, r2
 8007332:	bfb8      	it	lt
 8007334:	4613      	movlt	r3, r2
 8007336:	6033      	str	r3, [r6, #0]
 8007338:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800733c:	4607      	mov	r7, r0
 800733e:	460c      	mov	r4, r1
 8007340:	b10a      	cbz	r2, 8007346 <_printf_common+0x26>
 8007342:	3301      	adds	r3, #1
 8007344:	6033      	str	r3, [r6, #0]
 8007346:	6823      	ldr	r3, [r4, #0]
 8007348:	0699      	lsls	r1, r3, #26
 800734a:	bf42      	ittt	mi
 800734c:	6833      	ldrmi	r3, [r6, #0]
 800734e:	3302      	addmi	r3, #2
 8007350:	6033      	strmi	r3, [r6, #0]
 8007352:	6825      	ldr	r5, [r4, #0]
 8007354:	f015 0506 	ands.w	r5, r5, #6
 8007358:	d106      	bne.n	8007368 <_printf_common+0x48>
 800735a:	f104 0a19 	add.w	sl, r4, #25
 800735e:	68e3      	ldr	r3, [r4, #12]
 8007360:	6832      	ldr	r2, [r6, #0]
 8007362:	1a9b      	subs	r3, r3, r2
 8007364:	42ab      	cmp	r3, r5
 8007366:	dc26      	bgt.n	80073b6 <_printf_common+0x96>
 8007368:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800736c:	1e13      	subs	r3, r2, #0
 800736e:	6822      	ldr	r2, [r4, #0]
 8007370:	bf18      	it	ne
 8007372:	2301      	movne	r3, #1
 8007374:	0692      	lsls	r2, r2, #26
 8007376:	d42b      	bmi.n	80073d0 <_printf_common+0xb0>
 8007378:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800737c:	4649      	mov	r1, r9
 800737e:	4638      	mov	r0, r7
 8007380:	47c0      	blx	r8
 8007382:	3001      	adds	r0, #1
 8007384:	d01e      	beq.n	80073c4 <_printf_common+0xa4>
 8007386:	6823      	ldr	r3, [r4, #0]
 8007388:	68e5      	ldr	r5, [r4, #12]
 800738a:	6832      	ldr	r2, [r6, #0]
 800738c:	f003 0306 	and.w	r3, r3, #6
 8007390:	2b04      	cmp	r3, #4
 8007392:	bf08      	it	eq
 8007394:	1aad      	subeq	r5, r5, r2
 8007396:	68a3      	ldr	r3, [r4, #8]
 8007398:	6922      	ldr	r2, [r4, #16]
 800739a:	bf0c      	ite	eq
 800739c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80073a0:	2500      	movne	r5, #0
 80073a2:	4293      	cmp	r3, r2
 80073a4:	bfc4      	itt	gt
 80073a6:	1a9b      	subgt	r3, r3, r2
 80073a8:	18ed      	addgt	r5, r5, r3
 80073aa:	2600      	movs	r6, #0
 80073ac:	341a      	adds	r4, #26
 80073ae:	42b5      	cmp	r5, r6
 80073b0:	d11a      	bne.n	80073e8 <_printf_common+0xc8>
 80073b2:	2000      	movs	r0, #0
 80073b4:	e008      	b.n	80073c8 <_printf_common+0xa8>
 80073b6:	2301      	movs	r3, #1
 80073b8:	4652      	mov	r2, sl
 80073ba:	4649      	mov	r1, r9
 80073bc:	4638      	mov	r0, r7
 80073be:	47c0      	blx	r8
 80073c0:	3001      	adds	r0, #1
 80073c2:	d103      	bne.n	80073cc <_printf_common+0xac>
 80073c4:	f04f 30ff 	mov.w	r0, #4294967295
 80073c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073cc:	3501      	adds	r5, #1
 80073ce:	e7c6      	b.n	800735e <_printf_common+0x3e>
 80073d0:	18e1      	adds	r1, r4, r3
 80073d2:	1c5a      	adds	r2, r3, #1
 80073d4:	2030      	movs	r0, #48	; 0x30
 80073d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80073da:	4422      	add	r2, r4
 80073dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80073e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80073e4:	3302      	adds	r3, #2
 80073e6:	e7c7      	b.n	8007378 <_printf_common+0x58>
 80073e8:	2301      	movs	r3, #1
 80073ea:	4622      	mov	r2, r4
 80073ec:	4649      	mov	r1, r9
 80073ee:	4638      	mov	r0, r7
 80073f0:	47c0      	blx	r8
 80073f2:	3001      	adds	r0, #1
 80073f4:	d0e6      	beq.n	80073c4 <_printf_common+0xa4>
 80073f6:	3601      	adds	r6, #1
 80073f8:	e7d9      	b.n	80073ae <_printf_common+0x8e>
	...

080073fc <_printf_i>:
 80073fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007400:	7e0f      	ldrb	r7, [r1, #24]
 8007402:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007404:	2f78      	cmp	r7, #120	; 0x78
 8007406:	4691      	mov	r9, r2
 8007408:	4680      	mov	r8, r0
 800740a:	460c      	mov	r4, r1
 800740c:	469a      	mov	sl, r3
 800740e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007412:	d807      	bhi.n	8007424 <_printf_i+0x28>
 8007414:	2f62      	cmp	r7, #98	; 0x62
 8007416:	d80a      	bhi.n	800742e <_printf_i+0x32>
 8007418:	2f00      	cmp	r7, #0
 800741a:	f000 80d8 	beq.w	80075ce <_printf_i+0x1d2>
 800741e:	2f58      	cmp	r7, #88	; 0x58
 8007420:	f000 80a3 	beq.w	800756a <_printf_i+0x16e>
 8007424:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007428:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800742c:	e03a      	b.n	80074a4 <_printf_i+0xa8>
 800742e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007432:	2b15      	cmp	r3, #21
 8007434:	d8f6      	bhi.n	8007424 <_printf_i+0x28>
 8007436:	a101      	add	r1, pc, #4	; (adr r1, 800743c <_printf_i+0x40>)
 8007438:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800743c:	08007495 	.word	0x08007495
 8007440:	080074a9 	.word	0x080074a9
 8007444:	08007425 	.word	0x08007425
 8007448:	08007425 	.word	0x08007425
 800744c:	08007425 	.word	0x08007425
 8007450:	08007425 	.word	0x08007425
 8007454:	080074a9 	.word	0x080074a9
 8007458:	08007425 	.word	0x08007425
 800745c:	08007425 	.word	0x08007425
 8007460:	08007425 	.word	0x08007425
 8007464:	08007425 	.word	0x08007425
 8007468:	080075b5 	.word	0x080075b5
 800746c:	080074d9 	.word	0x080074d9
 8007470:	08007597 	.word	0x08007597
 8007474:	08007425 	.word	0x08007425
 8007478:	08007425 	.word	0x08007425
 800747c:	080075d7 	.word	0x080075d7
 8007480:	08007425 	.word	0x08007425
 8007484:	080074d9 	.word	0x080074d9
 8007488:	08007425 	.word	0x08007425
 800748c:	08007425 	.word	0x08007425
 8007490:	0800759f 	.word	0x0800759f
 8007494:	682b      	ldr	r3, [r5, #0]
 8007496:	1d1a      	adds	r2, r3, #4
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	602a      	str	r2, [r5, #0]
 800749c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80074a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80074a4:	2301      	movs	r3, #1
 80074a6:	e0a3      	b.n	80075f0 <_printf_i+0x1f4>
 80074a8:	6820      	ldr	r0, [r4, #0]
 80074aa:	6829      	ldr	r1, [r5, #0]
 80074ac:	0606      	lsls	r6, r0, #24
 80074ae:	f101 0304 	add.w	r3, r1, #4
 80074b2:	d50a      	bpl.n	80074ca <_printf_i+0xce>
 80074b4:	680e      	ldr	r6, [r1, #0]
 80074b6:	602b      	str	r3, [r5, #0]
 80074b8:	2e00      	cmp	r6, #0
 80074ba:	da03      	bge.n	80074c4 <_printf_i+0xc8>
 80074bc:	232d      	movs	r3, #45	; 0x2d
 80074be:	4276      	negs	r6, r6
 80074c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074c4:	485e      	ldr	r0, [pc, #376]	; (8007640 <_printf_i+0x244>)
 80074c6:	230a      	movs	r3, #10
 80074c8:	e019      	b.n	80074fe <_printf_i+0x102>
 80074ca:	680e      	ldr	r6, [r1, #0]
 80074cc:	602b      	str	r3, [r5, #0]
 80074ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 80074d2:	bf18      	it	ne
 80074d4:	b236      	sxthne	r6, r6
 80074d6:	e7ef      	b.n	80074b8 <_printf_i+0xbc>
 80074d8:	682b      	ldr	r3, [r5, #0]
 80074da:	6820      	ldr	r0, [r4, #0]
 80074dc:	1d19      	adds	r1, r3, #4
 80074de:	6029      	str	r1, [r5, #0]
 80074e0:	0601      	lsls	r1, r0, #24
 80074e2:	d501      	bpl.n	80074e8 <_printf_i+0xec>
 80074e4:	681e      	ldr	r6, [r3, #0]
 80074e6:	e002      	b.n	80074ee <_printf_i+0xf2>
 80074e8:	0646      	lsls	r6, r0, #25
 80074ea:	d5fb      	bpl.n	80074e4 <_printf_i+0xe8>
 80074ec:	881e      	ldrh	r6, [r3, #0]
 80074ee:	4854      	ldr	r0, [pc, #336]	; (8007640 <_printf_i+0x244>)
 80074f0:	2f6f      	cmp	r7, #111	; 0x6f
 80074f2:	bf0c      	ite	eq
 80074f4:	2308      	moveq	r3, #8
 80074f6:	230a      	movne	r3, #10
 80074f8:	2100      	movs	r1, #0
 80074fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80074fe:	6865      	ldr	r5, [r4, #4]
 8007500:	60a5      	str	r5, [r4, #8]
 8007502:	2d00      	cmp	r5, #0
 8007504:	bfa2      	ittt	ge
 8007506:	6821      	ldrge	r1, [r4, #0]
 8007508:	f021 0104 	bicge.w	r1, r1, #4
 800750c:	6021      	strge	r1, [r4, #0]
 800750e:	b90e      	cbnz	r6, 8007514 <_printf_i+0x118>
 8007510:	2d00      	cmp	r5, #0
 8007512:	d04d      	beq.n	80075b0 <_printf_i+0x1b4>
 8007514:	4615      	mov	r5, r2
 8007516:	fbb6 f1f3 	udiv	r1, r6, r3
 800751a:	fb03 6711 	mls	r7, r3, r1, r6
 800751e:	5dc7      	ldrb	r7, [r0, r7]
 8007520:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007524:	4637      	mov	r7, r6
 8007526:	42bb      	cmp	r3, r7
 8007528:	460e      	mov	r6, r1
 800752a:	d9f4      	bls.n	8007516 <_printf_i+0x11a>
 800752c:	2b08      	cmp	r3, #8
 800752e:	d10b      	bne.n	8007548 <_printf_i+0x14c>
 8007530:	6823      	ldr	r3, [r4, #0]
 8007532:	07de      	lsls	r6, r3, #31
 8007534:	d508      	bpl.n	8007548 <_printf_i+0x14c>
 8007536:	6923      	ldr	r3, [r4, #16]
 8007538:	6861      	ldr	r1, [r4, #4]
 800753a:	4299      	cmp	r1, r3
 800753c:	bfde      	ittt	le
 800753e:	2330      	movle	r3, #48	; 0x30
 8007540:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007544:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007548:	1b52      	subs	r2, r2, r5
 800754a:	6122      	str	r2, [r4, #16]
 800754c:	f8cd a000 	str.w	sl, [sp]
 8007550:	464b      	mov	r3, r9
 8007552:	aa03      	add	r2, sp, #12
 8007554:	4621      	mov	r1, r4
 8007556:	4640      	mov	r0, r8
 8007558:	f7ff fee2 	bl	8007320 <_printf_common>
 800755c:	3001      	adds	r0, #1
 800755e:	d14c      	bne.n	80075fa <_printf_i+0x1fe>
 8007560:	f04f 30ff 	mov.w	r0, #4294967295
 8007564:	b004      	add	sp, #16
 8007566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800756a:	4835      	ldr	r0, [pc, #212]	; (8007640 <_printf_i+0x244>)
 800756c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007570:	6829      	ldr	r1, [r5, #0]
 8007572:	6823      	ldr	r3, [r4, #0]
 8007574:	f851 6b04 	ldr.w	r6, [r1], #4
 8007578:	6029      	str	r1, [r5, #0]
 800757a:	061d      	lsls	r5, r3, #24
 800757c:	d514      	bpl.n	80075a8 <_printf_i+0x1ac>
 800757e:	07df      	lsls	r7, r3, #31
 8007580:	bf44      	itt	mi
 8007582:	f043 0320 	orrmi.w	r3, r3, #32
 8007586:	6023      	strmi	r3, [r4, #0]
 8007588:	b91e      	cbnz	r6, 8007592 <_printf_i+0x196>
 800758a:	6823      	ldr	r3, [r4, #0]
 800758c:	f023 0320 	bic.w	r3, r3, #32
 8007590:	6023      	str	r3, [r4, #0]
 8007592:	2310      	movs	r3, #16
 8007594:	e7b0      	b.n	80074f8 <_printf_i+0xfc>
 8007596:	6823      	ldr	r3, [r4, #0]
 8007598:	f043 0320 	orr.w	r3, r3, #32
 800759c:	6023      	str	r3, [r4, #0]
 800759e:	2378      	movs	r3, #120	; 0x78
 80075a0:	4828      	ldr	r0, [pc, #160]	; (8007644 <_printf_i+0x248>)
 80075a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80075a6:	e7e3      	b.n	8007570 <_printf_i+0x174>
 80075a8:	0659      	lsls	r1, r3, #25
 80075aa:	bf48      	it	mi
 80075ac:	b2b6      	uxthmi	r6, r6
 80075ae:	e7e6      	b.n	800757e <_printf_i+0x182>
 80075b0:	4615      	mov	r5, r2
 80075b2:	e7bb      	b.n	800752c <_printf_i+0x130>
 80075b4:	682b      	ldr	r3, [r5, #0]
 80075b6:	6826      	ldr	r6, [r4, #0]
 80075b8:	6961      	ldr	r1, [r4, #20]
 80075ba:	1d18      	adds	r0, r3, #4
 80075bc:	6028      	str	r0, [r5, #0]
 80075be:	0635      	lsls	r5, r6, #24
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	d501      	bpl.n	80075c8 <_printf_i+0x1cc>
 80075c4:	6019      	str	r1, [r3, #0]
 80075c6:	e002      	b.n	80075ce <_printf_i+0x1d2>
 80075c8:	0670      	lsls	r0, r6, #25
 80075ca:	d5fb      	bpl.n	80075c4 <_printf_i+0x1c8>
 80075cc:	8019      	strh	r1, [r3, #0]
 80075ce:	2300      	movs	r3, #0
 80075d0:	6123      	str	r3, [r4, #16]
 80075d2:	4615      	mov	r5, r2
 80075d4:	e7ba      	b.n	800754c <_printf_i+0x150>
 80075d6:	682b      	ldr	r3, [r5, #0]
 80075d8:	1d1a      	adds	r2, r3, #4
 80075da:	602a      	str	r2, [r5, #0]
 80075dc:	681d      	ldr	r5, [r3, #0]
 80075de:	6862      	ldr	r2, [r4, #4]
 80075e0:	2100      	movs	r1, #0
 80075e2:	4628      	mov	r0, r5
 80075e4:	f7f8 fdfc 	bl	80001e0 <memchr>
 80075e8:	b108      	cbz	r0, 80075ee <_printf_i+0x1f2>
 80075ea:	1b40      	subs	r0, r0, r5
 80075ec:	6060      	str	r0, [r4, #4]
 80075ee:	6863      	ldr	r3, [r4, #4]
 80075f0:	6123      	str	r3, [r4, #16]
 80075f2:	2300      	movs	r3, #0
 80075f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075f8:	e7a8      	b.n	800754c <_printf_i+0x150>
 80075fa:	6923      	ldr	r3, [r4, #16]
 80075fc:	462a      	mov	r2, r5
 80075fe:	4649      	mov	r1, r9
 8007600:	4640      	mov	r0, r8
 8007602:	47d0      	blx	sl
 8007604:	3001      	adds	r0, #1
 8007606:	d0ab      	beq.n	8007560 <_printf_i+0x164>
 8007608:	6823      	ldr	r3, [r4, #0]
 800760a:	079b      	lsls	r3, r3, #30
 800760c:	d413      	bmi.n	8007636 <_printf_i+0x23a>
 800760e:	68e0      	ldr	r0, [r4, #12]
 8007610:	9b03      	ldr	r3, [sp, #12]
 8007612:	4298      	cmp	r0, r3
 8007614:	bfb8      	it	lt
 8007616:	4618      	movlt	r0, r3
 8007618:	e7a4      	b.n	8007564 <_printf_i+0x168>
 800761a:	2301      	movs	r3, #1
 800761c:	4632      	mov	r2, r6
 800761e:	4649      	mov	r1, r9
 8007620:	4640      	mov	r0, r8
 8007622:	47d0      	blx	sl
 8007624:	3001      	adds	r0, #1
 8007626:	d09b      	beq.n	8007560 <_printf_i+0x164>
 8007628:	3501      	adds	r5, #1
 800762a:	68e3      	ldr	r3, [r4, #12]
 800762c:	9903      	ldr	r1, [sp, #12]
 800762e:	1a5b      	subs	r3, r3, r1
 8007630:	42ab      	cmp	r3, r5
 8007632:	dcf2      	bgt.n	800761a <_printf_i+0x21e>
 8007634:	e7eb      	b.n	800760e <_printf_i+0x212>
 8007636:	2500      	movs	r5, #0
 8007638:	f104 0619 	add.w	r6, r4, #25
 800763c:	e7f5      	b.n	800762a <_printf_i+0x22e>
 800763e:	bf00      	nop
 8007640:	08009fb2 	.word	0x08009fb2
 8007644:	08009fc3 	.word	0x08009fc3

08007648 <_perror_r>:
 8007648:	6983      	ldr	r3, [r0, #24]
 800764a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800764c:	68c4      	ldr	r4, [r0, #12]
 800764e:	4605      	mov	r5, r0
 8007650:	460e      	mov	r6, r1
 8007652:	b90b      	cbnz	r3, 8007658 <_perror_r+0x10>
 8007654:	f001 fada 	bl	8008c0c <__sinit>
 8007658:	4b43      	ldr	r3, [pc, #268]	; (8007768 <_perror_r+0x120>)
 800765a:	429c      	cmp	r4, r3
 800765c:	d132      	bne.n	80076c4 <_perror_r+0x7c>
 800765e:	686c      	ldr	r4, [r5, #4]
 8007660:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007662:	07d8      	lsls	r0, r3, #31
 8007664:	d405      	bmi.n	8007672 <_perror_r+0x2a>
 8007666:	89a3      	ldrh	r3, [r4, #12]
 8007668:	0599      	lsls	r1, r3, #22
 800766a:	d402      	bmi.n	8007672 <_perror_r+0x2a>
 800766c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800766e:	f001 fb70 	bl	8008d52 <__retarget_lock_acquire_recursive>
 8007672:	4621      	mov	r1, r4
 8007674:	4628      	mov	r0, r5
 8007676:	f001 f9f7 	bl	8008a68 <_fflush_r>
 800767a:	bb6e      	cbnz	r6, 80076d8 <_perror_r+0x90>
 800767c:	6829      	ldr	r1, [r5, #0]
 800767e:	ab01      	add	r3, sp, #4
 8007680:	2201      	movs	r2, #1
 8007682:	4628      	mov	r0, r5
 8007684:	f000 f8d6 	bl	8007834 <_strerror_r>
 8007688:	4607      	mov	r7, r0
 800768a:	2800      	cmp	r0, #0
 800768c:	d14f      	bne.n	800772e <_perror_r+0xe6>
 800768e:	4837      	ldr	r0, [pc, #220]	; (800776c <_perror_r+0x124>)
 8007690:	4f36      	ldr	r7, [pc, #216]	; (800776c <_perror_r+0x124>)
 8007692:	f7f8 fd9d 	bl	80001d0 <strlen>
 8007696:	4606      	mov	r6, r0
 8007698:	b156      	cbz	r6, 80076b0 <_perror_r+0x68>
 800769a:	4620      	mov	r0, r4
 800769c:	f001 fa20 	bl	8008ae0 <fileno>
 80076a0:	4633      	mov	r3, r6
 80076a2:	4601      	mov	r1, r0
 80076a4:	463a      	mov	r2, r7
 80076a6:	4628      	mov	r0, r5
 80076a8:	f000 facc 	bl	8007c44 <_write_r>
 80076ac:	2800      	cmp	r0, #0
 80076ae:	da51      	bge.n	8007754 <_perror_r+0x10c>
 80076b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076b4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80076b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80076ba:	07d2      	lsls	r2, r2, #31
 80076bc:	81a3      	strh	r3, [r4, #12]
 80076be:	d54c      	bpl.n	800775a <_perror_r+0x112>
 80076c0:	b003      	add	sp, #12
 80076c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076c4:	4b2a      	ldr	r3, [pc, #168]	; (8007770 <_perror_r+0x128>)
 80076c6:	429c      	cmp	r4, r3
 80076c8:	d101      	bne.n	80076ce <_perror_r+0x86>
 80076ca:	68ac      	ldr	r4, [r5, #8]
 80076cc:	e7c8      	b.n	8007660 <_perror_r+0x18>
 80076ce:	4b29      	ldr	r3, [pc, #164]	; (8007774 <_perror_r+0x12c>)
 80076d0:	429c      	cmp	r4, r3
 80076d2:	bf08      	it	eq
 80076d4:	68ec      	ldreq	r4, [r5, #12]
 80076d6:	e7c3      	b.n	8007660 <_perror_r+0x18>
 80076d8:	7833      	ldrb	r3, [r6, #0]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d0ce      	beq.n	800767c <_perror_r+0x34>
 80076de:	4630      	mov	r0, r6
 80076e0:	f7f8 fd76 	bl	80001d0 <strlen>
 80076e4:	4607      	mov	r7, r0
 80076e6:	b157      	cbz	r7, 80076fe <_perror_r+0xb6>
 80076e8:	4620      	mov	r0, r4
 80076ea:	f001 f9f9 	bl	8008ae0 <fileno>
 80076ee:	463b      	mov	r3, r7
 80076f0:	4601      	mov	r1, r0
 80076f2:	4632      	mov	r2, r6
 80076f4:	4628      	mov	r0, r5
 80076f6:	f000 faa5 	bl	8007c44 <_write_r>
 80076fa:	2800      	cmp	r0, #0
 80076fc:	da14      	bge.n	8007728 <_perror_r+0xe0>
 80076fe:	481e      	ldr	r0, [pc, #120]	; (8007778 <_perror_r+0x130>)
 8007700:	4f1d      	ldr	r7, [pc, #116]	; (8007778 <_perror_r+0x130>)
 8007702:	f7f8 fd65 	bl	80001d0 <strlen>
 8007706:	4606      	mov	r6, r0
 8007708:	2e00      	cmp	r6, #0
 800770a:	d0b7      	beq.n	800767c <_perror_r+0x34>
 800770c:	4620      	mov	r0, r4
 800770e:	f001 f9e7 	bl	8008ae0 <fileno>
 8007712:	4633      	mov	r3, r6
 8007714:	4601      	mov	r1, r0
 8007716:	463a      	mov	r2, r7
 8007718:	4628      	mov	r0, r5
 800771a:	f000 fa93 	bl	8007c44 <_write_r>
 800771e:	2800      	cmp	r0, #0
 8007720:	dbac      	blt.n	800767c <_perror_r+0x34>
 8007722:	1a36      	subs	r6, r6, r0
 8007724:	4407      	add	r7, r0
 8007726:	e7ef      	b.n	8007708 <_perror_r+0xc0>
 8007728:	1a3f      	subs	r7, r7, r0
 800772a:	4406      	add	r6, r0
 800772c:	e7db      	b.n	80076e6 <_perror_r+0x9e>
 800772e:	f7f8 fd4f 	bl	80001d0 <strlen>
 8007732:	4606      	mov	r6, r0
 8007734:	2e00      	cmp	r6, #0
 8007736:	d0aa      	beq.n	800768e <_perror_r+0x46>
 8007738:	4620      	mov	r0, r4
 800773a:	f001 f9d1 	bl	8008ae0 <fileno>
 800773e:	4633      	mov	r3, r6
 8007740:	4601      	mov	r1, r0
 8007742:	463a      	mov	r2, r7
 8007744:	4628      	mov	r0, r5
 8007746:	f000 fa7d 	bl	8007c44 <_write_r>
 800774a:	2800      	cmp	r0, #0
 800774c:	db9f      	blt.n	800768e <_perror_r+0x46>
 800774e:	1a36      	subs	r6, r6, r0
 8007750:	4407      	add	r7, r0
 8007752:	e7ef      	b.n	8007734 <_perror_r+0xec>
 8007754:	1a36      	subs	r6, r6, r0
 8007756:	4407      	add	r7, r0
 8007758:	e79e      	b.n	8007698 <_perror_r+0x50>
 800775a:	059b      	lsls	r3, r3, #22
 800775c:	d4b0      	bmi.n	80076c0 <_perror_r+0x78>
 800775e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007760:	f001 faf8 	bl	8008d54 <__retarget_lock_release_recursive>
 8007764:	e7ac      	b.n	80076c0 <_perror_r+0x78>
 8007766:	bf00      	nop
 8007768:	0800a71c 	.word	0x0800a71c
 800776c:	0800a8ff 	.word	0x0800a8ff
 8007770:	0800a73c 	.word	0x0800a73c
 8007774:	0800a6fc 	.word	0x0800a6fc
 8007778:	0800a8cf 	.word	0x0800a8cf

0800777c <perror>:
 800777c:	4b02      	ldr	r3, [pc, #8]	; (8007788 <perror+0xc>)
 800777e:	4601      	mov	r1, r0
 8007780:	6818      	ldr	r0, [r3, #0]
 8007782:	f7ff bf61 	b.w	8007648 <_perror_r>
 8007786:	bf00      	nop
 8007788:	2000003c 	.word	0x2000003c

0800778c <_sbrk_r>:
 800778c:	b538      	push	{r3, r4, r5, lr}
 800778e:	4d06      	ldr	r5, [pc, #24]	; (80077a8 <_sbrk_r+0x1c>)
 8007790:	2300      	movs	r3, #0
 8007792:	4604      	mov	r4, r0
 8007794:	4608      	mov	r0, r1
 8007796:	602b      	str	r3, [r5, #0]
 8007798:	f7fa f898 	bl	80018cc <_sbrk>
 800779c:	1c43      	adds	r3, r0, #1
 800779e:	d102      	bne.n	80077a6 <_sbrk_r+0x1a>
 80077a0:	682b      	ldr	r3, [r5, #0]
 80077a2:	b103      	cbz	r3, 80077a6 <_sbrk_r+0x1a>
 80077a4:	6023      	str	r3, [r4, #0]
 80077a6:	bd38      	pop	{r3, r4, r5, pc}
 80077a8:	20000488 	.word	0x20000488

080077ac <_raise_r>:
 80077ac:	291f      	cmp	r1, #31
 80077ae:	b538      	push	{r3, r4, r5, lr}
 80077b0:	4604      	mov	r4, r0
 80077b2:	460d      	mov	r5, r1
 80077b4:	d904      	bls.n	80077c0 <_raise_r+0x14>
 80077b6:	2316      	movs	r3, #22
 80077b8:	6003      	str	r3, [r0, #0]
 80077ba:	f04f 30ff 	mov.w	r0, #4294967295
 80077be:	bd38      	pop	{r3, r4, r5, pc}
 80077c0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80077c2:	b112      	cbz	r2, 80077ca <_raise_r+0x1e>
 80077c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80077c8:	b94b      	cbnz	r3, 80077de <_raise_r+0x32>
 80077ca:	4620      	mov	r0, r4
 80077cc:	f000 f830 	bl	8007830 <_getpid_r>
 80077d0:	462a      	mov	r2, r5
 80077d2:	4601      	mov	r1, r0
 80077d4:	4620      	mov	r0, r4
 80077d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077da:	f000 b817 	b.w	800780c <_kill_r>
 80077de:	2b01      	cmp	r3, #1
 80077e0:	d00a      	beq.n	80077f8 <_raise_r+0x4c>
 80077e2:	1c59      	adds	r1, r3, #1
 80077e4:	d103      	bne.n	80077ee <_raise_r+0x42>
 80077e6:	2316      	movs	r3, #22
 80077e8:	6003      	str	r3, [r0, #0]
 80077ea:	2001      	movs	r0, #1
 80077ec:	e7e7      	b.n	80077be <_raise_r+0x12>
 80077ee:	2400      	movs	r4, #0
 80077f0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80077f4:	4628      	mov	r0, r5
 80077f6:	4798      	blx	r3
 80077f8:	2000      	movs	r0, #0
 80077fa:	e7e0      	b.n	80077be <_raise_r+0x12>

080077fc <raise>:
 80077fc:	4b02      	ldr	r3, [pc, #8]	; (8007808 <raise+0xc>)
 80077fe:	4601      	mov	r1, r0
 8007800:	6818      	ldr	r0, [r3, #0]
 8007802:	f7ff bfd3 	b.w	80077ac <_raise_r>
 8007806:	bf00      	nop
 8007808:	2000003c 	.word	0x2000003c

0800780c <_kill_r>:
 800780c:	b538      	push	{r3, r4, r5, lr}
 800780e:	4d07      	ldr	r5, [pc, #28]	; (800782c <_kill_r+0x20>)
 8007810:	2300      	movs	r3, #0
 8007812:	4604      	mov	r4, r0
 8007814:	4608      	mov	r0, r1
 8007816:	4611      	mov	r1, r2
 8007818:	602b      	str	r3, [r5, #0]
 800781a:	f7f9 ffcf 	bl	80017bc <_kill>
 800781e:	1c43      	adds	r3, r0, #1
 8007820:	d102      	bne.n	8007828 <_kill_r+0x1c>
 8007822:	682b      	ldr	r3, [r5, #0]
 8007824:	b103      	cbz	r3, 8007828 <_kill_r+0x1c>
 8007826:	6023      	str	r3, [r4, #0]
 8007828:	bd38      	pop	{r3, r4, r5, pc}
 800782a:	bf00      	nop
 800782c:	20000488 	.word	0x20000488

08007830 <_getpid_r>:
 8007830:	f7f9 bfbc 	b.w	80017ac <_getpid>

08007834 <_strerror_r>:
 8007834:	b510      	push	{r4, lr}
 8007836:	4604      	mov	r4, r0
 8007838:	4608      	mov	r0, r1
 800783a:	4611      	mov	r1, r2
 800783c:	288e      	cmp	r0, #142	; 0x8e
 800783e:	f200 8130 	bhi.w	8007aa2 <_strerror_r+0x26e>
 8007842:	e8df f010 	tbh	[pc, r0, lsl #1]
 8007846:	0139      	.short	0x0139
 8007848:	0092008f 	.word	0x0092008f
 800784c:	00960094 	.word	0x00960094
 8007850:	009a0098 	.word	0x009a0098
 8007854:	009e009c 	.word	0x009e009c
 8007858:	00a400a2 	.word	0x00a400a2
 800785c:	00aa00a8 	.word	0x00aa00a8
 8007860:	00ae00ac 	.word	0x00ae00ac
 8007864:	00b0012e 	.word	0x00b0012e
 8007868:	00b400b2 	.word	0x00b400b2
 800786c:	00b800b6 	.word	0x00b800b6
 8007870:	00c000be 	.word	0x00c000be
 8007874:	00c800c6 	.word	0x00c800c6
 8007878:	00cc00ca 	.word	0x00cc00ca
 800787c:	00d200ce 	.word	0x00d200ce
 8007880:	00d800d6 	.word	0x00d800d6
 8007884:	00dc00da 	.word	0x00dc00da
 8007888:	00e000de 	.word	0x00e000de
 800788c:	00e400e2 	.word	0x00e400e2
 8007890:	012e012e 	.word	0x012e012e
 8007894:	012e012e 	.word	0x012e012e
 8007898:	012e012e 	.word	0x012e012e
 800789c:	012e012e 	.word	0x012e012e
 80078a0:	00ec00e8 	.word	0x00ec00e8
 80078a4:	012e012e 	.word	0x012e012e
 80078a8:	012e012e 	.word	0x012e012e
 80078ac:	012e012e 	.word	0x012e012e
 80078b0:	012e012e 	.word	0x012e012e
 80078b4:	012e012e 	.word	0x012e012e
 80078b8:	012e012e 	.word	0x012e012e
 80078bc:	00ee012e 	.word	0x00ee012e
 80078c0:	00f00108 	.word	0x00f00108
 80078c4:	012e00f2 	.word	0x012e00f2
 80078c8:	012e012e 	.word	0x012e012e
 80078cc:	012e00f4 	.word	0x012e00f4
 80078d0:	012e012e 	.word	0x012e012e
 80078d4:	012e00f6 	.word	0x012e00f6
 80078d8:	00fa012e 	.word	0x00fa012e
 80078dc:	012e012e 	.word	0x012e012e
 80078e0:	012e00fc 	.word	0x012e00fc
 80078e4:	012e012e 	.word	0x012e012e
 80078e8:	012e012e 	.word	0x012e012e
 80078ec:	012e012e 	.word	0x012e012e
 80078f0:	012e012e 	.word	0x012e012e
 80078f4:	00fe012e 	.word	0x00fe012e
 80078f8:	0100012e 	.word	0x0100012e
 80078fc:	01040102 	.word	0x01040102
 8007900:	012e012e 	.word	0x012e012e
 8007904:	012e0126 	.word	0x012e0126
 8007908:	012e012e 	.word	0x012e012e
 800790c:	012e012e 	.word	0x012e012e
 8007910:	012e012e 	.word	0x012e012e
 8007914:	0114012e 	.word	0x0114012e
 8007918:	010a0106 	.word	0x010a0106
 800791c:	010e010c 	.word	0x010e010c
 8007920:	012e0110 	.word	0x012e0110
 8007924:	01160112 	.word	0x01160112
 8007928:	00ea011a 	.word	0x00ea011a
 800792c:	012c00c2 	.word	0x012c00c2
 8007930:	00d000ba 	.word	0x00d000ba
 8007934:	00a000bc 	.word	0x00a000bc
 8007938:	012a00a6 	.word	0x012a00a6
 800793c:	012e00f8 	.word	0x012e00f8
 8007940:	00c40118 	.word	0x00c40118
 8007944:	011c011e 	.word	0x011c011e
 8007948:	012e012e 	.word	0x012e012e
 800794c:	012e012e 	.word	0x012e012e
 8007950:	00d4012e 	.word	0x00d4012e
 8007954:	012e012e 	.word	0x012e012e
 8007958:	00e6012e 	.word	0x00e6012e
 800795c:	01200128 	.word	0x01200128
 8007960:	01240122 	.word	0x01240122
 8007964:	4b55      	ldr	r3, [pc, #340]	; (8007abc <_strerror_r+0x288>)
 8007966:	4618      	mov	r0, r3
 8007968:	bd10      	pop	{r4, pc}
 800796a:	4b55      	ldr	r3, [pc, #340]	; (8007ac0 <_strerror_r+0x28c>)
 800796c:	e7fb      	b.n	8007966 <_strerror_r+0x132>
 800796e:	4b55      	ldr	r3, [pc, #340]	; (8007ac4 <_strerror_r+0x290>)
 8007970:	e7f9      	b.n	8007966 <_strerror_r+0x132>
 8007972:	4b55      	ldr	r3, [pc, #340]	; (8007ac8 <_strerror_r+0x294>)
 8007974:	e7f7      	b.n	8007966 <_strerror_r+0x132>
 8007976:	4b55      	ldr	r3, [pc, #340]	; (8007acc <_strerror_r+0x298>)
 8007978:	e7f5      	b.n	8007966 <_strerror_r+0x132>
 800797a:	4b55      	ldr	r3, [pc, #340]	; (8007ad0 <_strerror_r+0x29c>)
 800797c:	e7f3      	b.n	8007966 <_strerror_r+0x132>
 800797e:	4b55      	ldr	r3, [pc, #340]	; (8007ad4 <_strerror_r+0x2a0>)
 8007980:	e7f1      	b.n	8007966 <_strerror_r+0x132>
 8007982:	4b55      	ldr	r3, [pc, #340]	; (8007ad8 <_strerror_r+0x2a4>)
 8007984:	e7ef      	b.n	8007966 <_strerror_r+0x132>
 8007986:	4b55      	ldr	r3, [pc, #340]	; (8007adc <_strerror_r+0x2a8>)
 8007988:	e7ed      	b.n	8007966 <_strerror_r+0x132>
 800798a:	4b55      	ldr	r3, [pc, #340]	; (8007ae0 <_strerror_r+0x2ac>)
 800798c:	e7eb      	b.n	8007966 <_strerror_r+0x132>
 800798e:	4b55      	ldr	r3, [pc, #340]	; (8007ae4 <_strerror_r+0x2b0>)
 8007990:	e7e9      	b.n	8007966 <_strerror_r+0x132>
 8007992:	4b55      	ldr	r3, [pc, #340]	; (8007ae8 <_strerror_r+0x2b4>)
 8007994:	e7e7      	b.n	8007966 <_strerror_r+0x132>
 8007996:	4b55      	ldr	r3, [pc, #340]	; (8007aec <_strerror_r+0x2b8>)
 8007998:	e7e5      	b.n	8007966 <_strerror_r+0x132>
 800799a:	4b55      	ldr	r3, [pc, #340]	; (8007af0 <_strerror_r+0x2bc>)
 800799c:	e7e3      	b.n	8007966 <_strerror_r+0x132>
 800799e:	4b55      	ldr	r3, [pc, #340]	; (8007af4 <_strerror_r+0x2c0>)
 80079a0:	e7e1      	b.n	8007966 <_strerror_r+0x132>
 80079a2:	4b55      	ldr	r3, [pc, #340]	; (8007af8 <_strerror_r+0x2c4>)
 80079a4:	e7df      	b.n	8007966 <_strerror_r+0x132>
 80079a6:	4b55      	ldr	r3, [pc, #340]	; (8007afc <_strerror_r+0x2c8>)
 80079a8:	e7dd      	b.n	8007966 <_strerror_r+0x132>
 80079aa:	4b55      	ldr	r3, [pc, #340]	; (8007b00 <_strerror_r+0x2cc>)
 80079ac:	e7db      	b.n	8007966 <_strerror_r+0x132>
 80079ae:	4b55      	ldr	r3, [pc, #340]	; (8007b04 <_strerror_r+0x2d0>)
 80079b0:	e7d9      	b.n	8007966 <_strerror_r+0x132>
 80079b2:	4b55      	ldr	r3, [pc, #340]	; (8007b08 <_strerror_r+0x2d4>)
 80079b4:	e7d7      	b.n	8007966 <_strerror_r+0x132>
 80079b6:	4b55      	ldr	r3, [pc, #340]	; (8007b0c <_strerror_r+0x2d8>)
 80079b8:	e7d5      	b.n	8007966 <_strerror_r+0x132>
 80079ba:	4b55      	ldr	r3, [pc, #340]	; (8007b10 <_strerror_r+0x2dc>)
 80079bc:	e7d3      	b.n	8007966 <_strerror_r+0x132>
 80079be:	4b55      	ldr	r3, [pc, #340]	; (8007b14 <_strerror_r+0x2e0>)
 80079c0:	e7d1      	b.n	8007966 <_strerror_r+0x132>
 80079c2:	4b55      	ldr	r3, [pc, #340]	; (8007b18 <_strerror_r+0x2e4>)
 80079c4:	e7cf      	b.n	8007966 <_strerror_r+0x132>
 80079c6:	4b55      	ldr	r3, [pc, #340]	; (8007b1c <_strerror_r+0x2e8>)
 80079c8:	e7cd      	b.n	8007966 <_strerror_r+0x132>
 80079ca:	4b55      	ldr	r3, [pc, #340]	; (8007b20 <_strerror_r+0x2ec>)
 80079cc:	e7cb      	b.n	8007966 <_strerror_r+0x132>
 80079ce:	4b55      	ldr	r3, [pc, #340]	; (8007b24 <_strerror_r+0x2f0>)
 80079d0:	e7c9      	b.n	8007966 <_strerror_r+0x132>
 80079d2:	4b55      	ldr	r3, [pc, #340]	; (8007b28 <_strerror_r+0x2f4>)
 80079d4:	e7c7      	b.n	8007966 <_strerror_r+0x132>
 80079d6:	4b55      	ldr	r3, [pc, #340]	; (8007b2c <_strerror_r+0x2f8>)
 80079d8:	e7c5      	b.n	8007966 <_strerror_r+0x132>
 80079da:	4b55      	ldr	r3, [pc, #340]	; (8007b30 <_strerror_r+0x2fc>)
 80079dc:	e7c3      	b.n	8007966 <_strerror_r+0x132>
 80079de:	4b55      	ldr	r3, [pc, #340]	; (8007b34 <_strerror_r+0x300>)
 80079e0:	e7c1      	b.n	8007966 <_strerror_r+0x132>
 80079e2:	4b55      	ldr	r3, [pc, #340]	; (8007b38 <_strerror_r+0x304>)
 80079e4:	e7bf      	b.n	8007966 <_strerror_r+0x132>
 80079e6:	4b55      	ldr	r3, [pc, #340]	; (8007b3c <_strerror_r+0x308>)
 80079e8:	e7bd      	b.n	8007966 <_strerror_r+0x132>
 80079ea:	4b55      	ldr	r3, [pc, #340]	; (8007b40 <_strerror_r+0x30c>)
 80079ec:	e7bb      	b.n	8007966 <_strerror_r+0x132>
 80079ee:	4b55      	ldr	r3, [pc, #340]	; (8007b44 <_strerror_r+0x310>)
 80079f0:	e7b9      	b.n	8007966 <_strerror_r+0x132>
 80079f2:	4b55      	ldr	r3, [pc, #340]	; (8007b48 <_strerror_r+0x314>)
 80079f4:	e7b7      	b.n	8007966 <_strerror_r+0x132>
 80079f6:	4b55      	ldr	r3, [pc, #340]	; (8007b4c <_strerror_r+0x318>)
 80079f8:	e7b5      	b.n	8007966 <_strerror_r+0x132>
 80079fa:	4b55      	ldr	r3, [pc, #340]	; (8007b50 <_strerror_r+0x31c>)
 80079fc:	e7b3      	b.n	8007966 <_strerror_r+0x132>
 80079fe:	4b55      	ldr	r3, [pc, #340]	; (8007b54 <_strerror_r+0x320>)
 8007a00:	e7b1      	b.n	8007966 <_strerror_r+0x132>
 8007a02:	4b55      	ldr	r3, [pc, #340]	; (8007b58 <_strerror_r+0x324>)
 8007a04:	e7af      	b.n	8007966 <_strerror_r+0x132>
 8007a06:	4b55      	ldr	r3, [pc, #340]	; (8007b5c <_strerror_r+0x328>)
 8007a08:	e7ad      	b.n	8007966 <_strerror_r+0x132>
 8007a0a:	4b55      	ldr	r3, [pc, #340]	; (8007b60 <_strerror_r+0x32c>)
 8007a0c:	e7ab      	b.n	8007966 <_strerror_r+0x132>
 8007a0e:	4b55      	ldr	r3, [pc, #340]	; (8007b64 <_strerror_r+0x330>)
 8007a10:	e7a9      	b.n	8007966 <_strerror_r+0x132>
 8007a12:	4b55      	ldr	r3, [pc, #340]	; (8007b68 <_strerror_r+0x334>)
 8007a14:	e7a7      	b.n	8007966 <_strerror_r+0x132>
 8007a16:	4b55      	ldr	r3, [pc, #340]	; (8007b6c <_strerror_r+0x338>)
 8007a18:	e7a5      	b.n	8007966 <_strerror_r+0x132>
 8007a1a:	4b55      	ldr	r3, [pc, #340]	; (8007b70 <_strerror_r+0x33c>)
 8007a1c:	e7a3      	b.n	8007966 <_strerror_r+0x132>
 8007a1e:	4b55      	ldr	r3, [pc, #340]	; (8007b74 <_strerror_r+0x340>)
 8007a20:	e7a1      	b.n	8007966 <_strerror_r+0x132>
 8007a22:	4b55      	ldr	r3, [pc, #340]	; (8007b78 <_strerror_r+0x344>)
 8007a24:	e79f      	b.n	8007966 <_strerror_r+0x132>
 8007a26:	4b55      	ldr	r3, [pc, #340]	; (8007b7c <_strerror_r+0x348>)
 8007a28:	e79d      	b.n	8007966 <_strerror_r+0x132>
 8007a2a:	4b55      	ldr	r3, [pc, #340]	; (8007b80 <_strerror_r+0x34c>)
 8007a2c:	e79b      	b.n	8007966 <_strerror_r+0x132>
 8007a2e:	4b55      	ldr	r3, [pc, #340]	; (8007b84 <_strerror_r+0x350>)
 8007a30:	e799      	b.n	8007966 <_strerror_r+0x132>
 8007a32:	4b55      	ldr	r3, [pc, #340]	; (8007b88 <_strerror_r+0x354>)
 8007a34:	e797      	b.n	8007966 <_strerror_r+0x132>
 8007a36:	4b55      	ldr	r3, [pc, #340]	; (8007b8c <_strerror_r+0x358>)
 8007a38:	e795      	b.n	8007966 <_strerror_r+0x132>
 8007a3a:	4b55      	ldr	r3, [pc, #340]	; (8007b90 <_strerror_r+0x35c>)
 8007a3c:	e793      	b.n	8007966 <_strerror_r+0x132>
 8007a3e:	4b55      	ldr	r3, [pc, #340]	; (8007b94 <_strerror_r+0x360>)
 8007a40:	e791      	b.n	8007966 <_strerror_r+0x132>
 8007a42:	4b55      	ldr	r3, [pc, #340]	; (8007b98 <_strerror_r+0x364>)
 8007a44:	e78f      	b.n	8007966 <_strerror_r+0x132>
 8007a46:	4b55      	ldr	r3, [pc, #340]	; (8007b9c <_strerror_r+0x368>)
 8007a48:	e78d      	b.n	8007966 <_strerror_r+0x132>
 8007a4a:	4b55      	ldr	r3, [pc, #340]	; (8007ba0 <_strerror_r+0x36c>)
 8007a4c:	e78b      	b.n	8007966 <_strerror_r+0x132>
 8007a4e:	4b55      	ldr	r3, [pc, #340]	; (8007ba4 <_strerror_r+0x370>)
 8007a50:	e789      	b.n	8007966 <_strerror_r+0x132>
 8007a52:	4b55      	ldr	r3, [pc, #340]	; (8007ba8 <_strerror_r+0x374>)
 8007a54:	e787      	b.n	8007966 <_strerror_r+0x132>
 8007a56:	4b55      	ldr	r3, [pc, #340]	; (8007bac <_strerror_r+0x378>)
 8007a58:	e785      	b.n	8007966 <_strerror_r+0x132>
 8007a5a:	4b55      	ldr	r3, [pc, #340]	; (8007bb0 <_strerror_r+0x37c>)
 8007a5c:	e783      	b.n	8007966 <_strerror_r+0x132>
 8007a5e:	4b55      	ldr	r3, [pc, #340]	; (8007bb4 <_strerror_r+0x380>)
 8007a60:	e781      	b.n	8007966 <_strerror_r+0x132>
 8007a62:	4b55      	ldr	r3, [pc, #340]	; (8007bb8 <_strerror_r+0x384>)
 8007a64:	e77f      	b.n	8007966 <_strerror_r+0x132>
 8007a66:	4b55      	ldr	r3, [pc, #340]	; (8007bbc <_strerror_r+0x388>)
 8007a68:	e77d      	b.n	8007966 <_strerror_r+0x132>
 8007a6a:	4b55      	ldr	r3, [pc, #340]	; (8007bc0 <_strerror_r+0x38c>)
 8007a6c:	e77b      	b.n	8007966 <_strerror_r+0x132>
 8007a6e:	4b55      	ldr	r3, [pc, #340]	; (8007bc4 <_strerror_r+0x390>)
 8007a70:	e779      	b.n	8007966 <_strerror_r+0x132>
 8007a72:	4b55      	ldr	r3, [pc, #340]	; (8007bc8 <_strerror_r+0x394>)
 8007a74:	e777      	b.n	8007966 <_strerror_r+0x132>
 8007a76:	4b55      	ldr	r3, [pc, #340]	; (8007bcc <_strerror_r+0x398>)
 8007a78:	e775      	b.n	8007966 <_strerror_r+0x132>
 8007a7a:	4b55      	ldr	r3, [pc, #340]	; (8007bd0 <_strerror_r+0x39c>)
 8007a7c:	e773      	b.n	8007966 <_strerror_r+0x132>
 8007a7e:	4b55      	ldr	r3, [pc, #340]	; (8007bd4 <_strerror_r+0x3a0>)
 8007a80:	e771      	b.n	8007966 <_strerror_r+0x132>
 8007a82:	4b55      	ldr	r3, [pc, #340]	; (8007bd8 <_strerror_r+0x3a4>)
 8007a84:	e76f      	b.n	8007966 <_strerror_r+0x132>
 8007a86:	4b55      	ldr	r3, [pc, #340]	; (8007bdc <_strerror_r+0x3a8>)
 8007a88:	e76d      	b.n	8007966 <_strerror_r+0x132>
 8007a8a:	4b55      	ldr	r3, [pc, #340]	; (8007be0 <_strerror_r+0x3ac>)
 8007a8c:	e76b      	b.n	8007966 <_strerror_r+0x132>
 8007a8e:	4b55      	ldr	r3, [pc, #340]	; (8007be4 <_strerror_r+0x3b0>)
 8007a90:	e769      	b.n	8007966 <_strerror_r+0x132>
 8007a92:	4b55      	ldr	r3, [pc, #340]	; (8007be8 <_strerror_r+0x3b4>)
 8007a94:	e767      	b.n	8007966 <_strerror_r+0x132>
 8007a96:	4b55      	ldr	r3, [pc, #340]	; (8007bec <_strerror_r+0x3b8>)
 8007a98:	e765      	b.n	8007966 <_strerror_r+0x132>
 8007a9a:	4b55      	ldr	r3, [pc, #340]	; (8007bf0 <_strerror_r+0x3bc>)
 8007a9c:	e763      	b.n	8007966 <_strerror_r+0x132>
 8007a9e:	4b55      	ldr	r3, [pc, #340]	; (8007bf4 <_strerror_r+0x3c0>)
 8007aa0:	e761      	b.n	8007966 <_strerror_r+0x132>
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	bf14      	ite	ne
 8007aa6:	461a      	movne	r2, r3
 8007aa8:	4622      	moveq	r2, r4
 8007aaa:	f000 f8a9 	bl	8007c00 <_user_strerror>
 8007aae:	4b52      	ldr	r3, [pc, #328]	; (8007bf8 <_strerror_r+0x3c4>)
 8007ab0:	2800      	cmp	r0, #0
 8007ab2:	bf18      	it	ne
 8007ab4:	4603      	movne	r3, r0
 8007ab6:	e756      	b.n	8007966 <_strerror_r+0x132>
 8007ab8:	4b50      	ldr	r3, [pc, #320]	; (8007bfc <_strerror_r+0x3c8>)
 8007aba:	e754      	b.n	8007966 <_strerror_r+0x132>
 8007abc:	08009fd4 	.word	0x08009fd4
 8007ac0:	08009fde 	.word	0x08009fde
 8007ac4:	08009ff8 	.word	0x08009ff8
 8007ac8:	0800a008 	.word	0x0800a008
 8007acc:	0800a020 	.word	0x0800a020
 8007ad0:	0800a02a 	.word	0x0800a02a
 8007ad4:	0800a044 	.word	0x0800a044
 8007ad8:	0800a056 	.word	0x0800a056
 8007adc:	0800a068 	.word	0x0800a068
 8007ae0:	0800a081 	.word	0x0800a081
 8007ae4:	0800a091 	.word	0x0800a091
 8007ae8:	0800a09d 	.word	0x0800a09d
 8007aec:	0800a0ba 	.word	0x0800a0ba
 8007af0:	0800a0cc 	.word	0x0800a0cc
 8007af4:	0800a0dd 	.word	0x0800a0dd
 8007af8:	0800a0ef 	.word	0x0800a0ef
 8007afc:	0800a0fb 	.word	0x0800a0fb
 8007b00:	0800a113 	.word	0x0800a113
 8007b04:	0800a11f 	.word	0x0800a11f
 8007b08:	0800a131 	.word	0x0800a131
 8007b0c:	0800a140 	.word	0x0800a140
 8007b10:	0800a150 	.word	0x0800a150
 8007b14:	0800a15d 	.word	0x0800a15d
 8007b18:	0800a17c 	.word	0x0800a17c
 8007b1c:	0800a18b 	.word	0x0800a18b
 8007b20:	0800a19c 	.word	0x0800a19c
 8007b24:	0800a1c0 	.word	0x0800a1c0
 8007b28:	0800a1de 	.word	0x0800a1de
 8007b2c:	0800a1fc 	.word	0x0800a1fc
 8007b30:	0800a21c 	.word	0x0800a21c
 8007b34:	0800a233 	.word	0x0800a233
 8007b38:	0800a242 	.word	0x0800a242
 8007b3c:	0800a251 	.word	0x0800a251
 8007b40:	0800a265 	.word	0x0800a265
 8007b44:	0800a27d 	.word	0x0800a27d
 8007b48:	0800a28b 	.word	0x0800a28b
 8007b4c:	0800a298 	.word	0x0800a298
 8007b50:	0800a2ae 	.word	0x0800a2ae
 8007b54:	0800a2bd 	.word	0x0800a2bd
 8007b58:	0800a2c9 	.word	0x0800a2c9
 8007b5c:	0800a2f8 	.word	0x0800a2f8
 8007b60:	0800a309 	.word	0x0800a309
 8007b64:	0800a324 	.word	0x0800a324
 8007b68:	0800a337 	.word	0x0800a337
 8007b6c:	0800a34d 	.word	0x0800a34d
 8007b70:	0800a356 	.word	0x0800a356
 8007b74:	0800a36d 	.word	0x0800a36d
 8007b78:	0800a375 	.word	0x0800a375
 8007b7c:	0800a382 	.word	0x0800a382
 8007b80:	0800a397 	.word	0x0800a397
 8007b84:	0800a3ab 	.word	0x0800a3ab
 8007b88:	0800a3c3 	.word	0x0800a3c3
 8007b8c:	0800a3d2 	.word	0x0800a3d2
 8007b90:	0800a3e3 	.word	0x0800a3e3
 8007b94:	0800a3f6 	.word	0x0800a3f6
 8007b98:	0800a402 	.word	0x0800a402
 8007b9c:	0800a41b 	.word	0x0800a41b
 8007ba0:	0800a42f 	.word	0x0800a42f
 8007ba4:	0800a44a 	.word	0x0800a44a
 8007ba8:	0800a462 	.word	0x0800a462
 8007bac:	0800a47c 	.word	0x0800a47c
 8007bb0:	0800a484 	.word	0x0800a484
 8007bb4:	0800a4b4 	.word	0x0800a4b4
 8007bb8:	0800a4d3 	.word	0x0800a4d3
 8007bbc:	0800a4f2 	.word	0x0800a4f2
 8007bc0:	0800a509 	.word	0x0800a509
 8007bc4:	0800a51c 	.word	0x0800a51c
 8007bc8:	0800a535 	.word	0x0800a535
 8007bcc:	0800a54c 	.word	0x0800a54c
 8007bd0:	0800a562 	.word	0x0800a562
 8007bd4:	0800a583 	.word	0x0800a583
 8007bd8:	0800a59b 	.word	0x0800a59b
 8007bdc:	0800a5b7 	.word	0x0800a5b7
 8007be0:	0800a5ca 	.word	0x0800a5ca
 8007be4:	0800a5e0 	.word	0x0800a5e0
 8007be8:	0800a5f4 	.word	0x0800a5f4
 8007bec:	0800a616 	.word	0x0800a616
 8007bf0:	0800a63c 	.word	0x0800a63c
 8007bf4:	0800a64d 	.word	0x0800a64d
 8007bf8:	0800a900 	.word	0x0800a900
 8007bfc:	0800a662 	.word	0x0800a662

08007c00 <_user_strerror>:
 8007c00:	2000      	movs	r0, #0
 8007c02:	4770      	bx	lr

08007c04 <_vsiprintf_r>:
 8007c04:	b500      	push	{lr}
 8007c06:	b09b      	sub	sp, #108	; 0x6c
 8007c08:	9100      	str	r1, [sp, #0]
 8007c0a:	9104      	str	r1, [sp, #16]
 8007c0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007c10:	9105      	str	r1, [sp, #20]
 8007c12:	9102      	str	r1, [sp, #8]
 8007c14:	4905      	ldr	r1, [pc, #20]	; (8007c2c <_vsiprintf_r+0x28>)
 8007c16:	9103      	str	r1, [sp, #12]
 8007c18:	4669      	mov	r1, sp
 8007c1a:	f001 fcad 	bl	8009578 <_svfiprintf_r>
 8007c1e:	9b00      	ldr	r3, [sp, #0]
 8007c20:	2200      	movs	r2, #0
 8007c22:	701a      	strb	r2, [r3, #0]
 8007c24:	b01b      	add	sp, #108	; 0x6c
 8007c26:	f85d fb04 	ldr.w	pc, [sp], #4
 8007c2a:	bf00      	nop
 8007c2c:	ffff0208 	.word	0xffff0208

08007c30 <vsiprintf>:
 8007c30:	4613      	mov	r3, r2
 8007c32:	460a      	mov	r2, r1
 8007c34:	4601      	mov	r1, r0
 8007c36:	4802      	ldr	r0, [pc, #8]	; (8007c40 <vsiprintf+0x10>)
 8007c38:	6800      	ldr	r0, [r0, #0]
 8007c3a:	f7ff bfe3 	b.w	8007c04 <_vsiprintf_r>
 8007c3e:	bf00      	nop
 8007c40:	2000003c 	.word	0x2000003c

08007c44 <_write_r>:
 8007c44:	b538      	push	{r3, r4, r5, lr}
 8007c46:	4d07      	ldr	r5, [pc, #28]	; (8007c64 <_write_r+0x20>)
 8007c48:	4604      	mov	r4, r0
 8007c4a:	4608      	mov	r0, r1
 8007c4c:	4611      	mov	r1, r2
 8007c4e:	2200      	movs	r2, #0
 8007c50:	602a      	str	r2, [r5, #0]
 8007c52:	461a      	mov	r2, r3
 8007c54:	f7f9 fde9 	bl	800182a <_write>
 8007c58:	1c43      	adds	r3, r0, #1
 8007c5a:	d102      	bne.n	8007c62 <_write_r+0x1e>
 8007c5c:	682b      	ldr	r3, [r5, #0]
 8007c5e:	b103      	cbz	r3, 8007c62 <_write_r+0x1e>
 8007c60:	6023      	str	r3, [r4, #0]
 8007c62:	bd38      	pop	{r3, r4, r5, pc}
 8007c64:	20000488 	.word	0x20000488

08007c68 <quorem>:
 8007c68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c6c:	6903      	ldr	r3, [r0, #16]
 8007c6e:	690c      	ldr	r4, [r1, #16]
 8007c70:	42a3      	cmp	r3, r4
 8007c72:	4607      	mov	r7, r0
 8007c74:	f2c0 8081 	blt.w	8007d7a <quorem+0x112>
 8007c78:	3c01      	subs	r4, #1
 8007c7a:	f101 0814 	add.w	r8, r1, #20
 8007c7e:	f100 0514 	add.w	r5, r0, #20
 8007c82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c86:	9301      	str	r3, [sp, #4]
 8007c88:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007c8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c90:	3301      	adds	r3, #1
 8007c92:	429a      	cmp	r2, r3
 8007c94:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007c98:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007c9c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007ca0:	d331      	bcc.n	8007d06 <quorem+0x9e>
 8007ca2:	f04f 0e00 	mov.w	lr, #0
 8007ca6:	4640      	mov	r0, r8
 8007ca8:	46ac      	mov	ip, r5
 8007caa:	46f2      	mov	sl, lr
 8007cac:	f850 2b04 	ldr.w	r2, [r0], #4
 8007cb0:	b293      	uxth	r3, r2
 8007cb2:	fb06 e303 	mla	r3, r6, r3, lr
 8007cb6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	ebaa 0303 	sub.w	r3, sl, r3
 8007cc0:	f8dc a000 	ldr.w	sl, [ip]
 8007cc4:	0c12      	lsrs	r2, r2, #16
 8007cc6:	fa13 f38a 	uxtah	r3, r3, sl
 8007cca:	fb06 e202 	mla	r2, r6, r2, lr
 8007cce:	9300      	str	r3, [sp, #0]
 8007cd0:	9b00      	ldr	r3, [sp, #0]
 8007cd2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007cd6:	b292      	uxth	r2, r2
 8007cd8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007cdc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ce0:	f8bd 3000 	ldrh.w	r3, [sp]
 8007ce4:	4581      	cmp	r9, r0
 8007ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cea:	f84c 3b04 	str.w	r3, [ip], #4
 8007cee:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007cf2:	d2db      	bcs.n	8007cac <quorem+0x44>
 8007cf4:	f855 300b 	ldr.w	r3, [r5, fp]
 8007cf8:	b92b      	cbnz	r3, 8007d06 <quorem+0x9e>
 8007cfa:	9b01      	ldr	r3, [sp, #4]
 8007cfc:	3b04      	subs	r3, #4
 8007cfe:	429d      	cmp	r5, r3
 8007d00:	461a      	mov	r2, r3
 8007d02:	d32e      	bcc.n	8007d62 <quorem+0xfa>
 8007d04:	613c      	str	r4, [r7, #16]
 8007d06:	4638      	mov	r0, r7
 8007d08:	f001 fac2 	bl	8009290 <__mcmp>
 8007d0c:	2800      	cmp	r0, #0
 8007d0e:	db24      	blt.n	8007d5a <quorem+0xf2>
 8007d10:	3601      	adds	r6, #1
 8007d12:	4628      	mov	r0, r5
 8007d14:	f04f 0c00 	mov.w	ip, #0
 8007d18:	f858 2b04 	ldr.w	r2, [r8], #4
 8007d1c:	f8d0 e000 	ldr.w	lr, [r0]
 8007d20:	b293      	uxth	r3, r2
 8007d22:	ebac 0303 	sub.w	r3, ip, r3
 8007d26:	0c12      	lsrs	r2, r2, #16
 8007d28:	fa13 f38e 	uxtah	r3, r3, lr
 8007d2c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007d30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007d34:	b29b      	uxth	r3, r3
 8007d36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d3a:	45c1      	cmp	r9, r8
 8007d3c:	f840 3b04 	str.w	r3, [r0], #4
 8007d40:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007d44:	d2e8      	bcs.n	8007d18 <quorem+0xb0>
 8007d46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d4e:	b922      	cbnz	r2, 8007d5a <quorem+0xf2>
 8007d50:	3b04      	subs	r3, #4
 8007d52:	429d      	cmp	r5, r3
 8007d54:	461a      	mov	r2, r3
 8007d56:	d30a      	bcc.n	8007d6e <quorem+0x106>
 8007d58:	613c      	str	r4, [r7, #16]
 8007d5a:	4630      	mov	r0, r6
 8007d5c:	b003      	add	sp, #12
 8007d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d62:	6812      	ldr	r2, [r2, #0]
 8007d64:	3b04      	subs	r3, #4
 8007d66:	2a00      	cmp	r2, #0
 8007d68:	d1cc      	bne.n	8007d04 <quorem+0x9c>
 8007d6a:	3c01      	subs	r4, #1
 8007d6c:	e7c7      	b.n	8007cfe <quorem+0x96>
 8007d6e:	6812      	ldr	r2, [r2, #0]
 8007d70:	3b04      	subs	r3, #4
 8007d72:	2a00      	cmp	r2, #0
 8007d74:	d1f0      	bne.n	8007d58 <quorem+0xf0>
 8007d76:	3c01      	subs	r4, #1
 8007d78:	e7eb      	b.n	8007d52 <quorem+0xea>
 8007d7a:	2000      	movs	r0, #0
 8007d7c:	e7ee      	b.n	8007d5c <quorem+0xf4>
	...

08007d80 <_dtoa_r>:
 8007d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d84:	ed2d 8b04 	vpush	{d8-d9}
 8007d88:	ec57 6b10 	vmov	r6, r7, d0
 8007d8c:	b093      	sub	sp, #76	; 0x4c
 8007d8e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007d90:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007d94:	9106      	str	r1, [sp, #24]
 8007d96:	ee10 aa10 	vmov	sl, s0
 8007d9a:	4604      	mov	r4, r0
 8007d9c:	9209      	str	r2, [sp, #36]	; 0x24
 8007d9e:	930c      	str	r3, [sp, #48]	; 0x30
 8007da0:	46bb      	mov	fp, r7
 8007da2:	b975      	cbnz	r5, 8007dc2 <_dtoa_r+0x42>
 8007da4:	2010      	movs	r0, #16
 8007da6:	f7fe fef5 	bl	8006b94 <malloc>
 8007daa:	4602      	mov	r2, r0
 8007dac:	6260      	str	r0, [r4, #36]	; 0x24
 8007dae:	b920      	cbnz	r0, 8007dba <_dtoa_r+0x3a>
 8007db0:	4ba7      	ldr	r3, [pc, #668]	; (8008050 <_dtoa_r+0x2d0>)
 8007db2:	21ea      	movs	r1, #234	; 0xea
 8007db4:	48a7      	ldr	r0, [pc, #668]	; (8008054 <_dtoa_r+0x2d4>)
 8007db6:	f001 fd23 	bl	8009800 <__assert_func>
 8007dba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007dbe:	6005      	str	r5, [r0, #0]
 8007dc0:	60c5      	str	r5, [r0, #12]
 8007dc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007dc4:	6819      	ldr	r1, [r3, #0]
 8007dc6:	b151      	cbz	r1, 8007dde <_dtoa_r+0x5e>
 8007dc8:	685a      	ldr	r2, [r3, #4]
 8007dca:	604a      	str	r2, [r1, #4]
 8007dcc:	2301      	movs	r3, #1
 8007dce:	4093      	lsls	r3, r2
 8007dd0:	608b      	str	r3, [r1, #8]
 8007dd2:	4620      	mov	r0, r4
 8007dd4:	f001 f81a 	bl	8008e0c <_Bfree>
 8007dd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007dda:	2200      	movs	r2, #0
 8007ddc:	601a      	str	r2, [r3, #0]
 8007dde:	1e3b      	subs	r3, r7, #0
 8007de0:	bfaa      	itet	ge
 8007de2:	2300      	movge	r3, #0
 8007de4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007de8:	f8c8 3000 	strge.w	r3, [r8]
 8007dec:	4b9a      	ldr	r3, [pc, #616]	; (8008058 <_dtoa_r+0x2d8>)
 8007dee:	bfbc      	itt	lt
 8007df0:	2201      	movlt	r2, #1
 8007df2:	f8c8 2000 	strlt.w	r2, [r8]
 8007df6:	ea33 030b 	bics.w	r3, r3, fp
 8007dfa:	d11b      	bne.n	8007e34 <_dtoa_r+0xb4>
 8007dfc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007dfe:	f242 730f 	movw	r3, #9999	; 0x270f
 8007e02:	6013      	str	r3, [r2, #0]
 8007e04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e08:	4333      	orrs	r3, r6
 8007e0a:	f000 8592 	beq.w	8008932 <_dtoa_r+0xbb2>
 8007e0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e10:	b963      	cbnz	r3, 8007e2c <_dtoa_r+0xac>
 8007e12:	4b92      	ldr	r3, [pc, #584]	; (800805c <_dtoa_r+0x2dc>)
 8007e14:	e022      	b.n	8007e5c <_dtoa_r+0xdc>
 8007e16:	4b92      	ldr	r3, [pc, #584]	; (8008060 <_dtoa_r+0x2e0>)
 8007e18:	9301      	str	r3, [sp, #4]
 8007e1a:	3308      	adds	r3, #8
 8007e1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007e1e:	6013      	str	r3, [r2, #0]
 8007e20:	9801      	ldr	r0, [sp, #4]
 8007e22:	b013      	add	sp, #76	; 0x4c
 8007e24:	ecbd 8b04 	vpop	{d8-d9}
 8007e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e2c:	4b8b      	ldr	r3, [pc, #556]	; (800805c <_dtoa_r+0x2dc>)
 8007e2e:	9301      	str	r3, [sp, #4]
 8007e30:	3303      	adds	r3, #3
 8007e32:	e7f3      	b.n	8007e1c <_dtoa_r+0x9c>
 8007e34:	2200      	movs	r2, #0
 8007e36:	2300      	movs	r3, #0
 8007e38:	4650      	mov	r0, sl
 8007e3a:	4659      	mov	r1, fp
 8007e3c:	f7f8 fe44 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e40:	ec4b ab19 	vmov	d9, sl, fp
 8007e44:	4680      	mov	r8, r0
 8007e46:	b158      	cbz	r0, 8007e60 <_dtoa_r+0xe0>
 8007e48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	6013      	str	r3, [r2, #0]
 8007e4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	f000 856b 	beq.w	800892c <_dtoa_r+0xbac>
 8007e56:	4883      	ldr	r0, [pc, #524]	; (8008064 <_dtoa_r+0x2e4>)
 8007e58:	6018      	str	r0, [r3, #0]
 8007e5a:	1e43      	subs	r3, r0, #1
 8007e5c:	9301      	str	r3, [sp, #4]
 8007e5e:	e7df      	b.n	8007e20 <_dtoa_r+0xa0>
 8007e60:	ec4b ab10 	vmov	d0, sl, fp
 8007e64:	aa10      	add	r2, sp, #64	; 0x40
 8007e66:	a911      	add	r1, sp, #68	; 0x44
 8007e68:	4620      	mov	r0, r4
 8007e6a:	f001 fab7 	bl	80093dc <__d2b>
 8007e6e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007e72:	ee08 0a10 	vmov	s16, r0
 8007e76:	2d00      	cmp	r5, #0
 8007e78:	f000 8084 	beq.w	8007f84 <_dtoa_r+0x204>
 8007e7c:	ee19 3a90 	vmov	r3, s19
 8007e80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e84:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007e88:	4656      	mov	r6, sl
 8007e8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007e8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007e92:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007e96:	4b74      	ldr	r3, [pc, #464]	; (8008068 <_dtoa_r+0x2e8>)
 8007e98:	2200      	movs	r2, #0
 8007e9a:	4630      	mov	r0, r6
 8007e9c:	4639      	mov	r1, r7
 8007e9e:	f7f8 f9f3 	bl	8000288 <__aeabi_dsub>
 8007ea2:	a365      	add	r3, pc, #404	; (adr r3, 8008038 <_dtoa_r+0x2b8>)
 8007ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea8:	f7f8 fba6 	bl	80005f8 <__aeabi_dmul>
 8007eac:	a364      	add	r3, pc, #400	; (adr r3, 8008040 <_dtoa_r+0x2c0>)
 8007eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb2:	f7f8 f9eb 	bl	800028c <__adddf3>
 8007eb6:	4606      	mov	r6, r0
 8007eb8:	4628      	mov	r0, r5
 8007eba:	460f      	mov	r7, r1
 8007ebc:	f7f8 fb32 	bl	8000524 <__aeabi_i2d>
 8007ec0:	a361      	add	r3, pc, #388	; (adr r3, 8008048 <_dtoa_r+0x2c8>)
 8007ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec6:	f7f8 fb97 	bl	80005f8 <__aeabi_dmul>
 8007eca:	4602      	mov	r2, r0
 8007ecc:	460b      	mov	r3, r1
 8007ece:	4630      	mov	r0, r6
 8007ed0:	4639      	mov	r1, r7
 8007ed2:	f7f8 f9db 	bl	800028c <__adddf3>
 8007ed6:	4606      	mov	r6, r0
 8007ed8:	460f      	mov	r7, r1
 8007eda:	f7f8 fe3d 	bl	8000b58 <__aeabi_d2iz>
 8007ede:	2200      	movs	r2, #0
 8007ee0:	9000      	str	r0, [sp, #0]
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	4630      	mov	r0, r6
 8007ee6:	4639      	mov	r1, r7
 8007ee8:	f7f8 fdf8 	bl	8000adc <__aeabi_dcmplt>
 8007eec:	b150      	cbz	r0, 8007f04 <_dtoa_r+0x184>
 8007eee:	9800      	ldr	r0, [sp, #0]
 8007ef0:	f7f8 fb18 	bl	8000524 <__aeabi_i2d>
 8007ef4:	4632      	mov	r2, r6
 8007ef6:	463b      	mov	r3, r7
 8007ef8:	f7f8 fde6 	bl	8000ac8 <__aeabi_dcmpeq>
 8007efc:	b910      	cbnz	r0, 8007f04 <_dtoa_r+0x184>
 8007efe:	9b00      	ldr	r3, [sp, #0]
 8007f00:	3b01      	subs	r3, #1
 8007f02:	9300      	str	r3, [sp, #0]
 8007f04:	9b00      	ldr	r3, [sp, #0]
 8007f06:	2b16      	cmp	r3, #22
 8007f08:	d85a      	bhi.n	8007fc0 <_dtoa_r+0x240>
 8007f0a:	9a00      	ldr	r2, [sp, #0]
 8007f0c:	4b57      	ldr	r3, [pc, #348]	; (800806c <_dtoa_r+0x2ec>)
 8007f0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f16:	ec51 0b19 	vmov	r0, r1, d9
 8007f1a:	f7f8 fddf 	bl	8000adc <__aeabi_dcmplt>
 8007f1e:	2800      	cmp	r0, #0
 8007f20:	d050      	beq.n	8007fc4 <_dtoa_r+0x244>
 8007f22:	9b00      	ldr	r3, [sp, #0]
 8007f24:	3b01      	subs	r3, #1
 8007f26:	9300      	str	r3, [sp, #0]
 8007f28:	2300      	movs	r3, #0
 8007f2a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007f2e:	1b5d      	subs	r5, r3, r5
 8007f30:	1e6b      	subs	r3, r5, #1
 8007f32:	9305      	str	r3, [sp, #20]
 8007f34:	bf45      	ittet	mi
 8007f36:	f1c5 0301 	rsbmi	r3, r5, #1
 8007f3a:	9304      	strmi	r3, [sp, #16]
 8007f3c:	2300      	movpl	r3, #0
 8007f3e:	2300      	movmi	r3, #0
 8007f40:	bf4c      	ite	mi
 8007f42:	9305      	strmi	r3, [sp, #20]
 8007f44:	9304      	strpl	r3, [sp, #16]
 8007f46:	9b00      	ldr	r3, [sp, #0]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	db3d      	blt.n	8007fc8 <_dtoa_r+0x248>
 8007f4c:	9b05      	ldr	r3, [sp, #20]
 8007f4e:	9a00      	ldr	r2, [sp, #0]
 8007f50:	920a      	str	r2, [sp, #40]	; 0x28
 8007f52:	4413      	add	r3, r2
 8007f54:	9305      	str	r3, [sp, #20]
 8007f56:	2300      	movs	r3, #0
 8007f58:	9307      	str	r3, [sp, #28]
 8007f5a:	9b06      	ldr	r3, [sp, #24]
 8007f5c:	2b09      	cmp	r3, #9
 8007f5e:	f200 8089 	bhi.w	8008074 <_dtoa_r+0x2f4>
 8007f62:	2b05      	cmp	r3, #5
 8007f64:	bfc4      	itt	gt
 8007f66:	3b04      	subgt	r3, #4
 8007f68:	9306      	strgt	r3, [sp, #24]
 8007f6a:	9b06      	ldr	r3, [sp, #24]
 8007f6c:	f1a3 0302 	sub.w	r3, r3, #2
 8007f70:	bfcc      	ite	gt
 8007f72:	2500      	movgt	r5, #0
 8007f74:	2501      	movle	r5, #1
 8007f76:	2b03      	cmp	r3, #3
 8007f78:	f200 8087 	bhi.w	800808a <_dtoa_r+0x30a>
 8007f7c:	e8df f003 	tbb	[pc, r3]
 8007f80:	59383a2d 	.word	0x59383a2d
 8007f84:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007f88:	441d      	add	r5, r3
 8007f8a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007f8e:	2b20      	cmp	r3, #32
 8007f90:	bfc1      	itttt	gt
 8007f92:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007f96:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007f9a:	fa0b f303 	lslgt.w	r3, fp, r3
 8007f9e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007fa2:	bfda      	itte	le
 8007fa4:	f1c3 0320 	rsble	r3, r3, #32
 8007fa8:	fa06 f003 	lslle.w	r0, r6, r3
 8007fac:	4318      	orrgt	r0, r3
 8007fae:	f7f8 faa9 	bl	8000504 <__aeabi_ui2d>
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	4606      	mov	r6, r0
 8007fb6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007fba:	3d01      	subs	r5, #1
 8007fbc:	930e      	str	r3, [sp, #56]	; 0x38
 8007fbe:	e76a      	b.n	8007e96 <_dtoa_r+0x116>
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	e7b2      	b.n	8007f2a <_dtoa_r+0x1aa>
 8007fc4:	900b      	str	r0, [sp, #44]	; 0x2c
 8007fc6:	e7b1      	b.n	8007f2c <_dtoa_r+0x1ac>
 8007fc8:	9b04      	ldr	r3, [sp, #16]
 8007fca:	9a00      	ldr	r2, [sp, #0]
 8007fcc:	1a9b      	subs	r3, r3, r2
 8007fce:	9304      	str	r3, [sp, #16]
 8007fd0:	4253      	negs	r3, r2
 8007fd2:	9307      	str	r3, [sp, #28]
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	930a      	str	r3, [sp, #40]	; 0x28
 8007fd8:	e7bf      	b.n	8007f5a <_dtoa_r+0x1da>
 8007fda:	2300      	movs	r3, #0
 8007fdc:	9308      	str	r3, [sp, #32]
 8007fde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	dc55      	bgt.n	8008090 <_dtoa_r+0x310>
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007fea:	461a      	mov	r2, r3
 8007fec:	9209      	str	r2, [sp, #36]	; 0x24
 8007fee:	e00c      	b.n	800800a <_dtoa_r+0x28a>
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e7f3      	b.n	8007fdc <_dtoa_r+0x25c>
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ff8:	9308      	str	r3, [sp, #32]
 8007ffa:	9b00      	ldr	r3, [sp, #0]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	9302      	str	r3, [sp, #8]
 8008000:	3301      	adds	r3, #1
 8008002:	2b01      	cmp	r3, #1
 8008004:	9303      	str	r3, [sp, #12]
 8008006:	bfb8      	it	lt
 8008008:	2301      	movlt	r3, #1
 800800a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800800c:	2200      	movs	r2, #0
 800800e:	6042      	str	r2, [r0, #4]
 8008010:	2204      	movs	r2, #4
 8008012:	f102 0614 	add.w	r6, r2, #20
 8008016:	429e      	cmp	r6, r3
 8008018:	6841      	ldr	r1, [r0, #4]
 800801a:	d93d      	bls.n	8008098 <_dtoa_r+0x318>
 800801c:	4620      	mov	r0, r4
 800801e:	f000 feb5 	bl	8008d8c <_Balloc>
 8008022:	9001      	str	r0, [sp, #4]
 8008024:	2800      	cmp	r0, #0
 8008026:	d13b      	bne.n	80080a0 <_dtoa_r+0x320>
 8008028:	4b11      	ldr	r3, [pc, #68]	; (8008070 <_dtoa_r+0x2f0>)
 800802a:	4602      	mov	r2, r0
 800802c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008030:	e6c0      	b.n	8007db4 <_dtoa_r+0x34>
 8008032:	2301      	movs	r3, #1
 8008034:	e7df      	b.n	8007ff6 <_dtoa_r+0x276>
 8008036:	bf00      	nop
 8008038:	636f4361 	.word	0x636f4361
 800803c:	3fd287a7 	.word	0x3fd287a7
 8008040:	8b60c8b3 	.word	0x8b60c8b3
 8008044:	3fc68a28 	.word	0x3fc68a28
 8008048:	509f79fb 	.word	0x509f79fb
 800804c:	3fd34413 	.word	0x3fd34413
 8008050:	0800a677 	.word	0x0800a677
 8008054:	0800a68e 	.word	0x0800a68e
 8008058:	7ff00000 	.word	0x7ff00000
 800805c:	0800a673 	.word	0x0800a673
 8008060:	0800a66a 	.word	0x0800a66a
 8008064:	08009fb1 	.word	0x08009fb1
 8008068:	3ff80000 	.word	0x3ff80000
 800806c:	0800a7e0 	.word	0x0800a7e0
 8008070:	0800a6e9 	.word	0x0800a6e9
 8008074:	2501      	movs	r5, #1
 8008076:	2300      	movs	r3, #0
 8008078:	9306      	str	r3, [sp, #24]
 800807a:	9508      	str	r5, [sp, #32]
 800807c:	f04f 33ff 	mov.w	r3, #4294967295
 8008080:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008084:	2200      	movs	r2, #0
 8008086:	2312      	movs	r3, #18
 8008088:	e7b0      	b.n	8007fec <_dtoa_r+0x26c>
 800808a:	2301      	movs	r3, #1
 800808c:	9308      	str	r3, [sp, #32]
 800808e:	e7f5      	b.n	800807c <_dtoa_r+0x2fc>
 8008090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008092:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008096:	e7b8      	b.n	800800a <_dtoa_r+0x28a>
 8008098:	3101      	adds	r1, #1
 800809a:	6041      	str	r1, [r0, #4]
 800809c:	0052      	lsls	r2, r2, #1
 800809e:	e7b8      	b.n	8008012 <_dtoa_r+0x292>
 80080a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080a2:	9a01      	ldr	r2, [sp, #4]
 80080a4:	601a      	str	r2, [r3, #0]
 80080a6:	9b03      	ldr	r3, [sp, #12]
 80080a8:	2b0e      	cmp	r3, #14
 80080aa:	f200 809d 	bhi.w	80081e8 <_dtoa_r+0x468>
 80080ae:	2d00      	cmp	r5, #0
 80080b0:	f000 809a 	beq.w	80081e8 <_dtoa_r+0x468>
 80080b4:	9b00      	ldr	r3, [sp, #0]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	dd32      	ble.n	8008120 <_dtoa_r+0x3a0>
 80080ba:	4ab7      	ldr	r2, [pc, #732]	; (8008398 <_dtoa_r+0x618>)
 80080bc:	f003 030f 	and.w	r3, r3, #15
 80080c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80080c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80080c8:	9b00      	ldr	r3, [sp, #0]
 80080ca:	05d8      	lsls	r0, r3, #23
 80080cc:	ea4f 1723 	mov.w	r7, r3, asr #4
 80080d0:	d516      	bpl.n	8008100 <_dtoa_r+0x380>
 80080d2:	4bb2      	ldr	r3, [pc, #712]	; (800839c <_dtoa_r+0x61c>)
 80080d4:	ec51 0b19 	vmov	r0, r1, d9
 80080d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80080dc:	f7f8 fbb6 	bl	800084c <__aeabi_ddiv>
 80080e0:	f007 070f 	and.w	r7, r7, #15
 80080e4:	4682      	mov	sl, r0
 80080e6:	468b      	mov	fp, r1
 80080e8:	2503      	movs	r5, #3
 80080ea:	4eac      	ldr	r6, [pc, #688]	; (800839c <_dtoa_r+0x61c>)
 80080ec:	b957      	cbnz	r7, 8008104 <_dtoa_r+0x384>
 80080ee:	4642      	mov	r2, r8
 80080f0:	464b      	mov	r3, r9
 80080f2:	4650      	mov	r0, sl
 80080f4:	4659      	mov	r1, fp
 80080f6:	f7f8 fba9 	bl	800084c <__aeabi_ddiv>
 80080fa:	4682      	mov	sl, r0
 80080fc:	468b      	mov	fp, r1
 80080fe:	e028      	b.n	8008152 <_dtoa_r+0x3d2>
 8008100:	2502      	movs	r5, #2
 8008102:	e7f2      	b.n	80080ea <_dtoa_r+0x36a>
 8008104:	07f9      	lsls	r1, r7, #31
 8008106:	d508      	bpl.n	800811a <_dtoa_r+0x39a>
 8008108:	4640      	mov	r0, r8
 800810a:	4649      	mov	r1, r9
 800810c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008110:	f7f8 fa72 	bl	80005f8 <__aeabi_dmul>
 8008114:	3501      	adds	r5, #1
 8008116:	4680      	mov	r8, r0
 8008118:	4689      	mov	r9, r1
 800811a:	107f      	asrs	r7, r7, #1
 800811c:	3608      	adds	r6, #8
 800811e:	e7e5      	b.n	80080ec <_dtoa_r+0x36c>
 8008120:	f000 809b 	beq.w	800825a <_dtoa_r+0x4da>
 8008124:	9b00      	ldr	r3, [sp, #0]
 8008126:	4f9d      	ldr	r7, [pc, #628]	; (800839c <_dtoa_r+0x61c>)
 8008128:	425e      	negs	r6, r3
 800812a:	4b9b      	ldr	r3, [pc, #620]	; (8008398 <_dtoa_r+0x618>)
 800812c:	f006 020f 	and.w	r2, r6, #15
 8008130:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008138:	ec51 0b19 	vmov	r0, r1, d9
 800813c:	f7f8 fa5c 	bl	80005f8 <__aeabi_dmul>
 8008140:	1136      	asrs	r6, r6, #4
 8008142:	4682      	mov	sl, r0
 8008144:	468b      	mov	fp, r1
 8008146:	2300      	movs	r3, #0
 8008148:	2502      	movs	r5, #2
 800814a:	2e00      	cmp	r6, #0
 800814c:	d17a      	bne.n	8008244 <_dtoa_r+0x4c4>
 800814e:	2b00      	cmp	r3, #0
 8008150:	d1d3      	bne.n	80080fa <_dtoa_r+0x37a>
 8008152:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008154:	2b00      	cmp	r3, #0
 8008156:	f000 8082 	beq.w	800825e <_dtoa_r+0x4de>
 800815a:	4b91      	ldr	r3, [pc, #580]	; (80083a0 <_dtoa_r+0x620>)
 800815c:	2200      	movs	r2, #0
 800815e:	4650      	mov	r0, sl
 8008160:	4659      	mov	r1, fp
 8008162:	f7f8 fcbb 	bl	8000adc <__aeabi_dcmplt>
 8008166:	2800      	cmp	r0, #0
 8008168:	d079      	beq.n	800825e <_dtoa_r+0x4de>
 800816a:	9b03      	ldr	r3, [sp, #12]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d076      	beq.n	800825e <_dtoa_r+0x4de>
 8008170:	9b02      	ldr	r3, [sp, #8]
 8008172:	2b00      	cmp	r3, #0
 8008174:	dd36      	ble.n	80081e4 <_dtoa_r+0x464>
 8008176:	9b00      	ldr	r3, [sp, #0]
 8008178:	4650      	mov	r0, sl
 800817a:	4659      	mov	r1, fp
 800817c:	1e5f      	subs	r7, r3, #1
 800817e:	2200      	movs	r2, #0
 8008180:	4b88      	ldr	r3, [pc, #544]	; (80083a4 <_dtoa_r+0x624>)
 8008182:	f7f8 fa39 	bl	80005f8 <__aeabi_dmul>
 8008186:	9e02      	ldr	r6, [sp, #8]
 8008188:	4682      	mov	sl, r0
 800818a:	468b      	mov	fp, r1
 800818c:	3501      	adds	r5, #1
 800818e:	4628      	mov	r0, r5
 8008190:	f7f8 f9c8 	bl	8000524 <__aeabi_i2d>
 8008194:	4652      	mov	r2, sl
 8008196:	465b      	mov	r3, fp
 8008198:	f7f8 fa2e 	bl	80005f8 <__aeabi_dmul>
 800819c:	4b82      	ldr	r3, [pc, #520]	; (80083a8 <_dtoa_r+0x628>)
 800819e:	2200      	movs	r2, #0
 80081a0:	f7f8 f874 	bl	800028c <__adddf3>
 80081a4:	46d0      	mov	r8, sl
 80081a6:	46d9      	mov	r9, fp
 80081a8:	4682      	mov	sl, r0
 80081aa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80081ae:	2e00      	cmp	r6, #0
 80081b0:	d158      	bne.n	8008264 <_dtoa_r+0x4e4>
 80081b2:	4b7e      	ldr	r3, [pc, #504]	; (80083ac <_dtoa_r+0x62c>)
 80081b4:	2200      	movs	r2, #0
 80081b6:	4640      	mov	r0, r8
 80081b8:	4649      	mov	r1, r9
 80081ba:	f7f8 f865 	bl	8000288 <__aeabi_dsub>
 80081be:	4652      	mov	r2, sl
 80081c0:	465b      	mov	r3, fp
 80081c2:	4680      	mov	r8, r0
 80081c4:	4689      	mov	r9, r1
 80081c6:	f7f8 fca7 	bl	8000b18 <__aeabi_dcmpgt>
 80081ca:	2800      	cmp	r0, #0
 80081cc:	f040 8295 	bne.w	80086fa <_dtoa_r+0x97a>
 80081d0:	4652      	mov	r2, sl
 80081d2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80081d6:	4640      	mov	r0, r8
 80081d8:	4649      	mov	r1, r9
 80081da:	f7f8 fc7f 	bl	8000adc <__aeabi_dcmplt>
 80081de:	2800      	cmp	r0, #0
 80081e0:	f040 8289 	bne.w	80086f6 <_dtoa_r+0x976>
 80081e4:	ec5b ab19 	vmov	sl, fp, d9
 80081e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	f2c0 8148 	blt.w	8008480 <_dtoa_r+0x700>
 80081f0:	9a00      	ldr	r2, [sp, #0]
 80081f2:	2a0e      	cmp	r2, #14
 80081f4:	f300 8144 	bgt.w	8008480 <_dtoa_r+0x700>
 80081f8:	4b67      	ldr	r3, [pc, #412]	; (8008398 <_dtoa_r+0x618>)
 80081fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80081fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008202:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008204:	2b00      	cmp	r3, #0
 8008206:	f280 80d5 	bge.w	80083b4 <_dtoa_r+0x634>
 800820a:	9b03      	ldr	r3, [sp, #12]
 800820c:	2b00      	cmp	r3, #0
 800820e:	f300 80d1 	bgt.w	80083b4 <_dtoa_r+0x634>
 8008212:	f040 826f 	bne.w	80086f4 <_dtoa_r+0x974>
 8008216:	4b65      	ldr	r3, [pc, #404]	; (80083ac <_dtoa_r+0x62c>)
 8008218:	2200      	movs	r2, #0
 800821a:	4640      	mov	r0, r8
 800821c:	4649      	mov	r1, r9
 800821e:	f7f8 f9eb 	bl	80005f8 <__aeabi_dmul>
 8008222:	4652      	mov	r2, sl
 8008224:	465b      	mov	r3, fp
 8008226:	f7f8 fc6d 	bl	8000b04 <__aeabi_dcmpge>
 800822a:	9e03      	ldr	r6, [sp, #12]
 800822c:	4637      	mov	r7, r6
 800822e:	2800      	cmp	r0, #0
 8008230:	f040 8245 	bne.w	80086be <_dtoa_r+0x93e>
 8008234:	9d01      	ldr	r5, [sp, #4]
 8008236:	2331      	movs	r3, #49	; 0x31
 8008238:	f805 3b01 	strb.w	r3, [r5], #1
 800823c:	9b00      	ldr	r3, [sp, #0]
 800823e:	3301      	adds	r3, #1
 8008240:	9300      	str	r3, [sp, #0]
 8008242:	e240      	b.n	80086c6 <_dtoa_r+0x946>
 8008244:	07f2      	lsls	r2, r6, #31
 8008246:	d505      	bpl.n	8008254 <_dtoa_r+0x4d4>
 8008248:	e9d7 2300 	ldrd	r2, r3, [r7]
 800824c:	f7f8 f9d4 	bl	80005f8 <__aeabi_dmul>
 8008250:	3501      	adds	r5, #1
 8008252:	2301      	movs	r3, #1
 8008254:	1076      	asrs	r6, r6, #1
 8008256:	3708      	adds	r7, #8
 8008258:	e777      	b.n	800814a <_dtoa_r+0x3ca>
 800825a:	2502      	movs	r5, #2
 800825c:	e779      	b.n	8008152 <_dtoa_r+0x3d2>
 800825e:	9f00      	ldr	r7, [sp, #0]
 8008260:	9e03      	ldr	r6, [sp, #12]
 8008262:	e794      	b.n	800818e <_dtoa_r+0x40e>
 8008264:	9901      	ldr	r1, [sp, #4]
 8008266:	4b4c      	ldr	r3, [pc, #304]	; (8008398 <_dtoa_r+0x618>)
 8008268:	4431      	add	r1, r6
 800826a:	910d      	str	r1, [sp, #52]	; 0x34
 800826c:	9908      	ldr	r1, [sp, #32]
 800826e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008272:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008276:	2900      	cmp	r1, #0
 8008278:	d043      	beq.n	8008302 <_dtoa_r+0x582>
 800827a:	494d      	ldr	r1, [pc, #308]	; (80083b0 <_dtoa_r+0x630>)
 800827c:	2000      	movs	r0, #0
 800827e:	f7f8 fae5 	bl	800084c <__aeabi_ddiv>
 8008282:	4652      	mov	r2, sl
 8008284:	465b      	mov	r3, fp
 8008286:	f7f7 ffff 	bl	8000288 <__aeabi_dsub>
 800828a:	9d01      	ldr	r5, [sp, #4]
 800828c:	4682      	mov	sl, r0
 800828e:	468b      	mov	fp, r1
 8008290:	4649      	mov	r1, r9
 8008292:	4640      	mov	r0, r8
 8008294:	f7f8 fc60 	bl	8000b58 <__aeabi_d2iz>
 8008298:	4606      	mov	r6, r0
 800829a:	f7f8 f943 	bl	8000524 <__aeabi_i2d>
 800829e:	4602      	mov	r2, r0
 80082a0:	460b      	mov	r3, r1
 80082a2:	4640      	mov	r0, r8
 80082a4:	4649      	mov	r1, r9
 80082a6:	f7f7 ffef 	bl	8000288 <__aeabi_dsub>
 80082aa:	3630      	adds	r6, #48	; 0x30
 80082ac:	f805 6b01 	strb.w	r6, [r5], #1
 80082b0:	4652      	mov	r2, sl
 80082b2:	465b      	mov	r3, fp
 80082b4:	4680      	mov	r8, r0
 80082b6:	4689      	mov	r9, r1
 80082b8:	f7f8 fc10 	bl	8000adc <__aeabi_dcmplt>
 80082bc:	2800      	cmp	r0, #0
 80082be:	d163      	bne.n	8008388 <_dtoa_r+0x608>
 80082c0:	4642      	mov	r2, r8
 80082c2:	464b      	mov	r3, r9
 80082c4:	4936      	ldr	r1, [pc, #216]	; (80083a0 <_dtoa_r+0x620>)
 80082c6:	2000      	movs	r0, #0
 80082c8:	f7f7 ffde 	bl	8000288 <__aeabi_dsub>
 80082cc:	4652      	mov	r2, sl
 80082ce:	465b      	mov	r3, fp
 80082d0:	f7f8 fc04 	bl	8000adc <__aeabi_dcmplt>
 80082d4:	2800      	cmp	r0, #0
 80082d6:	f040 80b5 	bne.w	8008444 <_dtoa_r+0x6c4>
 80082da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082dc:	429d      	cmp	r5, r3
 80082de:	d081      	beq.n	80081e4 <_dtoa_r+0x464>
 80082e0:	4b30      	ldr	r3, [pc, #192]	; (80083a4 <_dtoa_r+0x624>)
 80082e2:	2200      	movs	r2, #0
 80082e4:	4650      	mov	r0, sl
 80082e6:	4659      	mov	r1, fp
 80082e8:	f7f8 f986 	bl	80005f8 <__aeabi_dmul>
 80082ec:	4b2d      	ldr	r3, [pc, #180]	; (80083a4 <_dtoa_r+0x624>)
 80082ee:	4682      	mov	sl, r0
 80082f0:	468b      	mov	fp, r1
 80082f2:	4640      	mov	r0, r8
 80082f4:	4649      	mov	r1, r9
 80082f6:	2200      	movs	r2, #0
 80082f8:	f7f8 f97e 	bl	80005f8 <__aeabi_dmul>
 80082fc:	4680      	mov	r8, r0
 80082fe:	4689      	mov	r9, r1
 8008300:	e7c6      	b.n	8008290 <_dtoa_r+0x510>
 8008302:	4650      	mov	r0, sl
 8008304:	4659      	mov	r1, fp
 8008306:	f7f8 f977 	bl	80005f8 <__aeabi_dmul>
 800830a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800830c:	9d01      	ldr	r5, [sp, #4]
 800830e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008310:	4682      	mov	sl, r0
 8008312:	468b      	mov	fp, r1
 8008314:	4649      	mov	r1, r9
 8008316:	4640      	mov	r0, r8
 8008318:	f7f8 fc1e 	bl	8000b58 <__aeabi_d2iz>
 800831c:	4606      	mov	r6, r0
 800831e:	f7f8 f901 	bl	8000524 <__aeabi_i2d>
 8008322:	3630      	adds	r6, #48	; 0x30
 8008324:	4602      	mov	r2, r0
 8008326:	460b      	mov	r3, r1
 8008328:	4640      	mov	r0, r8
 800832a:	4649      	mov	r1, r9
 800832c:	f7f7 ffac 	bl	8000288 <__aeabi_dsub>
 8008330:	f805 6b01 	strb.w	r6, [r5], #1
 8008334:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008336:	429d      	cmp	r5, r3
 8008338:	4680      	mov	r8, r0
 800833a:	4689      	mov	r9, r1
 800833c:	f04f 0200 	mov.w	r2, #0
 8008340:	d124      	bne.n	800838c <_dtoa_r+0x60c>
 8008342:	4b1b      	ldr	r3, [pc, #108]	; (80083b0 <_dtoa_r+0x630>)
 8008344:	4650      	mov	r0, sl
 8008346:	4659      	mov	r1, fp
 8008348:	f7f7 ffa0 	bl	800028c <__adddf3>
 800834c:	4602      	mov	r2, r0
 800834e:	460b      	mov	r3, r1
 8008350:	4640      	mov	r0, r8
 8008352:	4649      	mov	r1, r9
 8008354:	f7f8 fbe0 	bl	8000b18 <__aeabi_dcmpgt>
 8008358:	2800      	cmp	r0, #0
 800835a:	d173      	bne.n	8008444 <_dtoa_r+0x6c4>
 800835c:	4652      	mov	r2, sl
 800835e:	465b      	mov	r3, fp
 8008360:	4913      	ldr	r1, [pc, #76]	; (80083b0 <_dtoa_r+0x630>)
 8008362:	2000      	movs	r0, #0
 8008364:	f7f7 ff90 	bl	8000288 <__aeabi_dsub>
 8008368:	4602      	mov	r2, r0
 800836a:	460b      	mov	r3, r1
 800836c:	4640      	mov	r0, r8
 800836e:	4649      	mov	r1, r9
 8008370:	f7f8 fbb4 	bl	8000adc <__aeabi_dcmplt>
 8008374:	2800      	cmp	r0, #0
 8008376:	f43f af35 	beq.w	80081e4 <_dtoa_r+0x464>
 800837a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800837c:	1e6b      	subs	r3, r5, #1
 800837e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008380:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008384:	2b30      	cmp	r3, #48	; 0x30
 8008386:	d0f8      	beq.n	800837a <_dtoa_r+0x5fa>
 8008388:	9700      	str	r7, [sp, #0]
 800838a:	e049      	b.n	8008420 <_dtoa_r+0x6a0>
 800838c:	4b05      	ldr	r3, [pc, #20]	; (80083a4 <_dtoa_r+0x624>)
 800838e:	f7f8 f933 	bl	80005f8 <__aeabi_dmul>
 8008392:	4680      	mov	r8, r0
 8008394:	4689      	mov	r9, r1
 8008396:	e7bd      	b.n	8008314 <_dtoa_r+0x594>
 8008398:	0800a7e0 	.word	0x0800a7e0
 800839c:	0800a7b8 	.word	0x0800a7b8
 80083a0:	3ff00000 	.word	0x3ff00000
 80083a4:	40240000 	.word	0x40240000
 80083a8:	401c0000 	.word	0x401c0000
 80083ac:	40140000 	.word	0x40140000
 80083b0:	3fe00000 	.word	0x3fe00000
 80083b4:	9d01      	ldr	r5, [sp, #4]
 80083b6:	4656      	mov	r6, sl
 80083b8:	465f      	mov	r7, fp
 80083ba:	4642      	mov	r2, r8
 80083bc:	464b      	mov	r3, r9
 80083be:	4630      	mov	r0, r6
 80083c0:	4639      	mov	r1, r7
 80083c2:	f7f8 fa43 	bl	800084c <__aeabi_ddiv>
 80083c6:	f7f8 fbc7 	bl	8000b58 <__aeabi_d2iz>
 80083ca:	4682      	mov	sl, r0
 80083cc:	f7f8 f8aa 	bl	8000524 <__aeabi_i2d>
 80083d0:	4642      	mov	r2, r8
 80083d2:	464b      	mov	r3, r9
 80083d4:	f7f8 f910 	bl	80005f8 <__aeabi_dmul>
 80083d8:	4602      	mov	r2, r0
 80083da:	460b      	mov	r3, r1
 80083dc:	4630      	mov	r0, r6
 80083de:	4639      	mov	r1, r7
 80083e0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80083e4:	f7f7 ff50 	bl	8000288 <__aeabi_dsub>
 80083e8:	f805 6b01 	strb.w	r6, [r5], #1
 80083ec:	9e01      	ldr	r6, [sp, #4]
 80083ee:	9f03      	ldr	r7, [sp, #12]
 80083f0:	1bae      	subs	r6, r5, r6
 80083f2:	42b7      	cmp	r7, r6
 80083f4:	4602      	mov	r2, r0
 80083f6:	460b      	mov	r3, r1
 80083f8:	d135      	bne.n	8008466 <_dtoa_r+0x6e6>
 80083fa:	f7f7 ff47 	bl	800028c <__adddf3>
 80083fe:	4642      	mov	r2, r8
 8008400:	464b      	mov	r3, r9
 8008402:	4606      	mov	r6, r0
 8008404:	460f      	mov	r7, r1
 8008406:	f7f8 fb87 	bl	8000b18 <__aeabi_dcmpgt>
 800840a:	b9d0      	cbnz	r0, 8008442 <_dtoa_r+0x6c2>
 800840c:	4642      	mov	r2, r8
 800840e:	464b      	mov	r3, r9
 8008410:	4630      	mov	r0, r6
 8008412:	4639      	mov	r1, r7
 8008414:	f7f8 fb58 	bl	8000ac8 <__aeabi_dcmpeq>
 8008418:	b110      	cbz	r0, 8008420 <_dtoa_r+0x6a0>
 800841a:	f01a 0f01 	tst.w	sl, #1
 800841e:	d110      	bne.n	8008442 <_dtoa_r+0x6c2>
 8008420:	4620      	mov	r0, r4
 8008422:	ee18 1a10 	vmov	r1, s16
 8008426:	f000 fcf1 	bl	8008e0c <_Bfree>
 800842a:	2300      	movs	r3, #0
 800842c:	9800      	ldr	r0, [sp, #0]
 800842e:	702b      	strb	r3, [r5, #0]
 8008430:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008432:	3001      	adds	r0, #1
 8008434:	6018      	str	r0, [r3, #0]
 8008436:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008438:	2b00      	cmp	r3, #0
 800843a:	f43f acf1 	beq.w	8007e20 <_dtoa_r+0xa0>
 800843e:	601d      	str	r5, [r3, #0]
 8008440:	e4ee      	b.n	8007e20 <_dtoa_r+0xa0>
 8008442:	9f00      	ldr	r7, [sp, #0]
 8008444:	462b      	mov	r3, r5
 8008446:	461d      	mov	r5, r3
 8008448:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800844c:	2a39      	cmp	r2, #57	; 0x39
 800844e:	d106      	bne.n	800845e <_dtoa_r+0x6de>
 8008450:	9a01      	ldr	r2, [sp, #4]
 8008452:	429a      	cmp	r2, r3
 8008454:	d1f7      	bne.n	8008446 <_dtoa_r+0x6c6>
 8008456:	9901      	ldr	r1, [sp, #4]
 8008458:	2230      	movs	r2, #48	; 0x30
 800845a:	3701      	adds	r7, #1
 800845c:	700a      	strb	r2, [r1, #0]
 800845e:	781a      	ldrb	r2, [r3, #0]
 8008460:	3201      	adds	r2, #1
 8008462:	701a      	strb	r2, [r3, #0]
 8008464:	e790      	b.n	8008388 <_dtoa_r+0x608>
 8008466:	4ba6      	ldr	r3, [pc, #664]	; (8008700 <_dtoa_r+0x980>)
 8008468:	2200      	movs	r2, #0
 800846a:	f7f8 f8c5 	bl	80005f8 <__aeabi_dmul>
 800846e:	2200      	movs	r2, #0
 8008470:	2300      	movs	r3, #0
 8008472:	4606      	mov	r6, r0
 8008474:	460f      	mov	r7, r1
 8008476:	f7f8 fb27 	bl	8000ac8 <__aeabi_dcmpeq>
 800847a:	2800      	cmp	r0, #0
 800847c:	d09d      	beq.n	80083ba <_dtoa_r+0x63a>
 800847e:	e7cf      	b.n	8008420 <_dtoa_r+0x6a0>
 8008480:	9a08      	ldr	r2, [sp, #32]
 8008482:	2a00      	cmp	r2, #0
 8008484:	f000 80d7 	beq.w	8008636 <_dtoa_r+0x8b6>
 8008488:	9a06      	ldr	r2, [sp, #24]
 800848a:	2a01      	cmp	r2, #1
 800848c:	f300 80ba 	bgt.w	8008604 <_dtoa_r+0x884>
 8008490:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008492:	2a00      	cmp	r2, #0
 8008494:	f000 80b2 	beq.w	80085fc <_dtoa_r+0x87c>
 8008498:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800849c:	9e07      	ldr	r6, [sp, #28]
 800849e:	9d04      	ldr	r5, [sp, #16]
 80084a0:	9a04      	ldr	r2, [sp, #16]
 80084a2:	441a      	add	r2, r3
 80084a4:	9204      	str	r2, [sp, #16]
 80084a6:	9a05      	ldr	r2, [sp, #20]
 80084a8:	2101      	movs	r1, #1
 80084aa:	441a      	add	r2, r3
 80084ac:	4620      	mov	r0, r4
 80084ae:	9205      	str	r2, [sp, #20]
 80084b0:	f000 fd64 	bl	8008f7c <__i2b>
 80084b4:	4607      	mov	r7, r0
 80084b6:	2d00      	cmp	r5, #0
 80084b8:	dd0c      	ble.n	80084d4 <_dtoa_r+0x754>
 80084ba:	9b05      	ldr	r3, [sp, #20]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	dd09      	ble.n	80084d4 <_dtoa_r+0x754>
 80084c0:	42ab      	cmp	r3, r5
 80084c2:	9a04      	ldr	r2, [sp, #16]
 80084c4:	bfa8      	it	ge
 80084c6:	462b      	movge	r3, r5
 80084c8:	1ad2      	subs	r2, r2, r3
 80084ca:	9204      	str	r2, [sp, #16]
 80084cc:	9a05      	ldr	r2, [sp, #20]
 80084ce:	1aed      	subs	r5, r5, r3
 80084d0:	1ad3      	subs	r3, r2, r3
 80084d2:	9305      	str	r3, [sp, #20]
 80084d4:	9b07      	ldr	r3, [sp, #28]
 80084d6:	b31b      	cbz	r3, 8008520 <_dtoa_r+0x7a0>
 80084d8:	9b08      	ldr	r3, [sp, #32]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	f000 80af 	beq.w	800863e <_dtoa_r+0x8be>
 80084e0:	2e00      	cmp	r6, #0
 80084e2:	dd13      	ble.n	800850c <_dtoa_r+0x78c>
 80084e4:	4639      	mov	r1, r7
 80084e6:	4632      	mov	r2, r6
 80084e8:	4620      	mov	r0, r4
 80084ea:	f000 fe07 	bl	80090fc <__pow5mult>
 80084ee:	ee18 2a10 	vmov	r2, s16
 80084f2:	4601      	mov	r1, r0
 80084f4:	4607      	mov	r7, r0
 80084f6:	4620      	mov	r0, r4
 80084f8:	f000 fd56 	bl	8008fa8 <__multiply>
 80084fc:	ee18 1a10 	vmov	r1, s16
 8008500:	4680      	mov	r8, r0
 8008502:	4620      	mov	r0, r4
 8008504:	f000 fc82 	bl	8008e0c <_Bfree>
 8008508:	ee08 8a10 	vmov	s16, r8
 800850c:	9b07      	ldr	r3, [sp, #28]
 800850e:	1b9a      	subs	r2, r3, r6
 8008510:	d006      	beq.n	8008520 <_dtoa_r+0x7a0>
 8008512:	ee18 1a10 	vmov	r1, s16
 8008516:	4620      	mov	r0, r4
 8008518:	f000 fdf0 	bl	80090fc <__pow5mult>
 800851c:	ee08 0a10 	vmov	s16, r0
 8008520:	2101      	movs	r1, #1
 8008522:	4620      	mov	r0, r4
 8008524:	f000 fd2a 	bl	8008f7c <__i2b>
 8008528:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800852a:	2b00      	cmp	r3, #0
 800852c:	4606      	mov	r6, r0
 800852e:	f340 8088 	ble.w	8008642 <_dtoa_r+0x8c2>
 8008532:	461a      	mov	r2, r3
 8008534:	4601      	mov	r1, r0
 8008536:	4620      	mov	r0, r4
 8008538:	f000 fde0 	bl	80090fc <__pow5mult>
 800853c:	9b06      	ldr	r3, [sp, #24]
 800853e:	2b01      	cmp	r3, #1
 8008540:	4606      	mov	r6, r0
 8008542:	f340 8081 	ble.w	8008648 <_dtoa_r+0x8c8>
 8008546:	f04f 0800 	mov.w	r8, #0
 800854a:	6933      	ldr	r3, [r6, #16]
 800854c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008550:	6918      	ldr	r0, [r3, #16]
 8008552:	f000 fcc3 	bl	8008edc <__hi0bits>
 8008556:	f1c0 0020 	rsb	r0, r0, #32
 800855a:	9b05      	ldr	r3, [sp, #20]
 800855c:	4418      	add	r0, r3
 800855e:	f010 001f 	ands.w	r0, r0, #31
 8008562:	f000 8092 	beq.w	800868a <_dtoa_r+0x90a>
 8008566:	f1c0 0320 	rsb	r3, r0, #32
 800856a:	2b04      	cmp	r3, #4
 800856c:	f340 808a 	ble.w	8008684 <_dtoa_r+0x904>
 8008570:	f1c0 001c 	rsb	r0, r0, #28
 8008574:	9b04      	ldr	r3, [sp, #16]
 8008576:	4403      	add	r3, r0
 8008578:	9304      	str	r3, [sp, #16]
 800857a:	9b05      	ldr	r3, [sp, #20]
 800857c:	4403      	add	r3, r0
 800857e:	4405      	add	r5, r0
 8008580:	9305      	str	r3, [sp, #20]
 8008582:	9b04      	ldr	r3, [sp, #16]
 8008584:	2b00      	cmp	r3, #0
 8008586:	dd07      	ble.n	8008598 <_dtoa_r+0x818>
 8008588:	ee18 1a10 	vmov	r1, s16
 800858c:	461a      	mov	r2, r3
 800858e:	4620      	mov	r0, r4
 8008590:	f000 fe0e 	bl	80091b0 <__lshift>
 8008594:	ee08 0a10 	vmov	s16, r0
 8008598:	9b05      	ldr	r3, [sp, #20]
 800859a:	2b00      	cmp	r3, #0
 800859c:	dd05      	ble.n	80085aa <_dtoa_r+0x82a>
 800859e:	4631      	mov	r1, r6
 80085a0:	461a      	mov	r2, r3
 80085a2:	4620      	mov	r0, r4
 80085a4:	f000 fe04 	bl	80091b0 <__lshift>
 80085a8:	4606      	mov	r6, r0
 80085aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d06e      	beq.n	800868e <_dtoa_r+0x90e>
 80085b0:	ee18 0a10 	vmov	r0, s16
 80085b4:	4631      	mov	r1, r6
 80085b6:	f000 fe6b 	bl	8009290 <__mcmp>
 80085ba:	2800      	cmp	r0, #0
 80085bc:	da67      	bge.n	800868e <_dtoa_r+0x90e>
 80085be:	9b00      	ldr	r3, [sp, #0]
 80085c0:	3b01      	subs	r3, #1
 80085c2:	ee18 1a10 	vmov	r1, s16
 80085c6:	9300      	str	r3, [sp, #0]
 80085c8:	220a      	movs	r2, #10
 80085ca:	2300      	movs	r3, #0
 80085cc:	4620      	mov	r0, r4
 80085ce:	f000 fc3f 	bl	8008e50 <__multadd>
 80085d2:	9b08      	ldr	r3, [sp, #32]
 80085d4:	ee08 0a10 	vmov	s16, r0
 80085d8:	2b00      	cmp	r3, #0
 80085da:	f000 81b1 	beq.w	8008940 <_dtoa_r+0xbc0>
 80085de:	2300      	movs	r3, #0
 80085e0:	4639      	mov	r1, r7
 80085e2:	220a      	movs	r2, #10
 80085e4:	4620      	mov	r0, r4
 80085e6:	f000 fc33 	bl	8008e50 <__multadd>
 80085ea:	9b02      	ldr	r3, [sp, #8]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	4607      	mov	r7, r0
 80085f0:	f300 808e 	bgt.w	8008710 <_dtoa_r+0x990>
 80085f4:	9b06      	ldr	r3, [sp, #24]
 80085f6:	2b02      	cmp	r3, #2
 80085f8:	dc51      	bgt.n	800869e <_dtoa_r+0x91e>
 80085fa:	e089      	b.n	8008710 <_dtoa_r+0x990>
 80085fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80085fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008602:	e74b      	b.n	800849c <_dtoa_r+0x71c>
 8008604:	9b03      	ldr	r3, [sp, #12]
 8008606:	1e5e      	subs	r6, r3, #1
 8008608:	9b07      	ldr	r3, [sp, #28]
 800860a:	42b3      	cmp	r3, r6
 800860c:	bfbf      	itttt	lt
 800860e:	9b07      	ldrlt	r3, [sp, #28]
 8008610:	9607      	strlt	r6, [sp, #28]
 8008612:	1af2      	sublt	r2, r6, r3
 8008614:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008616:	bfb6      	itet	lt
 8008618:	189b      	addlt	r3, r3, r2
 800861a:	1b9e      	subge	r6, r3, r6
 800861c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800861e:	9b03      	ldr	r3, [sp, #12]
 8008620:	bfb8      	it	lt
 8008622:	2600      	movlt	r6, #0
 8008624:	2b00      	cmp	r3, #0
 8008626:	bfb7      	itett	lt
 8008628:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800862c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008630:	1a9d      	sublt	r5, r3, r2
 8008632:	2300      	movlt	r3, #0
 8008634:	e734      	b.n	80084a0 <_dtoa_r+0x720>
 8008636:	9e07      	ldr	r6, [sp, #28]
 8008638:	9d04      	ldr	r5, [sp, #16]
 800863a:	9f08      	ldr	r7, [sp, #32]
 800863c:	e73b      	b.n	80084b6 <_dtoa_r+0x736>
 800863e:	9a07      	ldr	r2, [sp, #28]
 8008640:	e767      	b.n	8008512 <_dtoa_r+0x792>
 8008642:	9b06      	ldr	r3, [sp, #24]
 8008644:	2b01      	cmp	r3, #1
 8008646:	dc18      	bgt.n	800867a <_dtoa_r+0x8fa>
 8008648:	f1ba 0f00 	cmp.w	sl, #0
 800864c:	d115      	bne.n	800867a <_dtoa_r+0x8fa>
 800864e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008652:	b993      	cbnz	r3, 800867a <_dtoa_r+0x8fa>
 8008654:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008658:	0d1b      	lsrs	r3, r3, #20
 800865a:	051b      	lsls	r3, r3, #20
 800865c:	b183      	cbz	r3, 8008680 <_dtoa_r+0x900>
 800865e:	9b04      	ldr	r3, [sp, #16]
 8008660:	3301      	adds	r3, #1
 8008662:	9304      	str	r3, [sp, #16]
 8008664:	9b05      	ldr	r3, [sp, #20]
 8008666:	3301      	adds	r3, #1
 8008668:	9305      	str	r3, [sp, #20]
 800866a:	f04f 0801 	mov.w	r8, #1
 800866e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008670:	2b00      	cmp	r3, #0
 8008672:	f47f af6a 	bne.w	800854a <_dtoa_r+0x7ca>
 8008676:	2001      	movs	r0, #1
 8008678:	e76f      	b.n	800855a <_dtoa_r+0x7da>
 800867a:	f04f 0800 	mov.w	r8, #0
 800867e:	e7f6      	b.n	800866e <_dtoa_r+0x8ee>
 8008680:	4698      	mov	r8, r3
 8008682:	e7f4      	b.n	800866e <_dtoa_r+0x8ee>
 8008684:	f43f af7d 	beq.w	8008582 <_dtoa_r+0x802>
 8008688:	4618      	mov	r0, r3
 800868a:	301c      	adds	r0, #28
 800868c:	e772      	b.n	8008574 <_dtoa_r+0x7f4>
 800868e:	9b03      	ldr	r3, [sp, #12]
 8008690:	2b00      	cmp	r3, #0
 8008692:	dc37      	bgt.n	8008704 <_dtoa_r+0x984>
 8008694:	9b06      	ldr	r3, [sp, #24]
 8008696:	2b02      	cmp	r3, #2
 8008698:	dd34      	ble.n	8008704 <_dtoa_r+0x984>
 800869a:	9b03      	ldr	r3, [sp, #12]
 800869c:	9302      	str	r3, [sp, #8]
 800869e:	9b02      	ldr	r3, [sp, #8]
 80086a0:	b96b      	cbnz	r3, 80086be <_dtoa_r+0x93e>
 80086a2:	4631      	mov	r1, r6
 80086a4:	2205      	movs	r2, #5
 80086a6:	4620      	mov	r0, r4
 80086a8:	f000 fbd2 	bl	8008e50 <__multadd>
 80086ac:	4601      	mov	r1, r0
 80086ae:	4606      	mov	r6, r0
 80086b0:	ee18 0a10 	vmov	r0, s16
 80086b4:	f000 fdec 	bl	8009290 <__mcmp>
 80086b8:	2800      	cmp	r0, #0
 80086ba:	f73f adbb 	bgt.w	8008234 <_dtoa_r+0x4b4>
 80086be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086c0:	9d01      	ldr	r5, [sp, #4]
 80086c2:	43db      	mvns	r3, r3
 80086c4:	9300      	str	r3, [sp, #0]
 80086c6:	f04f 0800 	mov.w	r8, #0
 80086ca:	4631      	mov	r1, r6
 80086cc:	4620      	mov	r0, r4
 80086ce:	f000 fb9d 	bl	8008e0c <_Bfree>
 80086d2:	2f00      	cmp	r7, #0
 80086d4:	f43f aea4 	beq.w	8008420 <_dtoa_r+0x6a0>
 80086d8:	f1b8 0f00 	cmp.w	r8, #0
 80086dc:	d005      	beq.n	80086ea <_dtoa_r+0x96a>
 80086de:	45b8      	cmp	r8, r7
 80086e0:	d003      	beq.n	80086ea <_dtoa_r+0x96a>
 80086e2:	4641      	mov	r1, r8
 80086e4:	4620      	mov	r0, r4
 80086e6:	f000 fb91 	bl	8008e0c <_Bfree>
 80086ea:	4639      	mov	r1, r7
 80086ec:	4620      	mov	r0, r4
 80086ee:	f000 fb8d 	bl	8008e0c <_Bfree>
 80086f2:	e695      	b.n	8008420 <_dtoa_r+0x6a0>
 80086f4:	2600      	movs	r6, #0
 80086f6:	4637      	mov	r7, r6
 80086f8:	e7e1      	b.n	80086be <_dtoa_r+0x93e>
 80086fa:	9700      	str	r7, [sp, #0]
 80086fc:	4637      	mov	r7, r6
 80086fe:	e599      	b.n	8008234 <_dtoa_r+0x4b4>
 8008700:	40240000 	.word	0x40240000
 8008704:	9b08      	ldr	r3, [sp, #32]
 8008706:	2b00      	cmp	r3, #0
 8008708:	f000 80ca 	beq.w	80088a0 <_dtoa_r+0xb20>
 800870c:	9b03      	ldr	r3, [sp, #12]
 800870e:	9302      	str	r3, [sp, #8]
 8008710:	2d00      	cmp	r5, #0
 8008712:	dd05      	ble.n	8008720 <_dtoa_r+0x9a0>
 8008714:	4639      	mov	r1, r7
 8008716:	462a      	mov	r2, r5
 8008718:	4620      	mov	r0, r4
 800871a:	f000 fd49 	bl	80091b0 <__lshift>
 800871e:	4607      	mov	r7, r0
 8008720:	f1b8 0f00 	cmp.w	r8, #0
 8008724:	d05b      	beq.n	80087de <_dtoa_r+0xa5e>
 8008726:	6879      	ldr	r1, [r7, #4]
 8008728:	4620      	mov	r0, r4
 800872a:	f000 fb2f 	bl	8008d8c <_Balloc>
 800872e:	4605      	mov	r5, r0
 8008730:	b928      	cbnz	r0, 800873e <_dtoa_r+0x9be>
 8008732:	4b87      	ldr	r3, [pc, #540]	; (8008950 <_dtoa_r+0xbd0>)
 8008734:	4602      	mov	r2, r0
 8008736:	f240 21ea 	movw	r1, #746	; 0x2ea
 800873a:	f7ff bb3b 	b.w	8007db4 <_dtoa_r+0x34>
 800873e:	693a      	ldr	r2, [r7, #16]
 8008740:	3202      	adds	r2, #2
 8008742:	0092      	lsls	r2, r2, #2
 8008744:	f107 010c 	add.w	r1, r7, #12
 8008748:	300c      	adds	r0, #12
 800874a:	f000 fb04 	bl	8008d56 <memcpy>
 800874e:	2201      	movs	r2, #1
 8008750:	4629      	mov	r1, r5
 8008752:	4620      	mov	r0, r4
 8008754:	f000 fd2c 	bl	80091b0 <__lshift>
 8008758:	9b01      	ldr	r3, [sp, #4]
 800875a:	f103 0901 	add.w	r9, r3, #1
 800875e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008762:	4413      	add	r3, r2
 8008764:	9305      	str	r3, [sp, #20]
 8008766:	f00a 0301 	and.w	r3, sl, #1
 800876a:	46b8      	mov	r8, r7
 800876c:	9304      	str	r3, [sp, #16]
 800876e:	4607      	mov	r7, r0
 8008770:	4631      	mov	r1, r6
 8008772:	ee18 0a10 	vmov	r0, s16
 8008776:	f7ff fa77 	bl	8007c68 <quorem>
 800877a:	4641      	mov	r1, r8
 800877c:	9002      	str	r0, [sp, #8]
 800877e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008782:	ee18 0a10 	vmov	r0, s16
 8008786:	f000 fd83 	bl	8009290 <__mcmp>
 800878a:	463a      	mov	r2, r7
 800878c:	9003      	str	r0, [sp, #12]
 800878e:	4631      	mov	r1, r6
 8008790:	4620      	mov	r0, r4
 8008792:	f000 fd99 	bl	80092c8 <__mdiff>
 8008796:	68c2      	ldr	r2, [r0, #12]
 8008798:	f109 3bff 	add.w	fp, r9, #4294967295
 800879c:	4605      	mov	r5, r0
 800879e:	bb02      	cbnz	r2, 80087e2 <_dtoa_r+0xa62>
 80087a0:	4601      	mov	r1, r0
 80087a2:	ee18 0a10 	vmov	r0, s16
 80087a6:	f000 fd73 	bl	8009290 <__mcmp>
 80087aa:	4602      	mov	r2, r0
 80087ac:	4629      	mov	r1, r5
 80087ae:	4620      	mov	r0, r4
 80087b0:	9207      	str	r2, [sp, #28]
 80087b2:	f000 fb2b 	bl	8008e0c <_Bfree>
 80087b6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80087ba:	ea43 0102 	orr.w	r1, r3, r2
 80087be:	9b04      	ldr	r3, [sp, #16]
 80087c0:	430b      	orrs	r3, r1
 80087c2:	464d      	mov	r5, r9
 80087c4:	d10f      	bne.n	80087e6 <_dtoa_r+0xa66>
 80087c6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80087ca:	d02a      	beq.n	8008822 <_dtoa_r+0xaa2>
 80087cc:	9b03      	ldr	r3, [sp, #12]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	dd02      	ble.n	80087d8 <_dtoa_r+0xa58>
 80087d2:	9b02      	ldr	r3, [sp, #8]
 80087d4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80087d8:	f88b a000 	strb.w	sl, [fp]
 80087dc:	e775      	b.n	80086ca <_dtoa_r+0x94a>
 80087de:	4638      	mov	r0, r7
 80087e0:	e7ba      	b.n	8008758 <_dtoa_r+0x9d8>
 80087e2:	2201      	movs	r2, #1
 80087e4:	e7e2      	b.n	80087ac <_dtoa_r+0xa2c>
 80087e6:	9b03      	ldr	r3, [sp, #12]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	db04      	blt.n	80087f6 <_dtoa_r+0xa76>
 80087ec:	9906      	ldr	r1, [sp, #24]
 80087ee:	430b      	orrs	r3, r1
 80087f0:	9904      	ldr	r1, [sp, #16]
 80087f2:	430b      	orrs	r3, r1
 80087f4:	d122      	bne.n	800883c <_dtoa_r+0xabc>
 80087f6:	2a00      	cmp	r2, #0
 80087f8:	ddee      	ble.n	80087d8 <_dtoa_r+0xa58>
 80087fa:	ee18 1a10 	vmov	r1, s16
 80087fe:	2201      	movs	r2, #1
 8008800:	4620      	mov	r0, r4
 8008802:	f000 fcd5 	bl	80091b0 <__lshift>
 8008806:	4631      	mov	r1, r6
 8008808:	ee08 0a10 	vmov	s16, r0
 800880c:	f000 fd40 	bl	8009290 <__mcmp>
 8008810:	2800      	cmp	r0, #0
 8008812:	dc03      	bgt.n	800881c <_dtoa_r+0xa9c>
 8008814:	d1e0      	bne.n	80087d8 <_dtoa_r+0xa58>
 8008816:	f01a 0f01 	tst.w	sl, #1
 800881a:	d0dd      	beq.n	80087d8 <_dtoa_r+0xa58>
 800881c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008820:	d1d7      	bne.n	80087d2 <_dtoa_r+0xa52>
 8008822:	2339      	movs	r3, #57	; 0x39
 8008824:	f88b 3000 	strb.w	r3, [fp]
 8008828:	462b      	mov	r3, r5
 800882a:	461d      	mov	r5, r3
 800882c:	3b01      	subs	r3, #1
 800882e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008832:	2a39      	cmp	r2, #57	; 0x39
 8008834:	d071      	beq.n	800891a <_dtoa_r+0xb9a>
 8008836:	3201      	adds	r2, #1
 8008838:	701a      	strb	r2, [r3, #0]
 800883a:	e746      	b.n	80086ca <_dtoa_r+0x94a>
 800883c:	2a00      	cmp	r2, #0
 800883e:	dd07      	ble.n	8008850 <_dtoa_r+0xad0>
 8008840:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008844:	d0ed      	beq.n	8008822 <_dtoa_r+0xaa2>
 8008846:	f10a 0301 	add.w	r3, sl, #1
 800884a:	f88b 3000 	strb.w	r3, [fp]
 800884e:	e73c      	b.n	80086ca <_dtoa_r+0x94a>
 8008850:	9b05      	ldr	r3, [sp, #20]
 8008852:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008856:	4599      	cmp	r9, r3
 8008858:	d047      	beq.n	80088ea <_dtoa_r+0xb6a>
 800885a:	ee18 1a10 	vmov	r1, s16
 800885e:	2300      	movs	r3, #0
 8008860:	220a      	movs	r2, #10
 8008862:	4620      	mov	r0, r4
 8008864:	f000 faf4 	bl	8008e50 <__multadd>
 8008868:	45b8      	cmp	r8, r7
 800886a:	ee08 0a10 	vmov	s16, r0
 800886e:	f04f 0300 	mov.w	r3, #0
 8008872:	f04f 020a 	mov.w	r2, #10
 8008876:	4641      	mov	r1, r8
 8008878:	4620      	mov	r0, r4
 800887a:	d106      	bne.n	800888a <_dtoa_r+0xb0a>
 800887c:	f000 fae8 	bl	8008e50 <__multadd>
 8008880:	4680      	mov	r8, r0
 8008882:	4607      	mov	r7, r0
 8008884:	f109 0901 	add.w	r9, r9, #1
 8008888:	e772      	b.n	8008770 <_dtoa_r+0x9f0>
 800888a:	f000 fae1 	bl	8008e50 <__multadd>
 800888e:	4639      	mov	r1, r7
 8008890:	4680      	mov	r8, r0
 8008892:	2300      	movs	r3, #0
 8008894:	220a      	movs	r2, #10
 8008896:	4620      	mov	r0, r4
 8008898:	f000 fada 	bl	8008e50 <__multadd>
 800889c:	4607      	mov	r7, r0
 800889e:	e7f1      	b.n	8008884 <_dtoa_r+0xb04>
 80088a0:	9b03      	ldr	r3, [sp, #12]
 80088a2:	9302      	str	r3, [sp, #8]
 80088a4:	9d01      	ldr	r5, [sp, #4]
 80088a6:	ee18 0a10 	vmov	r0, s16
 80088aa:	4631      	mov	r1, r6
 80088ac:	f7ff f9dc 	bl	8007c68 <quorem>
 80088b0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80088b4:	9b01      	ldr	r3, [sp, #4]
 80088b6:	f805 ab01 	strb.w	sl, [r5], #1
 80088ba:	1aea      	subs	r2, r5, r3
 80088bc:	9b02      	ldr	r3, [sp, #8]
 80088be:	4293      	cmp	r3, r2
 80088c0:	dd09      	ble.n	80088d6 <_dtoa_r+0xb56>
 80088c2:	ee18 1a10 	vmov	r1, s16
 80088c6:	2300      	movs	r3, #0
 80088c8:	220a      	movs	r2, #10
 80088ca:	4620      	mov	r0, r4
 80088cc:	f000 fac0 	bl	8008e50 <__multadd>
 80088d0:	ee08 0a10 	vmov	s16, r0
 80088d4:	e7e7      	b.n	80088a6 <_dtoa_r+0xb26>
 80088d6:	9b02      	ldr	r3, [sp, #8]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	bfc8      	it	gt
 80088dc:	461d      	movgt	r5, r3
 80088de:	9b01      	ldr	r3, [sp, #4]
 80088e0:	bfd8      	it	le
 80088e2:	2501      	movle	r5, #1
 80088e4:	441d      	add	r5, r3
 80088e6:	f04f 0800 	mov.w	r8, #0
 80088ea:	ee18 1a10 	vmov	r1, s16
 80088ee:	2201      	movs	r2, #1
 80088f0:	4620      	mov	r0, r4
 80088f2:	f000 fc5d 	bl	80091b0 <__lshift>
 80088f6:	4631      	mov	r1, r6
 80088f8:	ee08 0a10 	vmov	s16, r0
 80088fc:	f000 fcc8 	bl	8009290 <__mcmp>
 8008900:	2800      	cmp	r0, #0
 8008902:	dc91      	bgt.n	8008828 <_dtoa_r+0xaa8>
 8008904:	d102      	bne.n	800890c <_dtoa_r+0xb8c>
 8008906:	f01a 0f01 	tst.w	sl, #1
 800890a:	d18d      	bne.n	8008828 <_dtoa_r+0xaa8>
 800890c:	462b      	mov	r3, r5
 800890e:	461d      	mov	r5, r3
 8008910:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008914:	2a30      	cmp	r2, #48	; 0x30
 8008916:	d0fa      	beq.n	800890e <_dtoa_r+0xb8e>
 8008918:	e6d7      	b.n	80086ca <_dtoa_r+0x94a>
 800891a:	9a01      	ldr	r2, [sp, #4]
 800891c:	429a      	cmp	r2, r3
 800891e:	d184      	bne.n	800882a <_dtoa_r+0xaaa>
 8008920:	9b00      	ldr	r3, [sp, #0]
 8008922:	3301      	adds	r3, #1
 8008924:	9300      	str	r3, [sp, #0]
 8008926:	2331      	movs	r3, #49	; 0x31
 8008928:	7013      	strb	r3, [r2, #0]
 800892a:	e6ce      	b.n	80086ca <_dtoa_r+0x94a>
 800892c:	4b09      	ldr	r3, [pc, #36]	; (8008954 <_dtoa_r+0xbd4>)
 800892e:	f7ff ba95 	b.w	8007e5c <_dtoa_r+0xdc>
 8008932:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008934:	2b00      	cmp	r3, #0
 8008936:	f47f aa6e 	bne.w	8007e16 <_dtoa_r+0x96>
 800893a:	4b07      	ldr	r3, [pc, #28]	; (8008958 <_dtoa_r+0xbd8>)
 800893c:	f7ff ba8e 	b.w	8007e5c <_dtoa_r+0xdc>
 8008940:	9b02      	ldr	r3, [sp, #8]
 8008942:	2b00      	cmp	r3, #0
 8008944:	dcae      	bgt.n	80088a4 <_dtoa_r+0xb24>
 8008946:	9b06      	ldr	r3, [sp, #24]
 8008948:	2b02      	cmp	r3, #2
 800894a:	f73f aea8 	bgt.w	800869e <_dtoa_r+0x91e>
 800894e:	e7a9      	b.n	80088a4 <_dtoa_r+0xb24>
 8008950:	0800a6e9 	.word	0x0800a6e9
 8008954:	08009fb0 	.word	0x08009fb0
 8008958:	0800a66a 	.word	0x0800a66a

0800895c <__sflush_r>:
 800895c:	898a      	ldrh	r2, [r1, #12]
 800895e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008962:	4605      	mov	r5, r0
 8008964:	0710      	lsls	r0, r2, #28
 8008966:	460c      	mov	r4, r1
 8008968:	d458      	bmi.n	8008a1c <__sflush_r+0xc0>
 800896a:	684b      	ldr	r3, [r1, #4]
 800896c:	2b00      	cmp	r3, #0
 800896e:	dc05      	bgt.n	800897c <__sflush_r+0x20>
 8008970:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008972:	2b00      	cmp	r3, #0
 8008974:	dc02      	bgt.n	800897c <__sflush_r+0x20>
 8008976:	2000      	movs	r0, #0
 8008978:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800897c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800897e:	2e00      	cmp	r6, #0
 8008980:	d0f9      	beq.n	8008976 <__sflush_r+0x1a>
 8008982:	2300      	movs	r3, #0
 8008984:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008988:	682f      	ldr	r7, [r5, #0]
 800898a:	602b      	str	r3, [r5, #0]
 800898c:	d032      	beq.n	80089f4 <__sflush_r+0x98>
 800898e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008990:	89a3      	ldrh	r3, [r4, #12]
 8008992:	075a      	lsls	r2, r3, #29
 8008994:	d505      	bpl.n	80089a2 <__sflush_r+0x46>
 8008996:	6863      	ldr	r3, [r4, #4]
 8008998:	1ac0      	subs	r0, r0, r3
 800899a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800899c:	b10b      	cbz	r3, 80089a2 <__sflush_r+0x46>
 800899e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80089a0:	1ac0      	subs	r0, r0, r3
 80089a2:	2300      	movs	r3, #0
 80089a4:	4602      	mov	r2, r0
 80089a6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80089a8:	6a21      	ldr	r1, [r4, #32]
 80089aa:	4628      	mov	r0, r5
 80089ac:	47b0      	blx	r6
 80089ae:	1c43      	adds	r3, r0, #1
 80089b0:	89a3      	ldrh	r3, [r4, #12]
 80089b2:	d106      	bne.n	80089c2 <__sflush_r+0x66>
 80089b4:	6829      	ldr	r1, [r5, #0]
 80089b6:	291d      	cmp	r1, #29
 80089b8:	d82c      	bhi.n	8008a14 <__sflush_r+0xb8>
 80089ba:	4a2a      	ldr	r2, [pc, #168]	; (8008a64 <__sflush_r+0x108>)
 80089bc:	40ca      	lsrs	r2, r1
 80089be:	07d6      	lsls	r6, r2, #31
 80089c0:	d528      	bpl.n	8008a14 <__sflush_r+0xb8>
 80089c2:	2200      	movs	r2, #0
 80089c4:	6062      	str	r2, [r4, #4]
 80089c6:	04d9      	lsls	r1, r3, #19
 80089c8:	6922      	ldr	r2, [r4, #16]
 80089ca:	6022      	str	r2, [r4, #0]
 80089cc:	d504      	bpl.n	80089d8 <__sflush_r+0x7c>
 80089ce:	1c42      	adds	r2, r0, #1
 80089d0:	d101      	bne.n	80089d6 <__sflush_r+0x7a>
 80089d2:	682b      	ldr	r3, [r5, #0]
 80089d4:	b903      	cbnz	r3, 80089d8 <__sflush_r+0x7c>
 80089d6:	6560      	str	r0, [r4, #84]	; 0x54
 80089d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089da:	602f      	str	r7, [r5, #0]
 80089dc:	2900      	cmp	r1, #0
 80089de:	d0ca      	beq.n	8008976 <__sflush_r+0x1a>
 80089e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089e4:	4299      	cmp	r1, r3
 80089e6:	d002      	beq.n	80089ee <__sflush_r+0x92>
 80089e8:	4628      	mov	r0, r5
 80089ea:	f7fe f8e3 	bl	8006bb4 <_free_r>
 80089ee:	2000      	movs	r0, #0
 80089f0:	6360      	str	r0, [r4, #52]	; 0x34
 80089f2:	e7c1      	b.n	8008978 <__sflush_r+0x1c>
 80089f4:	6a21      	ldr	r1, [r4, #32]
 80089f6:	2301      	movs	r3, #1
 80089f8:	4628      	mov	r0, r5
 80089fa:	47b0      	blx	r6
 80089fc:	1c41      	adds	r1, r0, #1
 80089fe:	d1c7      	bne.n	8008990 <__sflush_r+0x34>
 8008a00:	682b      	ldr	r3, [r5, #0]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d0c4      	beq.n	8008990 <__sflush_r+0x34>
 8008a06:	2b1d      	cmp	r3, #29
 8008a08:	d001      	beq.n	8008a0e <__sflush_r+0xb2>
 8008a0a:	2b16      	cmp	r3, #22
 8008a0c:	d101      	bne.n	8008a12 <__sflush_r+0xb6>
 8008a0e:	602f      	str	r7, [r5, #0]
 8008a10:	e7b1      	b.n	8008976 <__sflush_r+0x1a>
 8008a12:	89a3      	ldrh	r3, [r4, #12]
 8008a14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a18:	81a3      	strh	r3, [r4, #12]
 8008a1a:	e7ad      	b.n	8008978 <__sflush_r+0x1c>
 8008a1c:	690f      	ldr	r7, [r1, #16]
 8008a1e:	2f00      	cmp	r7, #0
 8008a20:	d0a9      	beq.n	8008976 <__sflush_r+0x1a>
 8008a22:	0793      	lsls	r3, r2, #30
 8008a24:	680e      	ldr	r6, [r1, #0]
 8008a26:	bf08      	it	eq
 8008a28:	694b      	ldreq	r3, [r1, #20]
 8008a2a:	600f      	str	r7, [r1, #0]
 8008a2c:	bf18      	it	ne
 8008a2e:	2300      	movne	r3, #0
 8008a30:	eba6 0807 	sub.w	r8, r6, r7
 8008a34:	608b      	str	r3, [r1, #8]
 8008a36:	f1b8 0f00 	cmp.w	r8, #0
 8008a3a:	dd9c      	ble.n	8008976 <__sflush_r+0x1a>
 8008a3c:	6a21      	ldr	r1, [r4, #32]
 8008a3e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008a40:	4643      	mov	r3, r8
 8008a42:	463a      	mov	r2, r7
 8008a44:	4628      	mov	r0, r5
 8008a46:	47b0      	blx	r6
 8008a48:	2800      	cmp	r0, #0
 8008a4a:	dc06      	bgt.n	8008a5a <__sflush_r+0xfe>
 8008a4c:	89a3      	ldrh	r3, [r4, #12]
 8008a4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a52:	81a3      	strh	r3, [r4, #12]
 8008a54:	f04f 30ff 	mov.w	r0, #4294967295
 8008a58:	e78e      	b.n	8008978 <__sflush_r+0x1c>
 8008a5a:	4407      	add	r7, r0
 8008a5c:	eba8 0800 	sub.w	r8, r8, r0
 8008a60:	e7e9      	b.n	8008a36 <__sflush_r+0xda>
 8008a62:	bf00      	nop
 8008a64:	20400001 	.word	0x20400001

08008a68 <_fflush_r>:
 8008a68:	b538      	push	{r3, r4, r5, lr}
 8008a6a:	690b      	ldr	r3, [r1, #16]
 8008a6c:	4605      	mov	r5, r0
 8008a6e:	460c      	mov	r4, r1
 8008a70:	b913      	cbnz	r3, 8008a78 <_fflush_r+0x10>
 8008a72:	2500      	movs	r5, #0
 8008a74:	4628      	mov	r0, r5
 8008a76:	bd38      	pop	{r3, r4, r5, pc}
 8008a78:	b118      	cbz	r0, 8008a82 <_fflush_r+0x1a>
 8008a7a:	6983      	ldr	r3, [r0, #24]
 8008a7c:	b90b      	cbnz	r3, 8008a82 <_fflush_r+0x1a>
 8008a7e:	f000 f8c5 	bl	8008c0c <__sinit>
 8008a82:	4b14      	ldr	r3, [pc, #80]	; (8008ad4 <_fflush_r+0x6c>)
 8008a84:	429c      	cmp	r4, r3
 8008a86:	d11b      	bne.n	8008ac0 <_fflush_r+0x58>
 8008a88:	686c      	ldr	r4, [r5, #4]
 8008a8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d0ef      	beq.n	8008a72 <_fflush_r+0xa>
 8008a92:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008a94:	07d0      	lsls	r0, r2, #31
 8008a96:	d404      	bmi.n	8008aa2 <_fflush_r+0x3a>
 8008a98:	0599      	lsls	r1, r3, #22
 8008a9a:	d402      	bmi.n	8008aa2 <_fflush_r+0x3a>
 8008a9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a9e:	f000 f958 	bl	8008d52 <__retarget_lock_acquire_recursive>
 8008aa2:	4628      	mov	r0, r5
 8008aa4:	4621      	mov	r1, r4
 8008aa6:	f7ff ff59 	bl	800895c <__sflush_r>
 8008aaa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008aac:	07da      	lsls	r2, r3, #31
 8008aae:	4605      	mov	r5, r0
 8008ab0:	d4e0      	bmi.n	8008a74 <_fflush_r+0xc>
 8008ab2:	89a3      	ldrh	r3, [r4, #12]
 8008ab4:	059b      	lsls	r3, r3, #22
 8008ab6:	d4dd      	bmi.n	8008a74 <_fflush_r+0xc>
 8008ab8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008aba:	f000 f94b 	bl	8008d54 <__retarget_lock_release_recursive>
 8008abe:	e7d9      	b.n	8008a74 <_fflush_r+0xc>
 8008ac0:	4b05      	ldr	r3, [pc, #20]	; (8008ad8 <_fflush_r+0x70>)
 8008ac2:	429c      	cmp	r4, r3
 8008ac4:	d101      	bne.n	8008aca <_fflush_r+0x62>
 8008ac6:	68ac      	ldr	r4, [r5, #8]
 8008ac8:	e7df      	b.n	8008a8a <_fflush_r+0x22>
 8008aca:	4b04      	ldr	r3, [pc, #16]	; (8008adc <_fflush_r+0x74>)
 8008acc:	429c      	cmp	r4, r3
 8008ace:	bf08      	it	eq
 8008ad0:	68ec      	ldreq	r4, [r5, #12]
 8008ad2:	e7da      	b.n	8008a8a <_fflush_r+0x22>
 8008ad4:	0800a71c 	.word	0x0800a71c
 8008ad8:	0800a73c 	.word	0x0800a73c
 8008adc:	0800a6fc 	.word	0x0800a6fc

08008ae0 <fileno>:
 8008ae0:	b570      	push	{r4, r5, r6, lr}
 8008ae2:	4e1a      	ldr	r6, [pc, #104]	; (8008b4c <fileno+0x6c>)
 8008ae4:	6835      	ldr	r5, [r6, #0]
 8008ae6:	4604      	mov	r4, r0
 8008ae8:	b125      	cbz	r5, 8008af4 <fileno+0x14>
 8008aea:	69ab      	ldr	r3, [r5, #24]
 8008aec:	b913      	cbnz	r3, 8008af4 <fileno+0x14>
 8008aee:	4628      	mov	r0, r5
 8008af0:	f000 f88c 	bl	8008c0c <__sinit>
 8008af4:	4b16      	ldr	r3, [pc, #88]	; (8008b50 <fileno+0x70>)
 8008af6:	429c      	cmp	r4, r3
 8008af8:	d118      	bne.n	8008b2c <fileno+0x4c>
 8008afa:	686c      	ldr	r4, [r5, #4]
 8008afc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008afe:	07d8      	lsls	r0, r3, #31
 8008b00:	d405      	bmi.n	8008b0e <fileno+0x2e>
 8008b02:	89a3      	ldrh	r3, [r4, #12]
 8008b04:	0599      	lsls	r1, r3, #22
 8008b06:	d402      	bmi.n	8008b0e <fileno+0x2e>
 8008b08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b0a:	f000 f922 	bl	8008d52 <__retarget_lock_acquire_recursive>
 8008b0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b12:	b1ab      	cbz	r3, 8008b40 <fileno+0x60>
 8008b14:	f9b4 500e 	ldrsh.w	r5, [r4, #14]
 8008b18:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008b1a:	07d2      	lsls	r2, r2, #31
 8008b1c:	d404      	bmi.n	8008b28 <fileno+0x48>
 8008b1e:	059b      	lsls	r3, r3, #22
 8008b20:	d402      	bmi.n	8008b28 <fileno+0x48>
 8008b22:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b24:	f000 f916 	bl	8008d54 <__retarget_lock_release_recursive>
 8008b28:	4628      	mov	r0, r5
 8008b2a:	bd70      	pop	{r4, r5, r6, pc}
 8008b2c:	4b09      	ldr	r3, [pc, #36]	; (8008b54 <fileno+0x74>)
 8008b2e:	429c      	cmp	r4, r3
 8008b30:	d101      	bne.n	8008b36 <fileno+0x56>
 8008b32:	68ac      	ldr	r4, [r5, #8]
 8008b34:	e7e2      	b.n	8008afc <fileno+0x1c>
 8008b36:	4b08      	ldr	r3, [pc, #32]	; (8008b58 <fileno+0x78>)
 8008b38:	429c      	cmp	r4, r3
 8008b3a:	bf08      	it	eq
 8008b3c:	68ec      	ldreq	r4, [r5, #12]
 8008b3e:	e7dd      	b.n	8008afc <fileno+0x1c>
 8008b40:	6832      	ldr	r2, [r6, #0]
 8008b42:	2109      	movs	r1, #9
 8008b44:	6011      	str	r1, [r2, #0]
 8008b46:	f04f 35ff 	mov.w	r5, #4294967295
 8008b4a:	e7e5      	b.n	8008b18 <fileno+0x38>
 8008b4c:	2000003c 	.word	0x2000003c
 8008b50:	0800a71c 	.word	0x0800a71c
 8008b54:	0800a73c 	.word	0x0800a73c
 8008b58:	0800a6fc 	.word	0x0800a6fc

08008b5c <std>:
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	b510      	push	{r4, lr}
 8008b60:	4604      	mov	r4, r0
 8008b62:	e9c0 3300 	strd	r3, r3, [r0]
 8008b66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008b6a:	6083      	str	r3, [r0, #8]
 8008b6c:	8181      	strh	r1, [r0, #12]
 8008b6e:	6643      	str	r3, [r0, #100]	; 0x64
 8008b70:	81c2      	strh	r2, [r0, #14]
 8008b72:	6183      	str	r3, [r0, #24]
 8008b74:	4619      	mov	r1, r3
 8008b76:	2208      	movs	r2, #8
 8008b78:	305c      	adds	r0, #92	; 0x5c
 8008b7a:	f7fe f813 	bl	8006ba4 <memset>
 8008b7e:	4b05      	ldr	r3, [pc, #20]	; (8008b94 <std+0x38>)
 8008b80:	6263      	str	r3, [r4, #36]	; 0x24
 8008b82:	4b05      	ldr	r3, [pc, #20]	; (8008b98 <std+0x3c>)
 8008b84:	62a3      	str	r3, [r4, #40]	; 0x28
 8008b86:	4b05      	ldr	r3, [pc, #20]	; (8008b9c <std+0x40>)
 8008b88:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008b8a:	4b05      	ldr	r3, [pc, #20]	; (8008ba0 <std+0x44>)
 8008b8c:	6224      	str	r4, [r4, #32]
 8008b8e:	6323      	str	r3, [r4, #48]	; 0x30
 8008b90:	bd10      	pop	{r4, pc}
 8008b92:	bf00      	nop
 8008b94:	08009779 	.word	0x08009779
 8008b98:	0800979b 	.word	0x0800979b
 8008b9c:	080097d3 	.word	0x080097d3
 8008ba0:	080097f7 	.word	0x080097f7

08008ba4 <_cleanup_r>:
 8008ba4:	4901      	ldr	r1, [pc, #4]	; (8008bac <_cleanup_r+0x8>)
 8008ba6:	f000 b8af 	b.w	8008d08 <_fwalk_reent>
 8008baa:	bf00      	nop
 8008bac:	08008a69 	.word	0x08008a69

08008bb0 <__sfmoreglue>:
 8008bb0:	b570      	push	{r4, r5, r6, lr}
 8008bb2:	2268      	movs	r2, #104	; 0x68
 8008bb4:	1e4d      	subs	r5, r1, #1
 8008bb6:	4355      	muls	r5, r2
 8008bb8:	460e      	mov	r6, r1
 8008bba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008bbe:	f7fe f865 	bl	8006c8c <_malloc_r>
 8008bc2:	4604      	mov	r4, r0
 8008bc4:	b140      	cbz	r0, 8008bd8 <__sfmoreglue+0x28>
 8008bc6:	2100      	movs	r1, #0
 8008bc8:	e9c0 1600 	strd	r1, r6, [r0]
 8008bcc:	300c      	adds	r0, #12
 8008bce:	60a0      	str	r0, [r4, #8]
 8008bd0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008bd4:	f7fd ffe6 	bl	8006ba4 <memset>
 8008bd8:	4620      	mov	r0, r4
 8008bda:	bd70      	pop	{r4, r5, r6, pc}

08008bdc <__sfp_lock_acquire>:
 8008bdc:	4801      	ldr	r0, [pc, #4]	; (8008be4 <__sfp_lock_acquire+0x8>)
 8008bde:	f000 b8b8 	b.w	8008d52 <__retarget_lock_acquire_recursive>
 8008be2:	bf00      	nop
 8008be4:	20000485 	.word	0x20000485

08008be8 <__sfp_lock_release>:
 8008be8:	4801      	ldr	r0, [pc, #4]	; (8008bf0 <__sfp_lock_release+0x8>)
 8008bea:	f000 b8b3 	b.w	8008d54 <__retarget_lock_release_recursive>
 8008bee:	bf00      	nop
 8008bf0:	20000485 	.word	0x20000485

08008bf4 <__sinit_lock_acquire>:
 8008bf4:	4801      	ldr	r0, [pc, #4]	; (8008bfc <__sinit_lock_acquire+0x8>)
 8008bf6:	f000 b8ac 	b.w	8008d52 <__retarget_lock_acquire_recursive>
 8008bfa:	bf00      	nop
 8008bfc:	20000486 	.word	0x20000486

08008c00 <__sinit_lock_release>:
 8008c00:	4801      	ldr	r0, [pc, #4]	; (8008c08 <__sinit_lock_release+0x8>)
 8008c02:	f000 b8a7 	b.w	8008d54 <__retarget_lock_release_recursive>
 8008c06:	bf00      	nop
 8008c08:	20000486 	.word	0x20000486

08008c0c <__sinit>:
 8008c0c:	b510      	push	{r4, lr}
 8008c0e:	4604      	mov	r4, r0
 8008c10:	f7ff fff0 	bl	8008bf4 <__sinit_lock_acquire>
 8008c14:	69a3      	ldr	r3, [r4, #24]
 8008c16:	b11b      	cbz	r3, 8008c20 <__sinit+0x14>
 8008c18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c1c:	f7ff bff0 	b.w	8008c00 <__sinit_lock_release>
 8008c20:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008c24:	6523      	str	r3, [r4, #80]	; 0x50
 8008c26:	4b13      	ldr	r3, [pc, #76]	; (8008c74 <__sinit+0x68>)
 8008c28:	4a13      	ldr	r2, [pc, #76]	; (8008c78 <__sinit+0x6c>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	62a2      	str	r2, [r4, #40]	; 0x28
 8008c2e:	42a3      	cmp	r3, r4
 8008c30:	bf04      	itt	eq
 8008c32:	2301      	moveq	r3, #1
 8008c34:	61a3      	streq	r3, [r4, #24]
 8008c36:	4620      	mov	r0, r4
 8008c38:	f000 f820 	bl	8008c7c <__sfp>
 8008c3c:	6060      	str	r0, [r4, #4]
 8008c3e:	4620      	mov	r0, r4
 8008c40:	f000 f81c 	bl	8008c7c <__sfp>
 8008c44:	60a0      	str	r0, [r4, #8]
 8008c46:	4620      	mov	r0, r4
 8008c48:	f000 f818 	bl	8008c7c <__sfp>
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	60e0      	str	r0, [r4, #12]
 8008c50:	2104      	movs	r1, #4
 8008c52:	6860      	ldr	r0, [r4, #4]
 8008c54:	f7ff ff82 	bl	8008b5c <std>
 8008c58:	68a0      	ldr	r0, [r4, #8]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	2109      	movs	r1, #9
 8008c5e:	f7ff ff7d 	bl	8008b5c <std>
 8008c62:	68e0      	ldr	r0, [r4, #12]
 8008c64:	2202      	movs	r2, #2
 8008c66:	2112      	movs	r1, #18
 8008c68:	f7ff ff78 	bl	8008b5c <std>
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	61a3      	str	r3, [r4, #24]
 8008c70:	e7d2      	b.n	8008c18 <__sinit+0xc>
 8008c72:	bf00      	nop
 8008c74:	08009f9c 	.word	0x08009f9c
 8008c78:	08008ba5 	.word	0x08008ba5

08008c7c <__sfp>:
 8008c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c7e:	4607      	mov	r7, r0
 8008c80:	f7ff ffac 	bl	8008bdc <__sfp_lock_acquire>
 8008c84:	4b1e      	ldr	r3, [pc, #120]	; (8008d00 <__sfp+0x84>)
 8008c86:	681e      	ldr	r6, [r3, #0]
 8008c88:	69b3      	ldr	r3, [r6, #24]
 8008c8a:	b913      	cbnz	r3, 8008c92 <__sfp+0x16>
 8008c8c:	4630      	mov	r0, r6
 8008c8e:	f7ff ffbd 	bl	8008c0c <__sinit>
 8008c92:	3648      	adds	r6, #72	; 0x48
 8008c94:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008c98:	3b01      	subs	r3, #1
 8008c9a:	d503      	bpl.n	8008ca4 <__sfp+0x28>
 8008c9c:	6833      	ldr	r3, [r6, #0]
 8008c9e:	b30b      	cbz	r3, 8008ce4 <__sfp+0x68>
 8008ca0:	6836      	ldr	r6, [r6, #0]
 8008ca2:	e7f7      	b.n	8008c94 <__sfp+0x18>
 8008ca4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008ca8:	b9d5      	cbnz	r5, 8008ce0 <__sfp+0x64>
 8008caa:	4b16      	ldr	r3, [pc, #88]	; (8008d04 <__sfp+0x88>)
 8008cac:	60e3      	str	r3, [r4, #12]
 8008cae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008cb2:	6665      	str	r5, [r4, #100]	; 0x64
 8008cb4:	f000 f84c 	bl	8008d50 <__retarget_lock_init_recursive>
 8008cb8:	f7ff ff96 	bl	8008be8 <__sfp_lock_release>
 8008cbc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008cc0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008cc4:	6025      	str	r5, [r4, #0]
 8008cc6:	61a5      	str	r5, [r4, #24]
 8008cc8:	2208      	movs	r2, #8
 8008cca:	4629      	mov	r1, r5
 8008ccc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008cd0:	f7fd ff68 	bl	8006ba4 <memset>
 8008cd4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008cd8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008cdc:	4620      	mov	r0, r4
 8008cde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ce0:	3468      	adds	r4, #104	; 0x68
 8008ce2:	e7d9      	b.n	8008c98 <__sfp+0x1c>
 8008ce4:	2104      	movs	r1, #4
 8008ce6:	4638      	mov	r0, r7
 8008ce8:	f7ff ff62 	bl	8008bb0 <__sfmoreglue>
 8008cec:	4604      	mov	r4, r0
 8008cee:	6030      	str	r0, [r6, #0]
 8008cf0:	2800      	cmp	r0, #0
 8008cf2:	d1d5      	bne.n	8008ca0 <__sfp+0x24>
 8008cf4:	f7ff ff78 	bl	8008be8 <__sfp_lock_release>
 8008cf8:	230c      	movs	r3, #12
 8008cfa:	603b      	str	r3, [r7, #0]
 8008cfc:	e7ee      	b.n	8008cdc <__sfp+0x60>
 8008cfe:	bf00      	nop
 8008d00:	08009f9c 	.word	0x08009f9c
 8008d04:	ffff0001 	.word	0xffff0001

08008d08 <_fwalk_reent>:
 8008d08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d0c:	4606      	mov	r6, r0
 8008d0e:	4688      	mov	r8, r1
 8008d10:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008d14:	2700      	movs	r7, #0
 8008d16:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d1a:	f1b9 0901 	subs.w	r9, r9, #1
 8008d1e:	d505      	bpl.n	8008d2c <_fwalk_reent+0x24>
 8008d20:	6824      	ldr	r4, [r4, #0]
 8008d22:	2c00      	cmp	r4, #0
 8008d24:	d1f7      	bne.n	8008d16 <_fwalk_reent+0xe>
 8008d26:	4638      	mov	r0, r7
 8008d28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d2c:	89ab      	ldrh	r3, [r5, #12]
 8008d2e:	2b01      	cmp	r3, #1
 8008d30:	d907      	bls.n	8008d42 <_fwalk_reent+0x3a>
 8008d32:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d36:	3301      	adds	r3, #1
 8008d38:	d003      	beq.n	8008d42 <_fwalk_reent+0x3a>
 8008d3a:	4629      	mov	r1, r5
 8008d3c:	4630      	mov	r0, r6
 8008d3e:	47c0      	blx	r8
 8008d40:	4307      	orrs	r7, r0
 8008d42:	3568      	adds	r5, #104	; 0x68
 8008d44:	e7e9      	b.n	8008d1a <_fwalk_reent+0x12>
	...

08008d48 <_localeconv_r>:
 8008d48:	4800      	ldr	r0, [pc, #0]	; (8008d4c <_localeconv_r+0x4>)
 8008d4a:	4770      	bx	lr
 8008d4c:	20000190 	.word	0x20000190

08008d50 <__retarget_lock_init_recursive>:
 8008d50:	4770      	bx	lr

08008d52 <__retarget_lock_acquire_recursive>:
 8008d52:	4770      	bx	lr

08008d54 <__retarget_lock_release_recursive>:
 8008d54:	4770      	bx	lr

08008d56 <memcpy>:
 8008d56:	440a      	add	r2, r1
 8008d58:	4291      	cmp	r1, r2
 8008d5a:	f100 33ff 	add.w	r3, r0, #4294967295
 8008d5e:	d100      	bne.n	8008d62 <memcpy+0xc>
 8008d60:	4770      	bx	lr
 8008d62:	b510      	push	{r4, lr}
 8008d64:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d68:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d6c:	4291      	cmp	r1, r2
 8008d6e:	d1f9      	bne.n	8008d64 <memcpy+0xe>
 8008d70:	bd10      	pop	{r4, pc}
	...

08008d74 <__malloc_lock>:
 8008d74:	4801      	ldr	r0, [pc, #4]	; (8008d7c <__malloc_lock+0x8>)
 8008d76:	f7ff bfec 	b.w	8008d52 <__retarget_lock_acquire_recursive>
 8008d7a:	bf00      	nop
 8008d7c:	20000484 	.word	0x20000484

08008d80 <__malloc_unlock>:
 8008d80:	4801      	ldr	r0, [pc, #4]	; (8008d88 <__malloc_unlock+0x8>)
 8008d82:	f7ff bfe7 	b.w	8008d54 <__retarget_lock_release_recursive>
 8008d86:	bf00      	nop
 8008d88:	20000484 	.word	0x20000484

08008d8c <_Balloc>:
 8008d8c:	b570      	push	{r4, r5, r6, lr}
 8008d8e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008d90:	4604      	mov	r4, r0
 8008d92:	460d      	mov	r5, r1
 8008d94:	b976      	cbnz	r6, 8008db4 <_Balloc+0x28>
 8008d96:	2010      	movs	r0, #16
 8008d98:	f7fd fefc 	bl	8006b94 <malloc>
 8008d9c:	4602      	mov	r2, r0
 8008d9e:	6260      	str	r0, [r4, #36]	; 0x24
 8008da0:	b920      	cbnz	r0, 8008dac <_Balloc+0x20>
 8008da2:	4b18      	ldr	r3, [pc, #96]	; (8008e04 <_Balloc+0x78>)
 8008da4:	4818      	ldr	r0, [pc, #96]	; (8008e08 <_Balloc+0x7c>)
 8008da6:	2166      	movs	r1, #102	; 0x66
 8008da8:	f000 fd2a 	bl	8009800 <__assert_func>
 8008dac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008db0:	6006      	str	r6, [r0, #0]
 8008db2:	60c6      	str	r6, [r0, #12]
 8008db4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008db6:	68f3      	ldr	r3, [r6, #12]
 8008db8:	b183      	cbz	r3, 8008ddc <_Balloc+0x50>
 8008dba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008dbc:	68db      	ldr	r3, [r3, #12]
 8008dbe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008dc2:	b9b8      	cbnz	r0, 8008df4 <_Balloc+0x68>
 8008dc4:	2101      	movs	r1, #1
 8008dc6:	fa01 f605 	lsl.w	r6, r1, r5
 8008dca:	1d72      	adds	r2, r6, #5
 8008dcc:	0092      	lsls	r2, r2, #2
 8008dce:	4620      	mov	r0, r4
 8008dd0:	f000 fb60 	bl	8009494 <_calloc_r>
 8008dd4:	b160      	cbz	r0, 8008df0 <_Balloc+0x64>
 8008dd6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008dda:	e00e      	b.n	8008dfa <_Balloc+0x6e>
 8008ddc:	2221      	movs	r2, #33	; 0x21
 8008dde:	2104      	movs	r1, #4
 8008de0:	4620      	mov	r0, r4
 8008de2:	f000 fb57 	bl	8009494 <_calloc_r>
 8008de6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008de8:	60f0      	str	r0, [r6, #12]
 8008dea:	68db      	ldr	r3, [r3, #12]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d1e4      	bne.n	8008dba <_Balloc+0x2e>
 8008df0:	2000      	movs	r0, #0
 8008df2:	bd70      	pop	{r4, r5, r6, pc}
 8008df4:	6802      	ldr	r2, [r0, #0]
 8008df6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008e00:	e7f7      	b.n	8008df2 <_Balloc+0x66>
 8008e02:	bf00      	nop
 8008e04:	0800a677 	.word	0x0800a677
 8008e08:	0800a75c 	.word	0x0800a75c

08008e0c <_Bfree>:
 8008e0c:	b570      	push	{r4, r5, r6, lr}
 8008e0e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008e10:	4605      	mov	r5, r0
 8008e12:	460c      	mov	r4, r1
 8008e14:	b976      	cbnz	r6, 8008e34 <_Bfree+0x28>
 8008e16:	2010      	movs	r0, #16
 8008e18:	f7fd febc 	bl	8006b94 <malloc>
 8008e1c:	4602      	mov	r2, r0
 8008e1e:	6268      	str	r0, [r5, #36]	; 0x24
 8008e20:	b920      	cbnz	r0, 8008e2c <_Bfree+0x20>
 8008e22:	4b09      	ldr	r3, [pc, #36]	; (8008e48 <_Bfree+0x3c>)
 8008e24:	4809      	ldr	r0, [pc, #36]	; (8008e4c <_Bfree+0x40>)
 8008e26:	218a      	movs	r1, #138	; 0x8a
 8008e28:	f000 fcea 	bl	8009800 <__assert_func>
 8008e2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e30:	6006      	str	r6, [r0, #0]
 8008e32:	60c6      	str	r6, [r0, #12]
 8008e34:	b13c      	cbz	r4, 8008e46 <_Bfree+0x3a>
 8008e36:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008e38:	6862      	ldr	r2, [r4, #4]
 8008e3a:	68db      	ldr	r3, [r3, #12]
 8008e3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008e40:	6021      	str	r1, [r4, #0]
 8008e42:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008e46:	bd70      	pop	{r4, r5, r6, pc}
 8008e48:	0800a677 	.word	0x0800a677
 8008e4c:	0800a75c 	.word	0x0800a75c

08008e50 <__multadd>:
 8008e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e54:	690d      	ldr	r5, [r1, #16]
 8008e56:	4607      	mov	r7, r0
 8008e58:	460c      	mov	r4, r1
 8008e5a:	461e      	mov	r6, r3
 8008e5c:	f101 0c14 	add.w	ip, r1, #20
 8008e60:	2000      	movs	r0, #0
 8008e62:	f8dc 3000 	ldr.w	r3, [ip]
 8008e66:	b299      	uxth	r1, r3
 8008e68:	fb02 6101 	mla	r1, r2, r1, r6
 8008e6c:	0c1e      	lsrs	r6, r3, #16
 8008e6e:	0c0b      	lsrs	r3, r1, #16
 8008e70:	fb02 3306 	mla	r3, r2, r6, r3
 8008e74:	b289      	uxth	r1, r1
 8008e76:	3001      	adds	r0, #1
 8008e78:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008e7c:	4285      	cmp	r5, r0
 8008e7e:	f84c 1b04 	str.w	r1, [ip], #4
 8008e82:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008e86:	dcec      	bgt.n	8008e62 <__multadd+0x12>
 8008e88:	b30e      	cbz	r6, 8008ece <__multadd+0x7e>
 8008e8a:	68a3      	ldr	r3, [r4, #8]
 8008e8c:	42ab      	cmp	r3, r5
 8008e8e:	dc19      	bgt.n	8008ec4 <__multadd+0x74>
 8008e90:	6861      	ldr	r1, [r4, #4]
 8008e92:	4638      	mov	r0, r7
 8008e94:	3101      	adds	r1, #1
 8008e96:	f7ff ff79 	bl	8008d8c <_Balloc>
 8008e9a:	4680      	mov	r8, r0
 8008e9c:	b928      	cbnz	r0, 8008eaa <__multadd+0x5a>
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	4b0c      	ldr	r3, [pc, #48]	; (8008ed4 <__multadd+0x84>)
 8008ea2:	480d      	ldr	r0, [pc, #52]	; (8008ed8 <__multadd+0x88>)
 8008ea4:	21b5      	movs	r1, #181	; 0xb5
 8008ea6:	f000 fcab 	bl	8009800 <__assert_func>
 8008eaa:	6922      	ldr	r2, [r4, #16]
 8008eac:	3202      	adds	r2, #2
 8008eae:	f104 010c 	add.w	r1, r4, #12
 8008eb2:	0092      	lsls	r2, r2, #2
 8008eb4:	300c      	adds	r0, #12
 8008eb6:	f7ff ff4e 	bl	8008d56 <memcpy>
 8008eba:	4621      	mov	r1, r4
 8008ebc:	4638      	mov	r0, r7
 8008ebe:	f7ff ffa5 	bl	8008e0c <_Bfree>
 8008ec2:	4644      	mov	r4, r8
 8008ec4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008ec8:	3501      	adds	r5, #1
 8008eca:	615e      	str	r6, [r3, #20]
 8008ecc:	6125      	str	r5, [r4, #16]
 8008ece:	4620      	mov	r0, r4
 8008ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ed4:	0800a6e9 	.word	0x0800a6e9
 8008ed8:	0800a75c 	.word	0x0800a75c

08008edc <__hi0bits>:
 8008edc:	0c03      	lsrs	r3, r0, #16
 8008ede:	041b      	lsls	r3, r3, #16
 8008ee0:	b9d3      	cbnz	r3, 8008f18 <__hi0bits+0x3c>
 8008ee2:	0400      	lsls	r0, r0, #16
 8008ee4:	2310      	movs	r3, #16
 8008ee6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008eea:	bf04      	itt	eq
 8008eec:	0200      	lsleq	r0, r0, #8
 8008eee:	3308      	addeq	r3, #8
 8008ef0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008ef4:	bf04      	itt	eq
 8008ef6:	0100      	lsleq	r0, r0, #4
 8008ef8:	3304      	addeq	r3, #4
 8008efa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008efe:	bf04      	itt	eq
 8008f00:	0080      	lsleq	r0, r0, #2
 8008f02:	3302      	addeq	r3, #2
 8008f04:	2800      	cmp	r0, #0
 8008f06:	db05      	blt.n	8008f14 <__hi0bits+0x38>
 8008f08:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008f0c:	f103 0301 	add.w	r3, r3, #1
 8008f10:	bf08      	it	eq
 8008f12:	2320      	moveq	r3, #32
 8008f14:	4618      	mov	r0, r3
 8008f16:	4770      	bx	lr
 8008f18:	2300      	movs	r3, #0
 8008f1a:	e7e4      	b.n	8008ee6 <__hi0bits+0xa>

08008f1c <__lo0bits>:
 8008f1c:	6803      	ldr	r3, [r0, #0]
 8008f1e:	f013 0207 	ands.w	r2, r3, #7
 8008f22:	4601      	mov	r1, r0
 8008f24:	d00b      	beq.n	8008f3e <__lo0bits+0x22>
 8008f26:	07da      	lsls	r2, r3, #31
 8008f28:	d423      	bmi.n	8008f72 <__lo0bits+0x56>
 8008f2a:	0798      	lsls	r0, r3, #30
 8008f2c:	bf49      	itett	mi
 8008f2e:	085b      	lsrmi	r3, r3, #1
 8008f30:	089b      	lsrpl	r3, r3, #2
 8008f32:	2001      	movmi	r0, #1
 8008f34:	600b      	strmi	r3, [r1, #0]
 8008f36:	bf5c      	itt	pl
 8008f38:	600b      	strpl	r3, [r1, #0]
 8008f3a:	2002      	movpl	r0, #2
 8008f3c:	4770      	bx	lr
 8008f3e:	b298      	uxth	r0, r3
 8008f40:	b9a8      	cbnz	r0, 8008f6e <__lo0bits+0x52>
 8008f42:	0c1b      	lsrs	r3, r3, #16
 8008f44:	2010      	movs	r0, #16
 8008f46:	b2da      	uxtb	r2, r3
 8008f48:	b90a      	cbnz	r2, 8008f4e <__lo0bits+0x32>
 8008f4a:	3008      	adds	r0, #8
 8008f4c:	0a1b      	lsrs	r3, r3, #8
 8008f4e:	071a      	lsls	r2, r3, #28
 8008f50:	bf04      	itt	eq
 8008f52:	091b      	lsreq	r3, r3, #4
 8008f54:	3004      	addeq	r0, #4
 8008f56:	079a      	lsls	r2, r3, #30
 8008f58:	bf04      	itt	eq
 8008f5a:	089b      	lsreq	r3, r3, #2
 8008f5c:	3002      	addeq	r0, #2
 8008f5e:	07da      	lsls	r2, r3, #31
 8008f60:	d403      	bmi.n	8008f6a <__lo0bits+0x4e>
 8008f62:	085b      	lsrs	r3, r3, #1
 8008f64:	f100 0001 	add.w	r0, r0, #1
 8008f68:	d005      	beq.n	8008f76 <__lo0bits+0x5a>
 8008f6a:	600b      	str	r3, [r1, #0]
 8008f6c:	4770      	bx	lr
 8008f6e:	4610      	mov	r0, r2
 8008f70:	e7e9      	b.n	8008f46 <__lo0bits+0x2a>
 8008f72:	2000      	movs	r0, #0
 8008f74:	4770      	bx	lr
 8008f76:	2020      	movs	r0, #32
 8008f78:	4770      	bx	lr
	...

08008f7c <__i2b>:
 8008f7c:	b510      	push	{r4, lr}
 8008f7e:	460c      	mov	r4, r1
 8008f80:	2101      	movs	r1, #1
 8008f82:	f7ff ff03 	bl	8008d8c <_Balloc>
 8008f86:	4602      	mov	r2, r0
 8008f88:	b928      	cbnz	r0, 8008f96 <__i2b+0x1a>
 8008f8a:	4b05      	ldr	r3, [pc, #20]	; (8008fa0 <__i2b+0x24>)
 8008f8c:	4805      	ldr	r0, [pc, #20]	; (8008fa4 <__i2b+0x28>)
 8008f8e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008f92:	f000 fc35 	bl	8009800 <__assert_func>
 8008f96:	2301      	movs	r3, #1
 8008f98:	6144      	str	r4, [r0, #20]
 8008f9a:	6103      	str	r3, [r0, #16]
 8008f9c:	bd10      	pop	{r4, pc}
 8008f9e:	bf00      	nop
 8008fa0:	0800a6e9 	.word	0x0800a6e9
 8008fa4:	0800a75c 	.word	0x0800a75c

08008fa8 <__multiply>:
 8008fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fac:	4691      	mov	r9, r2
 8008fae:	690a      	ldr	r2, [r1, #16]
 8008fb0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008fb4:	429a      	cmp	r2, r3
 8008fb6:	bfb8      	it	lt
 8008fb8:	460b      	movlt	r3, r1
 8008fba:	460c      	mov	r4, r1
 8008fbc:	bfbc      	itt	lt
 8008fbe:	464c      	movlt	r4, r9
 8008fc0:	4699      	movlt	r9, r3
 8008fc2:	6927      	ldr	r7, [r4, #16]
 8008fc4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008fc8:	68a3      	ldr	r3, [r4, #8]
 8008fca:	6861      	ldr	r1, [r4, #4]
 8008fcc:	eb07 060a 	add.w	r6, r7, sl
 8008fd0:	42b3      	cmp	r3, r6
 8008fd2:	b085      	sub	sp, #20
 8008fd4:	bfb8      	it	lt
 8008fd6:	3101      	addlt	r1, #1
 8008fd8:	f7ff fed8 	bl	8008d8c <_Balloc>
 8008fdc:	b930      	cbnz	r0, 8008fec <__multiply+0x44>
 8008fde:	4602      	mov	r2, r0
 8008fe0:	4b44      	ldr	r3, [pc, #272]	; (80090f4 <__multiply+0x14c>)
 8008fe2:	4845      	ldr	r0, [pc, #276]	; (80090f8 <__multiply+0x150>)
 8008fe4:	f240 115d 	movw	r1, #349	; 0x15d
 8008fe8:	f000 fc0a 	bl	8009800 <__assert_func>
 8008fec:	f100 0514 	add.w	r5, r0, #20
 8008ff0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008ff4:	462b      	mov	r3, r5
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	4543      	cmp	r3, r8
 8008ffa:	d321      	bcc.n	8009040 <__multiply+0x98>
 8008ffc:	f104 0314 	add.w	r3, r4, #20
 8009000:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009004:	f109 0314 	add.w	r3, r9, #20
 8009008:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800900c:	9202      	str	r2, [sp, #8]
 800900e:	1b3a      	subs	r2, r7, r4
 8009010:	3a15      	subs	r2, #21
 8009012:	f022 0203 	bic.w	r2, r2, #3
 8009016:	3204      	adds	r2, #4
 8009018:	f104 0115 	add.w	r1, r4, #21
 800901c:	428f      	cmp	r7, r1
 800901e:	bf38      	it	cc
 8009020:	2204      	movcc	r2, #4
 8009022:	9201      	str	r2, [sp, #4]
 8009024:	9a02      	ldr	r2, [sp, #8]
 8009026:	9303      	str	r3, [sp, #12]
 8009028:	429a      	cmp	r2, r3
 800902a:	d80c      	bhi.n	8009046 <__multiply+0x9e>
 800902c:	2e00      	cmp	r6, #0
 800902e:	dd03      	ble.n	8009038 <__multiply+0x90>
 8009030:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009034:	2b00      	cmp	r3, #0
 8009036:	d05a      	beq.n	80090ee <__multiply+0x146>
 8009038:	6106      	str	r6, [r0, #16]
 800903a:	b005      	add	sp, #20
 800903c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009040:	f843 2b04 	str.w	r2, [r3], #4
 8009044:	e7d8      	b.n	8008ff8 <__multiply+0x50>
 8009046:	f8b3 a000 	ldrh.w	sl, [r3]
 800904a:	f1ba 0f00 	cmp.w	sl, #0
 800904e:	d024      	beq.n	800909a <__multiply+0xf2>
 8009050:	f104 0e14 	add.w	lr, r4, #20
 8009054:	46a9      	mov	r9, r5
 8009056:	f04f 0c00 	mov.w	ip, #0
 800905a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800905e:	f8d9 1000 	ldr.w	r1, [r9]
 8009062:	fa1f fb82 	uxth.w	fp, r2
 8009066:	b289      	uxth	r1, r1
 8009068:	fb0a 110b 	mla	r1, sl, fp, r1
 800906c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009070:	f8d9 2000 	ldr.w	r2, [r9]
 8009074:	4461      	add	r1, ip
 8009076:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800907a:	fb0a c20b 	mla	r2, sl, fp, ip
 800907e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009082:	b289      	uxth	r1, r1
 8009084:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009088:	4577      	cmp	r7, lr
 800908a:	f849 1b04 	str.w	r1, [r9], #4
 800908e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009092:	d8e2      	bhi.n	800905a <__multiply+0xb2>
 8009094:	9a01      	ldr	r2, [sp, #4]
 8009096:	f845 c002 	str.w	ip, [r5, r2]
 800909a:	9a03      	ldr	r2, [sp, #12]
 800909c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80090a0:	3304      	adds	r3, #4
 80090a2:	f1b9 0f00 	cmp.w	r9, #0
 80090a6:	d020      	beq.n	80090ea <__multiply+0x142>
 80090a8:	6829      	ldr	r1, [r5, #0]
 80090aa:	f104 0c14 	add.w	ip, r4, #20
 80090ae:	46ae      	mov	lr, r5
 80090b0:	f04f 0a00 	mov.w	sl, #0
 80090b4:	f8bc b000 	ldrh.w	fp, [ip]
 80090b8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80090bc:	fb09 220b 	mla	r2, r9, fp, r2
 80090c0:	4492      	add	sl, r2
 80090c2:	b289      	uxth	r1, r1
 80090c4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80090c8:	f84e 1b04 	str.w	r1, [lr], #4
 80090cc:	f85c 2b04 	ldr.w	r2, [ip], #4
 80090d0:	f8be 1000 	ldrh.w	r1, [lr]
 80090d4:	0c12      	lsrs	r2, r2, #16
 80090d6:	fb09 1102 	mla	r1, r9, r2, r1
 80090da:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80090de:	4567      	cmp	r7, ip
 80090e0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80090e4:	d8e6      	bhi.n	80090b4 <__multiply+0x10c>
 80090e6:	9a01      	ldr	r2, [sp, #4]
 80090e8:	50a9      	str	r1, [r5, r2]
 80090ea:	3504      	adds	r5, #4
 80090ec:	e79a      	b.n	8009024 <__multiply+0x7c>
 80090ee:	3e01      	subs	r6, #1
 80090f0:	e79c      	b.n	800902c <__multiply+0x84>
 80090f2:	bf00      	nop
 80090f4:	0800a6e9 	.word	0x0800a6e9
 80090f8:	0800a75c 	.word	0x0800a75c

080090fc <__pow5mult>:
 80090fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009100:	4615      	mov	r5, r2
 8009102:	f012 0203 	ands.w	r2, r2, #3
 8009106:	4606      	mov	r6, r0
 8009108:	460f      	mov	r7, r1
 800910a:	d007      	beq.n	800911c <__pow5mult+0x20>
 800910c:	4c25      	ldr	r4, [pc, #148]	; (80091a4 <__pow5mult+0xa8>)
 800910e:	3a01      	subs	r2, #1
 8009110:	2300      	movs	r3, #0
 8009112:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009116:	f7ff fe9b 	bl	8008e50 <__multadd>
 800911a:	4607      	mov	r7, r0
 800911c:	10ad      	asrs	r5, r5, #2
 800911e:	d03d      	beq.n	800919c <__pow5mult+0xa0>
 8009120:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009122:	b97c      	cbnz	r4, 8009144 <__pow5mult+0x48>
 8009124:	2010      	movs	r0, #16
 8009126:	f7fd fd35 	bl	8006b94 <malloc>
 800912a:	4602      	mov	r2, r0
 800912c:	6270      	str	r0, [r6, #36]	; 0x24
 800912e:	b928      	cbnz	r0, 800913c <__pow5mult+0x40>
 8009130:	4b1d      	ldr	r3, [pc, #116]	; (80091a8 <__pow5mult+0xac>)
 8009132:	481e      	ldr	r0, [pc, #120]	; (80091ac <__pow5mult+0xb0>)
 8009134:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009138:	f000 fb62 	bl	8009800 <__assert_func>
 800913c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009140:	6004      	str	r4, [r0, #0]
 8009142:	60c4      	str	r4, [r0, #12]
 8009144:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009148:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800914c:	b94c      	cbnz	r4, 8009162 <__pow5mult+0x66>
 800914e:	f240 2171 	movw	r1, #625	; 0x271
 8009152:	4630      	mov	r0, r6
 8009154:	f7ff ff12 	bl	8008f7c <__i2b>
 8009158:	2300      	movs	r3, #0
 800915a:	f8c8 0008 	str.w	r0, [r8, #8]
 800915e:	4604      	mov	r4, r0
 8009160:	6003      	str	r3, [r0, #0]
 8009162:	f04f 0900 	mov.w	r9, #0
 8009166:	07eb      	lsls	r3, r5, #31
 8009168:	d50a      	bpl.n	8009180 <__pow5mult+0x84>
 800916a:	4639      	mov	r1, r7
 800916c:	4622      	mov	r2, r4
 800916e:	4630      	mov	r0, r6
 8009170:	f7ff ff1a 	bl	8008fa8 <__multiply>
 8009174:	4639      	mov	r1, r7
 8009176:	4680      	mov	r8, r0
 8009178:	4630      	mov	r0, r6
 800917a:	f7ff fe47 	bl	8008e0c <_Bfree>
 800917e:	4647      	mov	r7, r8
 8009180:	106d      	asrs	r5, r5, #1
 8009182:	d00b      	beq.n	800919c <__pow5mult+0xa0>
 8009184:	6820      	ldr	r0, [r4, #0]
 8009186:	b938      	cbnz	r0, 8009198 <__pow5mult+0x9c>
 8009188:	4622      	mov	r2, r4
 800918a:	4621      	mov	r1, r4
 800918c:	4630      	mov	r0, r6
 800918e:	f7ff ff0b 	bl	8008fa8 <__multiply>
 8009192:	6020      	str	r0, [r4, #0]
 8009194:	f8c0 9000 	str.w	r9, [r0]
 8009198:	4604      	mov	r4, r0
 800919a:	e7e4      	b.n	8009166 <__pow5mult+0x6a>
 800919c:	4638      	mov	r0, r7
 800919e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091a2:	bf00      	nop
 80091a4:	0800a8a8 	.word	0x0800a8a8
 80091a8:	0800a677 	.word	0x0800a677
 80091ac:	0800a75c 	.word	0x0800a75c

080091b0 <__lshift>:
 80091b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091b4:	460c      	mov	r4, r1
 80091b6:	6849      	ldr	r1, [r1, #4]
 80091b8:	6923      	ldr	r3, [r4, #16]
 80091ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80091be:	68a3      	ldr	r3, [r4, #8]
 80091c0:	4607      	mov	r7, r0
 80091c2:	4691      	mov	r9, r2
 80091c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80091c8:	f108 0601 	add.w	r6, r8, #1
 80091cc:	42b3      	cmp	r3, r6
 80091ce:	db0b      	blt.n	80091e8 <__lshift+0x38>
 80091d0:	4638      	mov	r0, r7
 80091d2:	f7ff fddb 	bl	8008d8c <_Balloc>
 80091d6:	4605      	mov	r5, r0
 80091d8:	b948      	cbnz	r0, 80091ee <__lshift+0x3e>
 80091da:	4602      	mov	r2, r0
 80091dc:	4b2a      	ldr	r3, [pc, #168]	; (8009288 <__lshift+0xd8>)
 80091de:	482b      	ldr	r0, [pc, #172]	; (800928c <__lshift+0xdc>)
 80091e0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80091e4:	f000 fb0c 	bl	8009800 <__assert_func>
 80091e8:	3101      	adds	r1, #1
 80091ea:	005b      	lsls	r3, r3, #1
 80091ec:	e7ee      	b.n	80091cc <__lshift+0x1c>
 80091ee:	2300      	movs	r3, #0
 80091f0:	f100 0114 	add.w	r1, r0, #20
 80091f4:	f100 0210 	add.w	r2, r0, #16
 80091f8:	4618      	mov	r0, r3
 80091fa:	4553      	cmp	r3, sl
 80091fc:	db37      	blt.n	800926e <__lshift+0xbe>
 80091fe:	6920      	ldr	r0, [r4, #16]
 8009200:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009204:	f104 0314 	add.w	r3, r4, #20
 8009208:	f019 091f 	ands.w	r9, r9, #31
 800920c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009210:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009214:	d02f      	beq.n	8009276 <__lshift+0xc6>
 8009216:	f1c9 0e20 	rsb	lr, r9, #32
 800921a:	468a      	mov	sl, r1
 800921c:	f04f 0c00 	mov.w	ip, #0
 8009220:	681a      	ldr	r2, [r3, #0]
 8009222:	fa02 f209 	lsl.w	r2, r2, r9
 8009226:	ea42 020c 	orr.w	r2, r2, ip
 800922a:	f84a 2b04 	str.w	r2, [sl], #4
 800922e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009232:	4298      	cmp	r0, r3
 8009234:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009238:	d8f2      	bhi.n	8009220 <__lshift+0x70>
 800923a:	1b03      	subs	r3, r0, r4
 800923c:	3b15      	subs	r3, #21
 800923e:	f023 0303 	bic.w	r3, r3, #3
 8009242:	3304      	adds	r3, #4
 8009244:	f104 0215 	add.w	r2, r4, #21
 8009248:	4290      	cmp	r0, r2
 800924a:	bf38      	it	cc
 800924c:	2304      	movcc	r3, #4
 800924e:	f841 c003 	str.w	ip, [r1, r3]
 8009252:	f1bc 0f00 	cmp.w	ip, #0
 8009256:	d001      	beq.n	800925c <__lshift+0xac>
 8009258:	f108 0602 	add.w	r6, r8, #2
 800925c:	3e01      	subs	r6, #1
 800925e:	4638      	mov	r0, r7
 8009260:	612e      	str	r6, [r5, #16]
 8009262:	4621      	mov	r1, r4
 8009264:	f7ff fdd2 	bl	8008e0c <_Bfree>
 8009268:	4628      	mov	r0, r5
 800926a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800926e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009272:	3301      	adds	r3, #1
 8009274:	e7c1      	b.n	80091fa <__lshift+0x4a>
 8009276:	3904      	subs	r1, #4
 8009278:	f853 2b04 	ldr.w	r2, [r3], #4
 800927c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009280:	4298      	cmp	r0, r3
 8009282:	d8f9      	bhi.n	8009278 <__lshift+0xc8>
 8009284:	e7ea      	b.n	800925c <__lshift+0xac>
 8009286:	bf00      	nop
 8009288:	0800a6e9 	.word	0x0800a6e9
 800928c:	0800a75c 	.word	0x0800a75c

08009290 <__mcmp>:
 8009290:	b530      	push	{r4, r5, lr}
 8009292:	6902      	ldr	r2, [r0, #16]
 8009294:	690c      	ldr	r4, [r1, #16]
 8009296:	1b12      	subs	r2, r2, r4
 8009298:	d10e      	bne.n	80092b8 <__mcmp+0x28>
 800929a:	f100 0314 	add.w	r3, r0, #20
 800929e:	3114      	adds	r1, #20
 80092a0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80092a4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80092a8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80092ac:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80092b0:	42a5      	cmp	r5, r4
 80092b2:	d003      	beq.n	80092bc <__mcmp+0x2c>
 80092b4:	d305      	bcc.n	80092c2 <__mcmp+0x32>
 80092b6:	2201      	movs	r2, #1
 80092b8:	4610      	mov	r0, r2
 80092ba:	bd30      	pop	{r4, r5, pc}
 80092bc:	4283      	cmp	r3, r0
 80092be:	d3f3      	bcc.n	80092a8 <__mcmp+0x18>
 80092c0:	e7fa      	b.n	80092b8 <__mcmp+0x28>
 80092c2:	f04f 32ff 	mov.w	r2, #4294967295
 80092c6:	e7f7      	b.n	80092b8 <__mcmp+0x28>

080092c8 <__mdiff>:
 80092c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092cc:	460c      	mov	r4, r1
 80092ce:	4606      	mov	r6, r0
 80092d0:	4611      	mov	r1, r2
 80092d2:	4620      	mov	r0, r4
 80092d4:	4690      	mov	r8, r2
 80092d6:	f7ff ffdb 	bl	8009290 <__mcmp>
 80092da:	1e05      	subs	r5, r0, #0
 80092dc:	d110      	bne.n	8009300 <__mdiff+0x38>
 80092de:	4629      	mov	r1, r5
 80092e0:	4630      	mov	r0, r6
 80092e2:	f7ff fd53 	bl	8008d8c <_Balloc>
 80092e6:	b930      	cbnz	r0, 80092f6 <__mdiff+0x2e>
 80092e8:	4b3a      	ldr	r3, [pc, #232]	; (80093d4 <__mdiff+0x10c>)
 80092ea:	4602      	mov	r2, r0
 80092ec:	f240 2132 	movw	r1, #562	; 0x232
 80092f0:	4839      	ldr	r0, [pc, #228]	; (80093d8 <__mdiff+0x110>)
 80092f2:	f000 fa85 	bl	8009800 <__assert_func>
 80092f6:	2301      	movs	r3, #1
 80092f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80092fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009300:	bfa4      	itt	ge
 8009302:	4643      	movge	r3, r8
 8009304:	46a0      	movge	r8, r4
 8009306:	4630      	mov	r0, r6
 8009308:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800930c:	bfa6      	itte	ge
 800930e:	461c      	movge	r4, r3
 8009310:	2500      	movge	r5, #0
 8009312:	2501      	movlt	r5, #1
 8009314:	f7ff fd3a 	bl	8008d8c <_Balloc>
 8009318:	b920      	cbnz	r0, 8009324 <__mdiff+0x5c>
 800931a:	4b2e      	ldr	r3, [pc, #184]	; (80093d4 <__mdiff+0x10c>)
 800931c:	4602      	mov	r2, r0
 800931e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009322:	e7e5      	b.n	80092f0 <__mdiff+0x28>
 8009324:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009328:	6926      	ldr	r6, [r4, #16]
 800932a:	60c5      	str	r5, [r0, #12]
 800932c:	f104 0914 	add.w	r9, r4, #20
 8009330:	f108 0514 	add.w	r5, r8, #20
 8009334:	f100 0e14 	add.w	lr, r0, #20
 8009338:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800933c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009340:	f108 0210 	add.w	r2, r8, #16
 8009344:	46f2      	mov	sl, lr
 8009346:	2100      	movs	r1, #0
 8009348:	f859 3b04 	ldr.w	r3, [r9], #4
 800934c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009350:	fa1f f883 	uxth.w	r8, r3
 8009354:	fa11 f18b 	uxtah	r1, r1, fp
 8009358:	0c1b      	lsrs	r3, r3, #16
 800935a:	eba1 0808 	sub.w	r8, r1, r8
 800935e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009362:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009366:	fa1f f888 	uxth.w	r8, r8
 800936a:	1419      	asrs	r1, r3, #16
 800936c:	454e      	cmp	r6, r9
 800936e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009372:	f84a 3b04 	str.w	r3, [sl], #4
 8009376:	d8e7      	bhi.n	8009348 <__mdiff+0x80>
 8009378:	1b33      	subs	r3, r6, r4
 800937a:	3b15      	subs	r3, #21
 800937c:	f023 0303 	bic.w	r3, r3, #3
 8009380:	3304      	adds	r3, #4
 8009382:	3415      	adds	r4, #21
 8009384:	42a6      	cmp	r6, r4
 8009386:	bf38      	it	cc
 8009388:	2304      	movcc	r3, #4
 800938a:	441d      	add	r5, r3
 800938c:	4473      	add	r3, lr
 800938e:	469e      	mov	lr, r3
 8009390:	462e      	mov	r6, r5
 8009392:	4566      	cmp	r6, ip
 8009394:	d30e      	bcc.n	80093b4 <__mdiff+0xec>
 8009396:	f10c 0203 	add.w	r2, ip, #3
 800939a:	1b52      	subs	r2, r2, r5
 800939c:	f022 0203 	bic.w	r2, r2, #3
 80093a0:	3d03      	subs	r5, #3
 80093a2:	45ac      	cmp	ip, r5
 80093a4:	bf38      	it	cc
 80093a6:	2200      	movcc	r2, #0
 80093a8:	441a      	add	r2, r3
 80093aa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80093ae:	b17b      	cbz	r3, 80093d0 <__mdiff+0x108>
 80093b0:	6107      	str	r7, [r0, #16]
 80093b2:	e7a3      	b.n	80092fc <__mdiff+0x34>
 80093b4:	f856 8b04 	ldr.w	r8, [r6], #4
 80093b8:	fa11 f288 	uxtah	r2, r1, r8
 80093bc:	1414      	asrs	r4, r2, #16
 80093be:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80093c2:	b292      	uxth	r2, r2
 80093c4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80093c8:	f84e 2b04 	str.w	r2, [lr], #4
 80093cc:	1421      	asrs	r1, r4, #16
 80093ce:	e7e0      	b.n	8009392 <__mdiff+0xca>
 80093d0:	3f01      	subs	r7, #1
 80093d2:	e7ea      	b.n	80093aa <__mdiff+0xe2>
 80093d4:	0800a6e9 	.word	0x0800a6e9
 80093d8:	0800a75c 	.word	0x0800a75c

080093dc <__d2b>:
 80093dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80093e0:	4689      	mov	r9, r1
 80093e2:	2101      	movs	r1, #1
 80093e4:	ec57 6b10 	vmov	r6, r7, d0
 80093e8:	4690      	mov	r8, r2
 80093ea:	f7ff fccf 	bl	8008d8c <_Balloc>
 80093ee:	4604      	mov	r4, r0
 80093f0:	b930      	cbnz	r0, 8009400 <__d2b+0x24>
 80093f2:	4602      	mov	r2, r0
 80093f4:	4b25      	ldr	r3, [pc, #148]	; (800948c <__d2b+0xb0>)
 80093f6:	4826      	ldr	r0, [pc, #152]	; (8009490 <__d2b+0xb4>)
 80093f8:	f240 310a 	movw	r1, #778	; 0x30a
 80093fc:	f000 fa00 	bl	8009800 <__assert_func>
 8009400:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009404:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009408:	bb35      	cbnz	r5, 8009458 <__d2b+0x7c>
 800940a:	2e00      	cmp	r6, #0
 800940c:	9301      	str	r3, [sp, #4]
 800940e:	d028      	beq.n	8009462 <__d2b+0x86>
 8009410:	4668      	mov	r0, sp
 8009412:	9600      	str	r6, [sp, #0]
 8009414:	f7ff fd82 	bl	8008f1c <__lo0bits>
 8009418:	9900      	ldr	r1, [sp, #0]
 800941a:	b300      	cbz	r0, 800945e <__d2b+0x82>
 800941c:	9a01      	ldr	r2, [sp, #4]
 800941e:	f1c0 0320 	rsb	r3, r0, #32
 8009422:	fa02 f303 	lsl.w	r3, r2, r3
 8009426:	430b      	orrs	r3, r1
 8009428:	40c2      	lsrs	r2, r0
 800942a:	6163      	str	r3, [r4, #20]
 800942c:	9201      	str	r2, [sp, #4]
 800942e:	9b01      	ldr	r3, [sp, #4]
 8009430:	61a3      	str	r3, [r4, #24]
 8009432:	2b00      	cmp	r3, #0
 8009434:	bf14      	ite	ne
 8009436:	2202      	movne	r2, #2
 8009438:	2201      	moveq	r2, #1
 800943a:	6122      	str	r2, [r4, #16]
 800943c:	b1d5      	cbz	r5, 8009474 <__d2b+0x98>
 800943e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009442:	4405      	add	r5, r0
 8009444:	f8c9 5000 	str.w	r5, [r9]
 8009448:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800944c:	f8c8 0000 	str.w	r0, [r8]
 8009450:	4620      	mov	r0, r4
 8009452:	b003      	add	sp, #12
 8009454:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009458:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800945c:	e7d5      	b.n	800940a <__d2b+0x2e>
 800945e:	6161      	str	r1, [r4, #20]
 8009460:	e7e5      	b.n	800942e <__d2b+0x52>
 8009462:	a801      	add	r0, sp, #4
 8009464:	f7ff fd5a 	bl	8008f1c <__lo0bits>
 8009468:	9b01      	ldr	r3, [sp, #4]
 800946a:	6163      	str	r3, [r4, #20]
 800946c:	2201      	movs	r2, #1
 800946e:	6122      	str	r2, [r4, #16]
 8009470:	3020      	adds	r0, #32
 8009472:	e7e3      	b.n	800943c <__d2b+0x60>
 8009474:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009478:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800947c:	f8c9 0000 	str.w	r0, [r9]
 8009480:	6918      	ldr	r0, [r3, #16]
 8009482:	f7ff fd2b 	bl	8008edc <__hi0bits>
 8009486:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800948a:	e7df      	b.n	800944c <__d2b+0x70>
 800948c:	0800a6e9 	.word	0x0800a6e9
 8009490:	0800a75c 	.word	0x0800a75c

08009494 <_calloc_r>:
 8009494:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009496:	fba1 2402 	umull	r2, r4, r1, r2
 800949a:	b94c      	cbnz	r4, 80094b0 <_calloc_r+0x1c>
 800949c:	4611      	mov	r1, r2
 800949e:	9201      	str	r2, [sp, #4]
 80094a0:	f7fd fbf4 	bl	8006c8c <_malloc_r>
 80094a4:	9a01      	ldr	r2, [sp, #4]
 80094a6:	4605      	mov	r5, r0
 80094a8:	b930      	cbnz	r0, 80094b8 <_calloc_r+0x24>
 80094aa:	4628      	mov	r0, r5
 80094ac:	b003      	add	sp, #12
 80094ae:	bd30      	pop	{r4, r5, pc}
 80094b0:	220c      	movs	r2, #12
 80094b2:	6002      	str	r2, [r0, #0]
 80094b4:	2500      	movs	r5, #0
 80094b6:	e7f8      	b.n	80094aa <_calloc_r+0x16>
 80094b8:	4621      	mov	r1, r4
 80094ba:	f7fd fb73 	bl	8006ba4 <memset>
 80094be:	e7f4      	b.n	80094aa <_calloc_r+0x16>

080094c0 <__ssputs_r>:
 80094c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094c4:	688e      	ldr	r6, [r1, #8]
 80094c6:	429e      	cmp	r6, r3
 80094c8:	4682      	mov	sl, r0
 80094ca:	460c      	mov	r4, r1
 80094cc:	4690      	mov	r8, r2
 80094ce:	461f      	mov	r7, r3
 80094d0:	d838      	bhi.n	8009544 <__ssputs_r+0x84>
 80094d2:	898a      	ldrh	r2, [r1, #12]
 80094d4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80094d8:	d032      	beq.n	8009540 <__ssputs_r+0x80>
 80094da:	6825      	ldr	r5, [r4, #0]
 80094dc:	6909      	ldr	r1, [r1, #16]
 80094de:	eba5 0901 	sub.w	r9, r5, r1
 80094e2:	6965      	ldr	r5, [r4, #20]
 80094e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80094e8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80094ec:	3301      	adds	r3, #1
 80094ee:	444b      	add	r3, r9
 80094f0:	106d      	asrs	r5, r5, #1
 80094f2:	429d      	cmp	r5, r3
 80094f4:	bf38      	it	cc
 80094f6:	461d      	movcc	r5, r3
 80094f8:	0553      	lsls	r3, r2, #21
 80094fa:	d531      	bpl.n	8009560 <__ssputs_r+0xa0>
 80094fc:	4629      	mov	r1, r5
 80094fe:	f7fd fbc5 	bl	8006c8c <_malloc_r>
 8009502:	4606      	mov	r6, r0
 8009504:	b950      	cbnz	r0, 800951c <__ssputs_r+0x5c>
 8009506:	230c      	movs	r3, #12
 8009508:	f8ca 3000 	str.w	r3, [sl]
 800950c:	89a3      	ldrh	r3, [r4, #12]
 800950e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009512:	81a3      	strh	r3, [r4, #12]
 8009514:	f04f 30ff 	mov.w	r0, #4294967295
 8009518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800951c:	6921      	ldr	r1, [r4, #16]
 800951e:	464a      	mov	r2, r9
 8009520:	f7ff fc19 	bl	8008d56 <memcpy>
 8009524:	89a3      	ldrh	r3, [r4, #12]
 8009526:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800952a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800952e:	81a3      	strh	r3, [r4, #12]
 8009530:	6126      	str	r6, [r4, #16]
 8009532:	6165      	str	r5, [r4, #20]
 8009534:	444e      	add	r6, r9
 8009536:	eba5 0509 	sub.w	r5, r5, r9
 800953a:	6026      	str	r6, [r4, #0]
 800953c:	60a5      	str	r5, [r4, #8]
 800953e:	463e      	mov	r6, r7
 8009540:	42be      	cmp	r6, r7
 8009542:	d900      	bls.n	8009546 <__ssputs_r+0x86>
 8009544:	463e      	mov	r6, r7
 8009546:	6820      	ldr	r0, [r4, #0]
 8009548:	4632      	mov	r2, r6
 800954a:	4641      	mov	r1, r8
 800954c:	f000 f9bc 	bl	80098c8 <memmove>
 8009550:	68a3      	ldr	r3, [r4, #8]
 8009552:	1b9b      	subs	r3, r3, r6
 8009554:	60a3      	str	r3, [r4, #8]
 8009556:	6823      	ldr	r3, [r4, #0]
 8009558:	4433      	add	r3, r6
 800955a:	6023      	str	r3, [r4, #0]
 800955c:	2000      	movs	r0, #0
 800955e:	e7db      	b.n	8009518 <__ssputs_r+0x58>
 8009560:	462a      	mov	r2, r5
 8009562:	f000 f9cb 	bl	80098fc <_realloc_r>
 8009566:	4606      	mov	r6, r0
 8009568:	2800      	cmp	r0, #0
 800956a:	d1e1      	bne.n	8009530 <__ssputs_r+0x70>
 800956c:	6921      	ldr	r1, [r4, #16]
 800956e:	4650      	mov	r0, sl
 8009570:	f7fd fb20 	bl	8006bb4 <_free_r>
 8009574:	e7c7      	b.n	8009506 <__ssputs_r+0x46>
	...

08009578 <_svfiprintf_r>:
 8009578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800957c:	4698      	mov	r8, r3
 800957e:	898b      	ldrh	r3, [r1, #12]
 8009580:	061b      	lsls	r3, r3, #24
 8009582:	b09d      	sub	sp, #116	; 0x74
 8009584:	4607      	mov	r7, r0
 8009586:	460d      	mov	r5, r1
 8009588:	4614      	mov	r4, r2
 800958a:	d50e      	bpl.n	80095aa <_svfiprintf_r+0x32>
 800958c:	690b      	ldr	r3, [r1, #16]
 800958e:	b963      	cbnz	r3, 80095aa <_svfiprintf_r+0x32>
 8009590:	2140      	movs	r1, #64	; 0x40
 8009592:	f7fd fb7b 	bl	8006c8c <_malloc_r>
 8009596:	6028      	str	r0, [r5, #0]
 8009598:	6128      	str	r0, [r5, #16]
 800959a:	b920      	cbnz	r0, 80095a6 <_svfiprintf_r+0x2e>
 800959c:	230c      	movs	r3, #12
 800959e:	603b      	str	r3, [r7, #0]
 80095a0:	f04f 30ff 	mov.w	r0, #4294967295
 80095a4:	e0d1      	b.n	800974a <_svfiprintf_r+0x1d2>
 80095a6:	2340      	movs	r3, #64	; 0x40
 80095a8:	616b      	str	r3, [r5, #20]
 80095aa:	2300      	movs	r3, #0
 80095ac:	9309      	str	r3, [sp, #36]	; 0x24
 80095ae:	2320      	movs	r3, #32
 80095b0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80095b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80095b8:	2330      	movs	r3, #48	; 0x30
 80095ba:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009764 <_svfiprintf_r+0x1ec>
 80095be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80095c2:	f04f 0901 	mov.w	r9, #1
 80095c6:	4623      	mov	r3, r4
 80095c8:	469a      	mov	sl, r3
 80095ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095ce:	b10a      	cbz	r2, 80095d4 <_svfiprintf_r+0x5c>
 80095d0:	2a25      	cmp	r2, #37	; 0x25
 80095d2:	d1f9      	bne.n	80095c8 <_svfiprintf_r+0x50>
 80095d4:	ebba 0b04 	subs.w	fp, sl, r4
 80095d8:	d00b      	beq.n	80095f2 <_svfiprintf_r+0x7a>
 80095da:	465b      	mov	r3, fp
 80095dc:	4622      	mov	r2, r4
 80095de:	4629      	mov	r1, r5
 80095e0:	4638      	mov	r0, r7
 80095e2:	f7ff ff6d 	bl	80094c0 <__ssputs_r>
 80095e6:	3001      	adds	r0, #1
 80095e8:	f000 80aa 	beq.w	8009740 <_svfiprintf_r+0x1c8>
 80095ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095ee:	445a      	add	r2, fp
 80095f0:	9209      	str	r2, [sp, #36]	; 0x24
 80095f2:	f89a 3000 	ldrb.w	r3, [sl]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	f000 80a2 	beq.w	8009740 <_svfiprintf_r+0x1c8>
 80095fc:	2300      	movs	r3, #0
 80095fe:	f04f 32ff 	mov.w	r2, #4294967295
 8009602:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009606:	f10a 0a01 	add.w	sl, sl, #1
 800960a:	9304      	str	r3, [sp, #16]
 800960c:	9307      	str	r3, [sp, #28]
 800960e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009612:	931a      	str	r3, [sp, #104]	; 0x68
 8009614:	4654      	mov	r4, sl
 8009616:	2205      	movs	r2, #5
 8009618:	f814 1b01 	ldrb.w	r1, [r4], #1
 800961c:	4851      	ldr	r0, [pc, #324]	; (8009764 <_svfiprintf_r+0x1ec>)
 800961e:	f7f6 fddf 	bl	80001e0 <memchr>
 8009622:	9a04      	ldr	r2, [sp, #16]
 8009624:	b9d8      	cbnz	r0, 800965e <_svfiprintf_r+0xe6>
 8009626:	06d0      	lsls	r0, r2, #27
 8009628:	bf44      	itt	mi
 800962a:	2320      	movmi	r3, #32
 800962c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009630:	0711      	lsls	r1, r2, #28
 8009632:	bf44      	itt	mi
 8009634:	232b      	movmi	r3, #43	; 0x2b
 8009636:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800963a:	f89a 3000 	ldrb.w	r3, [sl]
 800963e:	2b2a      	cmp	r3, #42	; 0x2a
 8009640:	d015      	beq.n	800966e <_svfiprintf_r+0xf6>
 8009642:	9a07      	ldr	r2, [sp, #28]
 8009644:	4654      	mov	r4, sl
 8009646:	2000      	movs	r0, #0
 8009648:	f04f 0c0a 	mov.w	ip, #10
 800964c:	4621      	mov	r1, r4
 800964e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009652:	3b30      	subs	r3, #48	; 0x30
 8009654:	2b09      	cmp	r3, #9
 8009656:	d94e      	bls.n	80096f6 <_svfiprintf_r+0x17e>
 8009658:	b1b0      	cbz	r0, 8009688 <_svfiprintf_r+0x110>
 800965a:	9207      	str	r2, [sp, #28]
 800965c:	e014      	b.n	8009688 <_svfiprintf_r+0x110>
 800965e:	eba0 0308 	sub.w	r3, r0, r8
 8009662:	fa09 f303 	lsl.w	r3, r9, r3
 8009666:	4313      	orrs	r3, r2
 8009668:	9304      	str	r3, [sp, #16]
 800966a:	46a2      	mov	sl, r4
 800966c:	e7d2      	b.n	8009614 <_svfiprintf_r+0x9c>
 800966e:	9b03      	ldr	r3, [sp, #12]
 8009670:	1d19      	adds	r1, r3, #4
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	9103      	str	r1, [sp, #12]
 8009676:	2b00      	cmp	r3, #0
 8009678:	bfbb      	ittet	lt
 800967a:	425b      	neglt	r3, r3
 800967c:	f042 0202 	orrlt.w	r2, r2, #2
 8009680:	9307      	strge	r3, [sp, #28]
 8009682:	9307      	strlt	r3, [sp, #28]
 8009684:	bfb8      	it	lt
 8009686:	9204      	strlt	r2, [sp, #16]
 8009688:	7823      	ldrb	r3, [r4, #0]
 800968a:	2b2e      	cmp	r3, #46	; 0x2e
 800968c:	d10c      	bne.n	80096a8 <_svfiprintf_r+0x130>
 800968e:	7863      	ldrb	r3, [r4, #1]
 8009690:	2b2a      	cmp	r3, #42	; 0x2a
 8009692:	d135      	bne.n	8009700 <_svfiprintf_r+0x188>
 8009694:	9b03      	ldr	r3, [sp, #12]
 8009696:	1d1a      	adds	r2, r3, #4
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	9203      	str	r2, [sp, #12]
 800969c:	2b00      	cmp	r3, #0
 800969e:	bfb8      	it	lt
 80096a0:	f04f 33ff 	movlt.w	r3, #4294967295
 80096a4:	3402      	adds	r4, #2
 80096a6:	9305      	str	r3, [sp, #20]
 80096a8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009774 <_svfiprintf_r+0x1fc>
 80096ac:	7821      	ldrb	r1, [r4, #0]
 80096ae:	2203      	movs	r2, #3
 80096b0:	4650      	mov	r0, sl
 80096b2:	f7f6 fd95 	bl	80001e0 <memchr>
 80096b6:	b140      	cbz	r0, 80096ca <_svfiprintf_r+0x152>
 80096b8:	2340      	movs	r3, #64	; 0x40
 80096ba:	eba0 000a 	sub.w	r0, r0, sl
 80096be:	fa03 f000 	lsl.w	r0, r3, r0
 80096c2:	9b04      	ldr	r3, [sp, #16]
 80096c4:	4303      	orrs	r3, r0
 80096c6:	3401      	adds	r4, #1
 80096c8:	9304      	str	r3, [sp, #16]
 80096ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096ce:	4826      	ldr	r0, [pc, #152]	; (8009768 <_svfiprintf_r+0x1f0>)
 80096d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80096d4:	2206      	movs	r2, #6
 80096d6:	f7f6 fd83 	bl	80001e0 <memchr>
 80096da:	2800      	cmp	r0, #0
 80096dc:	d038      	beq.n	8009750 <_svfiprintf_r+0x1d8>
 80096de:	4b23      	ldr	r3, [pc, #140]	; (800976c <_svfiprintf_r+0x1f4>)
 80096e0:	bb1b      	cbnz	r3, 800972a <_svfiprintf_r+0x1b2>
 80096e2:	9b03      	ldr	r3, [sp, #12]
 80096e4:	3307      	adds	r3, #7
 80096e6:	f023 0307 	bic.w	r3, r3, #7
 80096ea:	3308      	adds	r3, #8
 80096ec:	9303      	str	r3, [sp, #12]
 80096ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096f0:	4433      	add	r3, r6
 80096f2:	9309      	str	r3, [sp, #36]	; 0x24
 80096f4:	e767      	b.n	80095c6 <_svfiprintf_r+0x4e>
 80096f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80096fa:	460c      	mov	r4, r1
 80096fc:	2001      	movs	r0, #1
 80096fe:	e7a5      	b.n	800964c <_svfiprintf_r+0xd4>
 8009700:	2300      	movs	r3, #0
 8009702:	3401      	adds	r4, #1
 8009704:	9305      	str	r3, [sp, #20]
 8009706:	4619      	mov	r1, r3
 8009708:	f04f 0c0a 	mov.w	ip, #10
 800970c:	4620      	mov	r0, r4
 800970e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009712:	3a30      	subs	r2, #48	; 0x30
 8009714:	2a09      	cmp	r2, #9
 8009716:	d903      	bls.n	8009720 <_svfiprintf_r+0x1a8>
 8009718:	2b00      	cmp	r3, #0
 800971a:	d0c5      	beq.n	80096a8 <_svfiprintf_r+0x130>
 800971c:	9105      	str	r1, [sp, #20]
 800971e:	e7c3      	b.n	80096a8 <_svfiprintf_r+0x130>
 8009720:	fb0c 2101 	mla	r1, ip, r1, r2
 8009724:	4604      	mov	r4, r0
 8009726:	2301      	movs	r3, #1
 8009728:	e7f0      	b.n	800970c <_svfiprintf_r+0x194>
 800972a:	ab03      	add	r3, sp, #12
 800972c:	9300      	str	r3, [sp, #0]
 800972e:	462a      	mov	r2, r5
 8009730:	4b0f      	ldr	r3, [pc, #60]	; (8009770 <_svfiprintf_r+0x1f8>)
 8009732:	a904      	add	r1, sp, #16
 8009734:	4638      	mov	r0, r7
 8009736:	f7fd fbbd 	bl	8006eb4 <_printf_float>
 800973a:	1c42      	adds	r2, r0, #1
 800973c:	4606      	mov	r6, r0
 800973e:	d1d6      	bne.n	80096ee <_svfiprintf_r+0x176>
 8009740:	89ab      	ldrh	r3, [r5, #12]
 8009742:	065b      	lsls	r3, r3, #25
 8009744:	f53f af2c 	bmi.w	80095a0 <_svfiprintf_r+0x28>
 8009748:	9809      	ldr	r0, [sp, #36]	; 0x24
 800974a:	b01d      	add	sp, #116	; 0x74
 800974c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009750:	ab03      	add	r3, sp, #12
 8009752:	9300      	str	r3, [sp, #0]
 8009754:	462a      	mov	r2, r5
 8009756:	4b06      	ldr	r3, [pc, #24]	; (8009770 <_svfiprintf_r+0x1f8>)
 8009758:	a904      	add	r1, sp, #16
 800975a:	4638      	mov	r0, r7
 800975c:	f7fd fe4e 	bl	80073fc <_printf_i>
 8009760:	e7eb      	b.n	800973a <_svfiprintf_r+0x1c2>
 8009762:	bf00      	nop
 8009764:	0800a8b4 	.word	0x0800a8b4
 8009768:	0800a8be 	.word	0x0800a8be
 800976c:	08006eb5 	.word	0x08006eb5
 8009770:	080094c1 	.word	0x080094c1
 8009774:	0800a8ba 	.word	0x0800a8ba

08009778 <__sread>:
 8009778:	b510      	push	{r4, lr}
 800977a:	460c      	mov	r4, r1
 800977c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009780:	f000 fa44 	bl	8009c0c <_read_r>
 8009784:	2800      	cmp	r0, #0
 8009786:	bfab      	itete	ge
 8009788:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800978a:	89a3      	ldrhlt	r3, [r4, #12]
 800978c:	181b      	addge	r3, r3, r0
 800978e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009792:	bfac      	ite	ge
 8009794:	6563      	strge	r3, [r4, #84]	; 0x54
 8009796:	81a3      	strhlt	r3, [r4, #12]
 8009798:	bd10      	pop	{r4, pc}

0800979a <__swrite>:
 800979a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800979e:	461f      	mov	r7, r3
 80097a0:	898b      	ldrh	r3, [r1, #12]
 80097a2:	05db      	lsls	r3, r3, #23
 80097a4:	4605      	mov	r5, r0
 80097a6:	460c      	mov	r4, r1
 80097a8:	4616      	mov	r6, r2
 80097aa:	d505      	bpl.n	80097b8 <__swrite+0x1e>
 80097ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097b0:	2302      	movs	r3, #2
 80097b2:	2200      	movs	r2, #0
 80097b4:	f000 f864 	bl	8009880 <_lseek_r>
 80097b8:	89a3      	ldrh	r3, [r4, #12]
 80097ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80097c2:	81a3      	strh	r3, [r4, #12]
 80097c4:	4632      	mov	r2, r6
 80097c6:	463b      	mov	r3, r7
 80097c8:	4628      	mov	r0, r5
 80097ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80097ce:	f7fe ba39 	b.w	8007c44 <_write_r>

080097d2 <__sseek>:
 80097d2:	b510      	push	{r4, lr}
 80097d4:	460c      	mov	r4, r1
 80097d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097da:	f000 f851 	bl	8009880 <_lseek_r>
 80097de:	1c43      	adds	r3, r0, #1
 80097e0:	89a3      	ldrh	r3, [r4, #12]
 80097e2:	bf15      	itete	ne
 80097e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80097e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80097ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80097ee:	81a3      	strheq	r3, [r4, #12]
 80097f0:	bf18      	it	ne
 80097f2:	81a3      	strhne	r3, [r4, #12]
 80097f4:	bd10      	pop	{r4, pc}

080097f6 <__sclose>:
 80097f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097fa:	f000 b81f 	b.w	800983c <_close_r>
	...

08009800 <__assert_func>:
 8009800:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009802:	4614      	mov	r4, r2
 8009804:	461a      	mov	r2, r3
 8009806:	4b09      	ldr	r3, [pc, #36]	; (800982c <__assert_func+0x2c>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	4605      	mov	r5, r0
 800980c:	68d8      	ldr	r0, [r3, #12]
 800980e:	b14c      	cbz	r4, 8009824 <__assert_func+0x24>
 8009810:	4b07      	ldr	r3, [pc, #28]	; (8009830 <__assert_func+0x30>)
 8009812:	9100      	str	r1, [sp, #0]
 8009814:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009818:	4906      	ldr	r1, [pc, #24]	; (8009834 <__assert_func+0x34>)
 800981a:	462b      	mov	r3, r5
 800981c:	f000 f81e 	bl	800985c <fiprintf>
 8009820:	f7fd f986 	bl	8006b30 <abort>
 8009824:	4b04      	ldr	r3, [pc, #16]	; (8009838 <__assert_func+0x38>)
 8009826:	461c      	mov	r4, r3
 8009828:	e7f3      	b.n	8009812 <__assert_func+0x12>
 800982a:	bf00      	nop
 800982c:	2000003c 	.word	0x2000003c
 8009830:	0800a8c5 	.word	0x0800a8c5
 8009834:	0800a8d2 	.word	0x0800a8d2
 8009838:	0800a900 	.word	0x0800a900

0800983c <_close_r>:
 800983c:	b538      	push	{r3, r4, r5, lr}
 800983e:	4d06      	ldr	r5, [pc, #24]	; (8009858 <_close_r+0x1c>)
 8009840:	2300      	movs	r3, #0
 8009842:	4604      	mov	r4, r0
 8009844:	4608      	mov	r0, r1
 8009846:	602b      	str	r3, [r5, #0]
 8009848:	f7f8 f80b 	bl	8001862 <_close>
 800984c:	1c43      	adds	r3, r0, #1
 800984e:	d102      	bne.n	8009856 <_close_r+0x1a>
 8009850:	682b      	ldr	r3, [r5, #0]
 8009852:	b103      	cbz	r3, 8009856 <_close_r+0x1a>
 8009854:	6023      	str	r3, [r4, #0]
 8009856:	bd38      	pop	{r3, r4, r5, pc}
 8009858:	20000488 	.word	0x20000488

0800985c <fiprintf>:
 800985c:	b40e      	push	{r1, r2, r3}
 800985e:	b503      	push	{r0, r1, lr}
 8009860:	4601      	mov	r1, r0
 8009862:	ab03      	add	r3, sp, #12
 8009864:	4805      	ldr	r0, [pc, #20]	; (800987c <fiprintf+0x20>)
 8009866:	f853 2b04 	ldr.w	r2, [r3], #4
 800986a:	6800      	ldr	r0, [r0, #0]
 800986c:	9301      	str	r3, [sp, #4]
 800986e:	f000 f89d 	bl	80099ac <_vfiprintf_r>
 8009872:	b002      	add	sp, #8
 8009874:	f85d eb04 	ldr.w	lr, [sp], #4
 8009878:	b003      	add	sp, #12
 800987a:	4770      	bx	lr
 800987c:	2000003c 	.word	0x2000003c

08009880 <_lseek_r>:
 8009880:	b538      	push	{r3, r4, r5, lr}
 8009882:	4d07      	ldr	r5, [pc, #28]	; (80098a0 <_lseek_r+0x20>)
 8009884:	4604      	mov	r4, r0
 8009886:	4608      	mov	r0, r1
 8009888:	4611      	mov	r1, r2
 800988a:	2200      	movs	r2, #0
 800988c:	602a      	str	r2, [r5, #0]
 800988e:	461a      	mov	r2, r3
 8009890:	f7f8 f80e 	bl	80018b0 <_lseek>
 8009894:	1c43      	adds	r3, r0, #1
 8009896:	d102      	bne.n	800989e <_lseek_r+0x1e>
 8009898:	682b      	ldr	r3, [r5, #0]
 800989a:	b103      	cbz	r3, 800989e <_lseek_r+0x1e>
 800989c:	6023      	str	r3, [r4, #0]
 800989e:	bd38      	pop	{r3, r4, r5, pc}
 80098a0:	20000488 	.word	0x20000488

080098a4 <__ascii_mbtowc>:
 80098a4:	b082      	sub	sp, #8
 80098a6:	b901      	cbnz	r1, 80098aa <__ascii_mbtowc+0x6>
 80098a8:	a901      	add	r1, sp, #4
 80098aa:	b142      	cbz	r2, 80098be <__ascii_mbtowc+0x1a>
 80098ac:	b14b      	cbz	r3, 80098c2 <__ascii_mbtowc+0x1e>
 80098ae:	7813      	ldrb	r3, [r2, #0]
 80098b0:	600b      	str	r3, [r1, #0]
 80098b2:	7812      	ldrb	r2, [r2, #0]
 80098b4:	1e10      	subs	r0, r2, #0
 80098b6:	bf18      	it	ne
 80098b8:	2001      	movne	r0, #1
 80098ba:	b002      	add	sp, #8
 80098bc:	4770      	bx	lr
 80098be:	4610      	mov	r0, r2
 80098c0:	e7fb      	b.n	80098ba <__ascii_mbtowc+0x16>
 80098c2:	f06f 0001 	mvn.w	r0, #1
 80098c6:	e7f8      	b.n	80098ba <__ascii_mbtowc+0x16>

080098c8 <memmove>:
 80098c8:	4288      	cmp	r0, r1
 80098ca:	b510      	push	{r4, lr}
 80098cc:	eb01 0402 	add.w	r4, r1, r2
 80098d0:	d902      	bls.n	80098d8 <memmove+0x10>
 80098d2:	4284      	cmp	r4, r0
 80098d4:	4623      	mov	r3, r4
 80098d6:	d807      	bhi.n	80098e8 <memmove+0x20>
 80098d8:	1e43      	subs	r3, r0, #1
 80098da:	42a1      	cmp	r1, r4
 80098dc:	d008      	beq.n	80098f0 <memmove+0x28>
 80098de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80098e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80098e6:	e7f8      	b.n	80098da <memmove+0x12>
 80098e8:	4402      	add	r2, r0
 80098ea:	4601      	mov	r1, r0
 80098ec:	428a      	cmp	r2, r1
 80098ee:	d100      	bne.n	80098f2 <memmove+0x2a>
 80098f0:	bd10      	pop	{r4, pc}
 80098f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80098f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80098fa:	e7f7      	b.n	80098ec <memmove+0x24>

080098fc <_realloc_r>:
 80098fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009900:	4680      	mov	r8, r0
 8009902:	4614      	mov	r4, r2
 8009904:	460e      	mov	r6, r1
 8009906:	b921      	cbnz	r1, 8009912 <_realloc_r+0x16>
 8009908:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800990c:	4611      	mov	r1, r2
 800990e:	f7fd b9bd 	b.w	8006c8c <_malloc_r>
 8009912:	b92a      	cbnz	r2, 8009920 <_realloc_r+0x24>
 8009914:	f7fd f94e 	bl	8006bb4 <_free_r>
 8009918:	4625      	mov	r5, r4
 800991a:	4628      	mov	r0, r5
 800991c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009920:	f000 faba 	bl	8009e98 <_malloc_usable_size_r>
 8009924:	4284      	cmp	r4, r0
 8009926:	4607      	mov	r7, r0
 8009928:	d802      	bhi.n	8009930 <_realloc_r+0x34>
 800992a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800992e:	d812      	bhi.n	8009956 <_realloc_r+0x5a>
 8009930:	4621      	mov	r1, r4
 8009932:	4640      	mov	r0, r8
 8009934:	f7fd f9aa 	bl	8006c8c <_malloc_r>
 8009938:	4605      	mov	r5, r0
 800993a:	2800      	cmp	r0, #0
 800993c:	d0ed      	beq.n	800991a <_realloc_r+0x1e>
 800993e:	42bc      	cmp	r4, r7
 8009940:	4622      	mov	r2, r4
 8009942:	4631      	mov	r1, r6
 8009944:	bf28      	it	cs
 8009946:	463a      	movcs	r2, r7
 8009948:	f7ff fa05 	bl	8008d56 <memcpy>
 800994c:	4631      	mov	r1, r6
 800994e:	4640      	mov	r0, r8
 8009950:	f7fd f930 	bl	8006bb4 <_free_r>
 8009954:	e7e1      	b.n	800991a <_realloc_r+0x1e>
 8009956:	4635      	mov	r5, r6
 8009958:	e7df      	b.n	800991a <_realloc_r+0x1e>

0800995a <__sfputc_r>:
 800995a:	6893      	ldr	r3, [r2, #8]
 800995c:	3b01      	subs	r3, #1
 800995e:	2b00      	cmp	r3, #0
 8009960:	b410      	push	{r4}
 8009962:	6093      	str	r3, [r2, #8]
 8009964:	da08      	bge.n	8009978 <__sfputc_r+0x1e>
 8009966:	6994      	ldr	r4, [r2, #24]
 8009968:	42a3      	cmp	r3, r4
 800996a:	db01      	blt.n	8009970 <__sfputc_r+0x16>
 800996c:	290a      	cmp	r1, #10
 800996e:	d103      	bne.n	8009978 <__sfputc_r+0x1e>
 8009970:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009974:	f000 b95c 	b.w	8009c30 <__swbuf_r>
 8009978:	6813      	ldr	r3, [r2, #0]
 800997a:	1c58      	adds	r0, r3, #1
 800997c:	6010      	str	r0, [r2, #0]
 800997e:	7019      	strb	r1, [r3, #0]
 8009980:	4608      	mov	r0, r1
 8009982:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009986:	4770      	bx	lr

08009988 <__sfputs_r>:
 8009988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800998a:	4606      	mov	r6, r0
 800998c:	460f      	mov	r7, r1
 800998e:	4614      	mov	r4, r2
 8009990:	18d5      	adds	r5, r2, r3
 8009992:	42ac      	cmp	r4, r5
 8009994:	d101      	bne.n	800999a <__sfputs_r+0x12>
 8009996:	2000      	movs	r0, #0
 8009998:	e007      	b.n	80099aa <__sfputs_r+0x22>
 800999a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800999e:	463a      	mov	r2, r7
 80099a0:	4630      	mov	r0, r6
 80099a2:	f7ff ffda 	bl	800995a <__sfputc_r>
 80099a6:	1c43      	adds	r3, r0, #1
 80099a8:	d1f3      	bne.n	8009992 <__sfputs_r+0xa>
 80099aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080099ac <_vfiprintf_r>:
 80099ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099b0:	460d      	mov	r5, r1
 80099b2:	b09d      	sub	sp, #116	; 0x74
 80099b4:	4614      	mov	r4, r2
 80099b6:	4698      	mov	r8, r3
 80099b8:	4606      	mov	r6, r0
 80099ba:	b118      	cbz	r0, 80099c4 <_vfiprintf_r+0x18>
 80099bc:	6983      	ldr	r3, [r0, #24]
 80099be:	b90b      	cbnz	r3, 80099c4 <_vfiprintf_r+0x18>
 80099c0:	f7ff f924 	bl	8008c0c <__sinit>
 80099c4:	4b89      	ldr	r3, [pc, #548]	; (8009bec <_vfiprintf_r+0x240>)
 80099c6:	429d      	cmp	r5, r3
 80099c8:	d11b      	bne.n	8009a02 <_vfiprintf_r+0x56>
 80099ca:	6875      	ldr	r5, [r6, #4]
 80099cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80099ce:	07d9      	lsls	r1, r3, #31
 80099d0:	d405      	bmi.n	80099de <_vfiprintf_r+0x32>
 80099d2:	89ab      	ldrh	r3, [r5, #12]
 80099d4:	059a      	lsls	r2, r3, #22
 80099d6:	d402      	bmi.n	80099de <_vfiprintf_r+0x32>
 80099d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80099da:	f7ff f9ba 	bl	8008d52 <__retarget_lock_acquire_recursive>
 80099de:	89ab      	ldrh	r3, [r5, #12]
 80099e0:	071b      	lsls	r3, r3, #28
 80099e2:	d501      	bpl.n	80099e8 <_vfiprintf_r+0x3c>
 80099e4:	692b      	ldr	r3, [r5, #16]
 80099e6:	b9eb      	cbnz	r3, 8009a24 <_vfiprintf_r+0x78>
 80099e8:	4629      	mov	r1, r5
 80099ea:	4630      	mov	r0, r6
 80099ec:	f000 f980 	bl	8009cf0 <__swsetup_r>
 80099f0:	b1c0      	cbz	r0, 8009a24 <_vfiprintf_r+0x78>
 80099f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80099f4:	07dc      	lsls	r4, r3, #31
 80099f6:	d50e      	bpl.n	8009a16 <_vfiprintf_r+0x6a>
 80099f8:	f04f 30ff 	mov.w	r0, #4294967295
 80099fc:	b01d      	add	sp, #116	; 0x74
 80099fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a02:	4b7b      	ldr	r3, [pc, #492]	; (8009bf0 <_vfiprintf_r+0x244>)
 8009a04:	429d      	cmp	r5, r3
 8009a06:	d101      	bne.n	8009a0c <_vfiprintf_r+0x60>
 8009a08:	68b5      	ldr	r5, [r6, #8]
 8009a0a:	e7df      	b.n	80099cc <_vfiprintf_r+0x20>
 8009a0c:	4b79      	ldr	r3, [pc, #484]	; (8009bf4 <_vfiprintf_r+0x248>)
 8009a0e:	429d      	cmp	r5, r3
 8009a10:	bf08      	it	eq
 8009a12:	68f5      	ldreq	r5, [r6, #12]
 8009a14:	e7da      	b.n	80099cc <_vfiprintf_r+0x20>
 8009a16:	89ab      	ldrh	r3, [r5, #12]
 8009a18:	0598      	lsls	r0, r3, #22
 8009a1a:	d4ed      	bmi.n	80099f8 <_vfiprintf_r+0x4c>
 8009a1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a1e:	f7ff f999 	bl	8008d54 <__retarget_lock_release_recursive>
 8009a22:	e7e9      	b.n	80099f8 <_vfiprintf_r+0x4c>
 8009a24:	2300      	movs	r3, #0
 8009a26:	9309      	str	r3, [sp, #36]	; 0x24
 8009a28:	2320      	movs	r3, #32
 8009a2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a32:	2330      	movs	r3, #48	; 0x30
 8009a34:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009bf8 <_vfiprintf_r+0x24c>
 8009a38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a3c:	f04f 0901 	mov.w	r9, #1
 8009a40:	4623      	mov	r3, r4
 8009a42:	469a      	mov	sl, r3
 8009a44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a48:	b10a      	cbz	r2, 8009a4e <_vfiprintf_r+0xa2>
 8009a4a:	2a25      	cmp	r2, #37	; 0x25
 8009a4c:	d1f9      	bne.n	8009a42 <_vfiprintf_r+0x96>
 8009a4e:	ebba 0b04 	subs.w	fp, sl, r4
 8009a52:	d00b      	beq.n	8009a6c <_vfiprintf_r+0xc0>
 8009a54:	465b      	mov	r3, fp
 8009a56:	4622      	mov	r2, r4
 8009a58:	4629      	mov	r1, r5
 8009a5a:	4630      	mov	r0, r6
 8009a5c:	f7ff ff94 	bl	8009988 <__sfputs_r>
 8009a60:	3001      	adds	r0, #1
 8009a62:	f000 80aa 	beq.w	8009bba <_vfiprintf_r+0x20e>
 8009a66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a68:	445a      	add	r2, fp
 8009a6a:	9209      	str	r2, [sp, #36]	; 0x24
 8009a6c:	f89a 3000 	ldrb.w	r3, [sl]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	f000 80a2 	beq.w	8009bba <_vfiprintf_r+0x20e>
 8009a76:	2300      	movs	r3, #0
 8009a78:	f04f 32ff 	mov.w	r2, #4294967295
 8009a7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a80:	f10a 0a01 	add.w	sl, sl, #1
 8009a84:	9304      	str	r3, [sp, #16]
 8009a86:	9307      	str	r3, [sp, #28]
 8009a88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a8c:	931a      	str	r3, [sp, #104]	; 0x68
 8009a8e:	4654      	mov	r4, sl
 8009a90:	2205      	movs	r2, #5
 8009a92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a96:	4858      	ldr	r0, [pc, #352]	; (8009bf8 <_vfiprintf_r+0x24c>)
 8009a98:	f7f6 fba2 	bl	80001e0 <memchr>
 8009a9c:	9a04      	ldr	r2, [sp, #16]
 8009a9e:	b9d8      	cbnz	r0, 8009ad8 <_vfiprintf_r+0x12c>
 8009aa0:	06d1      	lsls	r1, r2, #27
 8009aa2:	bf44      	itt	mi
 8009aa4:	2320      	movmi	r3, #32
 8009aa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009aaa:	0713      	lsls	r3, r2, #28
 8009aac:	bf44      	itt	mi
 8009aae:	232b      	movmi	r3, #43	; 0x2b
 8009ab0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ab4:	f89a 3000 	ldrb.w	r3, [sl]
 8009ab8:	2b2a      	cmp	r3, #42	; 0x2a
 8009aba:	d015      	beq.n	8009ae8 <_vfiprintf_r+0x13c>
 8009abc:	9a07      	ldr	r2, [sp, #28]
 8009abe:	4654      	mov	r4, sl
 8009ac0:	2000      	movs	r0, #0
 8009ac2:	f04f 0c0a 	mov.w	ip, #10
 8009ac6:	4621      	mov	r1, r4
 8009ac8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009acc:	3b30      	subs	r3, #48	; 0x30
 8009ace:	2b09      	cmp	r3, #9
 8009ad0:	d94e      	bls.n	8009b70 <_vfiprintf_r+0x1c4>
 8009ad2:	b1b0      	cbz	r0, 8009b02 <_vfiprintf_r+0x156>
 8009ad4:	9207      	str	r2, [sp, #28]
 8009ad6:	e014      	b.n	8009b02 <_vfiprintf_r+0x156>
 8009ad8:	eba0 0308 	sub.w	r3, r0, r8
 8009adc:	fa09 f303 	lsl.w	r3, r9, r3
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	9304      	str	r3, [sp, #16]
 8009ae4:	46a2      	mov	sl, r4
 8009ae6:	e7d2      	b.n	8009a8e <_vfiprintf_r+0xe2>
 8009ae8:	9b03      	ldr	r3, [sp, #12]
 8009aea:	1d19      	adds	r1, r3, #4
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	9103      	str	r1, [sp, #12]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	bfbb      	ittet	lt
 8009af4:	425b      	neglt	r3, r3
 8009af6:	f042 0202 	orrlt.w	r2, r2, #2
 8009afa:	9307      	strge	r3, [sp, #28]
 8009afc:	9307      	strlt	r3, [sp, #28]
 8009afe:	bfb8      	it	lt
 8009b00:	9204      	strlt	r2, [sp, #16]
 8009b02:	7823      	ldrb	r3, [r4, #0]
 8009b04:	2b2e      	cmp	r3, #46	; 0x2e
 8009b06:	d10c      	bne.n	8009b22 <_vfiprintf_r+0x176>
 8009b08:	7863      	ldrb	r3, [r4, #1]
 8009b0a:	2b2a      	cmp	r3, #42	; 0x2a
 8009b0c:	d135      	bne.n	8009b7a <_vfiprintf_r+0x1ce>
 8009b0e:	9b03      	ldr	r3, [sp, #12]
 8009b10:	1d1a      	adds	r2, r3, #4
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	9203      	str	r2, [sp, #12]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	bfb8      	it	lt
 8009b1a:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b1e:	3402      	adds	r4, #2
 8009b20:	9305      	str	r3, [sp, #20]
 8009b22:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009c08 <_vfiprintf_r+0x25c>
 8009b26:	7821      	ldrb	r1, [r4, #0]
 8009b28:	2203      	movs	r2, #3
 8009b2a:	4650      	mov	r0, sl
 8009b2c:	f7f6 fb58 	bl	80001e0 <memchr>
 8009b30:	b140      	cbz	r0, 8009b44 <_vfiprintf_r+0x198>
 8009b32:	2340      	movs	r3, #64	; 0x40
 8009b34:	eba0 000a 	sub.w	r0, r0, sl
 8009b38:	fa03 f000 	lsl.w	r0, r3, r0
 8009b3c:	9b04      	ldr	r3, [sp, #16]
 8009b3e:	4303      	orrs	r3, r0
 8009b40:	3401      	adds	r4, #1
 8009b42:	9304      	str	r3, [sp, #16]
 8009b44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b48:	482c      	ldr	r0, [pc, #176]	; (8009bfc <_vfiprintf_r+0x250>)
 8009b4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b4e:	2206      	movs	r2, #6
 8009b50:	f7f6 fb46 	bl	80001e0 <memchr>
 8009b54:	2800      	cmp	r0, #0
 8009b56:	d03f      	beq.n	8009bd8 <_vfiprintf_r+0x22c>
 8009b58:	4b29      	ldr	r3, [pc, #164]	; (8009c00 <_vfiprintf_r+0x254>)
 8009b5a:	bb1b      	cbnz	r3, 8009ba4 <_vfiprintf_r+0x1f8>
 8009b5c:	9b03      	ldr	r3, [sp, #12]
 8009b5e:	3307      	adds	r3, #7
 8009b60:	f023 0307 	bic.w	r3, r3, #7
 8009b64:	3308      	adds	r3, #8
 8009b66:	9303      	str	r3, [sp, #12]
 8009b68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b6a:	443b      	add	r3, r7
 8009b6c:	9309      	str	r3, [sp, #36]	; 0x24
 8009b6e:	e767      	b.n	8009a40 <_vfiprintf_r+0x94>
 8009b70:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b74:	460c      	mov	r4, r1
 8009b76:	2001      	movs	r0, #1
 8009b78:	e7a5      	b.n	8009ac6 <_vfiprintf_r+0x11a>
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	3401      	adds	r4, #1
 8009b7e:	9305      	str	r3, [sp, #20]
 8009b80:	4619      	mov	r1, r3
 8009b82:	f04f 0c0a 	mov.w	ip, #10
 8009b86:	4620      	mov	r0, r4
 8009b88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b8c:	3a30      	subs	r2, #48	; 0x30
 8009b8e:	2a09      	cmp	r2, #9
 8009b90:	d903      	bls.n	8009b9a <_vfiprintf_r+0x1ee>
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d0c5      	beq.n	8009b22 <_vfiprintf_r+0x176>
 8009b96:	9105      	str	r1, [sp, #20]
 8009b98:	e7c3      	b.n	8009b22 <_vfiprintf_r+0x176>
 8009b9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b9e:	4604      	mov	r4, r0
 8009ba0:	2301      	movs	r3, #1
 8009ba2:	e7f0      	b.n	8009b86 <_vfiprintf_r+0x1da>
 8009ba4:	ab03      	add	r3, sp, #12
 8009ba6:	9300      	str	r3, [sp, #0]
 8009ba8:	462a      	mov	r2, r5
 8009baa:	4b16      	ldr	r3, [pc, #88]	; (8009c04 <_vfiprintf_r+0x258>)
 8009bac:	a904      	add	r1, sp, #16
 8009bae:	4630      	mov	r0, r6
 8009bb0:	f7fd f980 	bl	8006eb4 <_printf_float>
 8009bb4:	4607      	mov	r7, r0
 8009bb6:	1c78      	adds	r0, r7, #1
 8009bb8:	d1d6      	bne.n	8009b68 <_vfiprintf_r+0x1bc>
 8009bba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bbc:	07d9      	lsls	r1, r3, #31
 8009bbe:	d405      	bmi.n	8009bcc <_vfiprintf_r+0x220>
 8009bc0:	89ab      	ldrh	r3, [r5, #12]
 8009bc2:	059a      	lsls	r2, r3, #22
 8009bc4:	d402      	bmi.n	8009bcc <_vfiprintf_r+0x220>
 8009bc6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009bc8:	f7ff f8c4 	bl	8008d54 <__retarget_lock_release_recursive>
 8009bcc:	89ab      	ldrh	r3, [r5, #12]
 8009bce:	065b      	lsls	r3, r3, #25
 8009bd0:	f53f af12 	bmi.w	80099f8 <_vfiprintf_r+0x4c>
 8009bd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009bd6:	e711      	b.n	80099fc <_vfiprintf_r+0x50>
 8009bd8:	ab03      	add	r3, sp, #12
 8009bda:	9300      	str	r3, [sp, #0]
 8009bdc:	462a      	mov	r2, r5
 8009bde:	4b09      	ldr	r3, [pc, #36]	; (8009c04 <_vfiprintf_r+0x258>)
 8009be0:	a904      	add	r1, sp, #16
 8009be2:	4630      	mov	r0, r6
 8009be4:	f7fd fc0a 	bl	80073fc <_printf_i>
 8009be8:	e7e4      	b.n	8009bb4 <_vfiprintf_r+0x208>
 8009bea:	bf00      	nop
 8009bec:	0800a71c 	.word	0x0800a71c
 8009bf0:	0800a73c 	.word	0x0800a73c
 8009bf4:	0800a6fc 	.word	0x0800a6fc
 8009bf8:	0800a8b4 	.word	0x0800a8b4
 8009bfc:	0800a8be 	.word	0x0800a8be
 8009c00:	08006eb5 	.word	0x08006eb5
 8009c04:	08009989 	.word	0x08009989
 8009c08:	0800a8ba 	.word	0x0800a8ba

08009c0c <_read_r>:
 8009c0c:	b538      	push	{r3, r4, r5, lr}
 8009c0e:	4d07      	ldr	r5, [pc, #28]	; (8009c2c <_read_r+0x20>)
 8009c10:	4604      	mov	r4, r0
 8009c12:	4608      	mov	r0, r1
 8009c14:	4611      	mov	r1, r2
 8009c16:	2200      	movs	r2, #0
 8009c18:	602a      	str	r2, [r5, #0]
 8009c1a:	461a      	mov	r2, r3
 8009c1c:	f7f7 fde8 	bl	80017f0 <_read>
 8009c20:	1c43      	adds	r3, r0, #1
 8009c22:	d102      	bne.n	8009c2a <_read_r+0x1e>
 8009c24:	682b      	ldr	r3, [r5, #0]
 8009c26:	b103      	cbz	r3, 8009c2a <_read_r+0x1e>
 8009c28:	6023      	str	r3, [r4, #0]
 8009c2a:	bd38      	pop	{r3, r4, r5, pc}
 8009c2c:	20000488 	.word	0x20000488

08009c30 <__swbuf_r>:
 8009c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c32:	460e      	mov	r6, r1
 8009c34:	4614      	mov	r4, r2
 8009c36:	4605      	mov	r5, r0
 8009c38:	b118      	cbz	r0, 8009c42 <__swbuf_r+0x12>
 8009c3a:	6983      	ldr	r3, [r0, #24]
 8009c3c:	b90b      	cbnz	r3, 8009c42 <__swbuf_r+0x12>
 8009c3e:	f7fe ffe5 	bl	8008c0c <__sinit>
 8009c42:	4b21      	ldr	r3, [pc, #132]	; (8009cc8 <__swbuf_r+0x98>)
 8009c44:	429c      	cmp	r4, r3
 8009c46:	d12b      	bne.n	8009ca0 <__swbuf_r+0x70>
 8009c48:	686c      	ldr	r4, [r5, #4]
 8009c4a:	69a3      	ldr	r3, [r4, #24]
 8009c4c:	60a3      	str	r3, [r4, #8]
 8009c4e:	89a3      	ldrh	r3, [r4, #12]
 8009c50:	071a      	lsls	r2, r3, #28
 8009c52:	d52f      	bpl.n	8009cb4 <__swbuf_r+0x84>
 8009c54:	6923      	ldr	r3, [r4, #16]
 8009c56:	b36b      	cbz	r3, 8009cb4 <__swbuf_r+0x84>
 8009c58:	6923      	ldr	r3, [r4, #16]
 8009c5a:	6820      	ldr	r0, [r4, #0]
 8009c5c:	1ac0      	subs	r0, r0, r3
 8009c5e:	6963      	ldr	r3, [r4, #20]
 8009c60:	b2f6      	uxtb	r6, r6
 8009c62:	4283      	cmp	r3, r0
 8009c64:	4637      	mov	r7, r6
 8009c66:	dc04      	bgt.n	8009c72 <__swbuf_r+0x42>
 8009c68:	4621      	mov	r1, r4
 8009c6a:	4628      	mov	r0, r5
 8009c6c:	f7fe fefc 	bl	8008a68 <_fflush_r>
 8009c70:	bb30      	cbnz	r0, 8009cc0 <__swbuf_r+0x90>
 8009c72:	68a3      	ldr	r3, [r4, #8]
 8009c74:	3b01      	subs	r3, #1
 8009c76:	60a3      	str	r3, [r4, #8]
 8009c78:	6823      	ldr	r3, [r4, #0]
 8009c7a:	1c5a      	adds	r2, r3, #1
 8009c7c:	6022      	str	r2, [r4, #0]
 8009c7e:	701e      	strb	r6, [r3, #0]
 8009c80:	6963      	ldr	r3, [r4, #20]
 8009c82:	3001      	adds	r0, #1
 8009c84:	4283      	cmp	r3, r0
 8009c86:	d004      	beq.n	8009c92 <__swbuf_r+0x62>
 8009c88:	89a3      	ldrh	r3, [r4, #12]
 8009c8a:	07db      	lsls	r3, r3, #31
 8009c8c:	d506      	bpl.n	8009c9c <__swbuf_r+0x6c>
 8009c8e:	2e0a      	cmp	r6, #10
 8009c90:	d104      	bne.n	8009c9c <__swbuf_r+0x6c>
 8009c92:	4621      	mov	r1, r4
 8009c94:	4628      	mov	r0, r5
 8009c96:	f7fe fee7 	bl	8008a68 <_fflush_r>
 8009c9a:	b988      	cbnz	r0, 8009cc0 <__swbuf_r+0x90>
 8009c9c:	4638      	mov	r0, r7
 8009c9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ca0:	4b0a      	ldr	r3, [pc, #40]	; (8009ccc <__swbuf_r+0x9c>)
 8009ca2:	429c      	cmp	r4, r3
 8009ca4:	d101      	bne.n	8009caa <__swbuf_r+0x7a>
 8009ca6:	68ac      	ldr	r4, [r5, #8]
 8009ca8:	e7cf      	b.n	8009c4a <__swbuf_r+0x1a>
 8009caa:	4b09      	ldr	r3, [pc, #36]	; (8009cd0 <__swbuf_r+0xa0>)
 8009cac:	429c      	cmp	r4, r3
 8009cae:	bf08      	it	eq
 8009cb0:	68ec      	ldreq	r4, [r5, #12]
 8009cb2:	e7ca      	b.n	8009c4a <__swbuf_r+0x1a>
 8009cb4:	4621      	mov	r1, r4
 8009cb6:	4628      	mov	r0, r5
 8009cb8:	f000 f81a 	bl	8009cf0 <__swsetup_r>
 8009cbc:	2800      	cmp	r0, #0
 8009cbe:	d0cb      	beq.n	8009c58 <__swbuf_r+0x28>
 8009cc0:	f04f 37ff 	mov.w	r7, #4294967295
 8009cc4:	e7ea      	b.n	8009c9c <__swbuf_r+0x6c>
 8009cc6:	bf00      	nop
 8009cc8:	0800a71c 	.word	0x0800a71c
 8009ccc:	0800a73c 	.word	0x0800a73c
 8009cd0:	0800a6fc 	.word	0x0800a6fc

08009cd4 <__ascii_wctomb>:
 8009cd4:	b149      	cbz	r1, 8009cea <__ascii_wctomb+0x16>
 8009cd6:	2aff      	cmp	r2, #255	; 0xff
 8009cd8:	bf85      	ittet	hi
 8009cda:	238a      	movhi	r3, #138	; 0x8a
 8009cdc:	6003      	strhi	r3, [r0, #0]
 8009cde:	700a      	strbls	r2, [r1, #0]
 8009ce0:	f04f 30ff 	movhi.w	r0, #4294967295
 8009ce4:	bf98      	it	ls
 8009ce6:	2001      	movls	r0, #1
 8009ce8:	4770      	bx	lr
 8009cea:	4608      	mov	r0, r1
 8009cec:	4770      	bx	lr
	...

08009cf0 <__swsetup_r>:
 8009cf0:	4b32      	ldr	r3, [pc, #200]	; (8009dbc <__swsetup_r+0xcc>)
 8009cf2:	b570      	push	{r4, r5, r6, lr}
 8009cf4:	681d      	ldr	r5, [r3, #0]
 8009cf6:	4606      	mov	r6, r0
 8009cf8:	460c      	mov	r4, r1
 8009cfa:	b125      	cbz	r5, 8009d06 <__swsetup_r+0x16>
 8009cfc:	69ab      	ldr	r3, [r5, #24]
 8009cfe:	b913      	cbnz	r3, 8009d06 <__swsetup_r+0x16>
 8009d00:	4628      	mov	r0, r5
 8009d02:	f7fe ff83 	bl	8008c0c <__sinit>
 8009d06:	4b2e      	ldr	r3, [pc, #184]	; (8009dc0 <__swsetup_r+0xd0>)
 8009d08:	429c      	cmp	r4, r3
 8009d0a:	d10f      	bne.n	8009d2c <__swsetup_r+0x3c>
 8009d0c:	686c      	ldr	r4, [r5, #4]
 8009d0e:	89a3      	ldrh	r3, [r4, #12]
 8009d10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009d14:	0719      	lsls	r1, r3, #28
 8009d16:	d42c      	bmi.n	8009d72 <__swsetup_r+0x82>
 8009d18:	06dd      	lsls	r5, r3, #27
 8009d1a:	d411      	bmi.n	8009d40 <__swsetup_r+0x50>
 8009d1c:	2309      	movs	r3, #9
 8009d1e:	6033      	str	r3, [r6, #0]
 8009d20:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009d24:	81a3      	strh	r3, [r4, #12]
 8009d26:	f04f 30ff 	mov.w	r0, #4294967295
 8009d2a:	e03e      	b.n	8009daa <__swsetup_r+0xba>
 8009d2c:	4b25      	ldr	r3, [pc, #148]	; (8009dc4 <__swsetup_r+0xd4>)
 8009d2e:	429c      	cmp	r4, r3
 8009d30:	d101      	bne.n	8009d36 <__swsetup_r+0x46>
 8009d32:	68ac      	ldr	r4, [r5, #8]
 8009d34:	e7eb      	b.n	8009d0e <__swsetup_r+0x1e>
 8009d36:	4b24      	ldr	r3, [pc, #144]	; (8009dc8 <__swsetup_r+0xd8>)
 8009d38:	429c      	cmp	r4, r3
 8009d3a:	bf08      	it	eq
 8009d3c:	68ec      	ldreq	r4, [r5, #12]
 8009d3e:	e7e6      	b.n	8009d0e <__swsetup_r+0x1e>
 8009d40:	0758      	lsls	r0, r3, #29
 8009d42:	d512      	bpl.n	8009d6a <__swsetup_r+0x7a>
 8009d44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d46:	b141      	cbz	r1, 8009d5a <__swsetup_r+0x6a>
 8009d48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d4c:	4299      	cmp	r1, r3
 8009d4e:	d002      	beq.n	8009d56 <__swsetup_r+0x66>
 8009d50:	4630      	mov	r0, r6
 8009d52:	f7fc ff2f 	bl	8006bb4 <_free_r>
 8009d56:	2300      	movs	r3, #0
 8009d58:	6363      	str	r3, [r4, #52]	; 0x34
 8009d5a:	89a3      	ldrh	r3, [r4, #12]
 8009d5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009d60:	81a3      	strh	r3, [r4, #12]
 8009d62:	2300      	movs	r3, #0
 8009d64:	6063      	str	r3, [r4, #4]
 8009d66:	6923      	ldr	r3, [r4, #16]
 8009d68:	6023      	str	r3, [r4, #0]
 8009d6a:	89a3      	ldrh	r3, [r4, #12]
 8009d6c:	f043 0308 	orr.w	r3, r3, #8
 8009d70:	81a3      	strh	r3, [r4, #12]
 8009d72:	6923      	ldr	r3, [r4, #16]
 8009d74:	b94b      	cbnz	r3, 8009d8a <__swsetup_r+0x9a>
 8009d76:	89a3      	ldrh	r3, [r4, #12]
 8009d78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009d7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d80:	d003      	beq.n	8009d8a <__swsetup_r+0x9a>
 8009d82:	4621      	mov	r1, r4
 8009d84:	4630      	mov	r0, r6
 8009d86:	f000 f847 	bl	8009e18 <__smakebuf_r>
 8009d8a:	89a0      	ldrh	r0, [r4, #12]
 8009d8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009d90:	f010 0301 	ands.w	r3, r0, #1
 8009d94:	d00a      	beq.n	8009dac <__swsetup_r+0xbc>
 8009d96:	2300      	movs	r3, #0
 8009d98:	60a3      	str	r3, [r4, #8]
 8009d9a:	6963      	ldr	r3, [r4, #20]
 8009d9c:	425b      	negs	r3, r3
 8009d9e:	61a3      	str	r3, [r4, #24]
 8009da0:	6923      	ldr	r3, [r4, #16]
 8009da2:	b943      	cbnz	r3, 8009db6 <__swsetup_r+0xc6>
 8009da4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009da8:	d1ba      	bne.n	8009d20 <__swsetup_r+0x30>
 8009daa:	bd70      	pop	{r4, r5, r6, pc}
 8009dac:	0781      	lsls	r1, r0, #30
 8009dae:	bf58      	it	pl
 8009db0:	6963      	ldrpl	r3, [r4, #20]
 8009db2:	60a3      	str	r3, [r4, #8]
 8009db4:	e7f4      	b.n	8009da0 <__swsetup_r+0xb0>
 8009db6:	2000      	movs	r0, #0
 8009db8:	e7f7      	b.n	8009daa <__swsetup_r+0xba>
 8009dba:	bf00      	nop
 8009dbc:	2000003c 	.word	0x2000003c
 8009dc0:	0800a71c 	.word	0x0800a71c
 8009dc4:	0800a73c 	.word	0x0800a73c
 8009dc8:	0800a6fc 	.word	0x0800a6fc

08009dcc <__swhatbuf_r>:
 8009dcc:	b570      	push	{r4, r5, r6, lr}
 8009dce:	460e      	mov	r6, r1
 8009dd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dd4:	2900      	cmp	r1, #0
 8009dd6:	b096      	sub	sp, #88	; 0x58
 8009dd8:	4614      	mov	r4, r2
 8009dda:	461d      	mov	r5, r3
 8009ddc:	da08      	bge.n	8009df0 <__swhatbuf_r+0x24>
 8009dde:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009de2:	2200      	movs	r2, #0
 8009de4:	602a      	str	r2, [r5, #0]
 8009de6:	061a      	lsls	r2, r3, #24
 8009de8:	d410      	bmi.n	8009e0c <__swhatbuf_r+0x40>
 8009dea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009dee:	e00e      	b.n	8009e0e <__swhatbuf_r+0x42>
 8009df0:	466a      	mov	r2, sp
 8009df2:	f000 f859 	bl	8009ea8 <_fstat_r>
 8009df6:	2800      	cmp	r0, #0
 8009df8:	dbf1      	blt.n	8009dde <__swhatbuf_r+0x12>
 8009dfa:	9a01      	ldr	r2, [sp, #4]
 8009dfc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009e00:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009e04:	425a      	negs	r2, r3
 8009e06:	415a      	adcs	r2, r3
 8009e08:	602a      	str	r2, [r5, #0]
 8009e0a:	e7ee      	b.n	8009dea <__swhatbuf_r+0x1e>
 8009e0c:	2340      	movs	r3, #64	; 0x40
 8009e0e:	2000      	movs	r0, #0
 8009e10:	6023      	str	r3, [r4, #0]
 8009e12:	b016      	add	sp, #88	; 0x58
 8009e14:	bd70      	pop	{r4, r5, r6, pc}
	...

08009e18 <__smakebuf_r>:
 8009e18:	898b      	ldrh	r3, [r1, #12]
 8009e1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009e1c:	079d      	lsls	r5, r3, #30
 8009e1e:	4606      	mov	r6, r0
 8009e20:	460c      	mov	r4, r1
 8009e22:	d507      	bpl.n	8009e34 <__smakebuf_r+0x1c>
 8009e24:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009e28:	6023      	str	r3, [r4, #0]
 8009e2a:	6123      	str	r3, [r4, #16]
 8009e2c:	2301      	movs	r3, #1
 8009e2e:	6163      	str	r3, [r4, #20]
 8009e30:	b002      	add	sp, #8
 8009e32:	bd70      	pop	{r4, r5, r6, pc}
 8009e34:	ab01      	add	r3, sp, #4
 8009e36:	466a      	mov	r2, sp
 8009e38:	f7ff ffc8 	bl	8009dcc <__swhatbuf_r>
 8009e3c:	9900      	ldr	r1, [sp, #0]
 8009e3e:	4605      	mov	r5, r0
 8009e40:	4630      	mov	r0, r6
 8009e42:	f7fc ff23 	bl	8006c8c <_malloc_r>
 8009e46:	b948      	cbnz	r0, 8009e5c <__smakebuf_r+0x44>
 8009e48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e4c:	059a      	lsls	r2, r3, #22
 8009e4e:	d4ef      	bmi.n	8009e30 <__smakebuf_r+0x18>
 8009e50:	f023 0303 	bic.w	r3, r3, #3
 8009e54:	f043 0302 	orr.w	r3, r3, #2
 8009e58:	81a3      	strh	r3, [r4, #12]
 8009e5a:	e7e3      	b.n	8009e24 <__smakebuf_r+0xc>
 8009e5c:	4b0d      	ldr	r3, [pc, #52]	; (8009e94 <__smakebuf_r+0x7c>)
 8009e5e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009e60:	89a3      	ldrh	r3, [r4, #12]
 8009e62:	6020      	str	r0, [r4, #0]
 8009e64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e68:	81a3      	strh	r3, [r4, #12]
 8009e6a:	9b00      	ldr	r3, [sp, #0]
 8009e6c:	6163      	str	r3, [r4, #20]
 8009e6e:	9b01      	ldr	r3, [sp, #4]
 8009e70:	6120      	str	r0, [r4, #16]
 8009e72:	b15b      	cbz	r3, 8009e8c <__smakebuf_r+0x74>
 8009e74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e78:	4630      	mov	r0, r6
 8009e7a:	f000 f827 	bl	8009ecc <_isatty_r>
 8009e7e:	b128      	cbz	r0, 8009e8c <__smakebuf_r+0x74>
 8009e80:	89a3      	ldrh	r3, [r4, #12]
 8009e82:	f023 0303 	bic.w	r3, r3, #3
 8009e86:	f043 0301 	orr.w	r3, r3, #1
 8009e8a:	81a3      	strh	r3, [r4, #12]
 8009e8c:	89a0      	ldrh	r0, [r4, #12]
 8009e8e:	4305      	orrs	r5, r0
 8009e90:	81a5      	strh	r5, [r4, #12]
 8009e92:	e7cd      	b.n	8009e30 <__smakebuf_r+0x18>
 8009e94:	08008ba5 	.word	0x08008ba5

08009e98 <_malloc_usable_size_r>:
 8009e98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e9c:	1f18      	subs	r0, r3, #4
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	bfbc      	itt	lt
 8009ea2:	580b      	ldrlt	r3, [r1, r0]
 8009ea4:	18c0      	addlt	r0, r0, r3
 8009ea6:	4770      	bx	lr

08009ea8 <_fstat_r>:
 8009ea8:	b538      	push	{r3, r4, r5, lr}
 8009eaa:	4d07      	ldr	r5, [pc, #28]	; (8009ec8 <_fstat_r+0x20>)
 8009eac:	2300      	movs	r3, #0
 8009eae:	4604      	mov	r4, r0
 8009eb0:	4608      	mov	r0, r1
 8009eb2:	4611      	mov	r1, r2
 8009eb4:	602b      	str	r3, [r5, #0]
 8009eb6:	f7f7 fce0 	bl	800187a <_fstat>
 8009eba:	1c43      	adds	r3, r0, #1
 8009ebc:	d102      	bne.n	8009ec4 <_fstat_r+0x1c>
 8009ebe:	682b      	ldr	r3, [r5, #0]
 8009ec0:	b103      	cbz	r3, 8009ec4 <_fstat_r+0x1c>
 8009ec2:	6023      	str	r3, [r4, #0]
 8009ec4:	bd38      	pop	{r3, r4, r5, pc}
 8009ec6:	bf00      	nop
 8009ec8:	20000488 	.word	0x20000488

08009ecc <_isatty_r>:
 8009ecc:	b538      	push	{r3, r4, r5, lr}
 8009ece:	4d06      	ldr	r5, [pc, #24]	; (8009ee8 <_isatty_r+0x1c>)
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	4608      	mov	r0, r1
 8009ed6:	602b      	str	r3, [r5, #0]
 8009ed8:	f7f7 fcdf 	bl	800189a <_isatty>
 8009edc:	1c43      	adds	r3, r0, #1
 8009ede:	d102      	bne.n	8009ee6 <_isatty_r+0x1a>
 8009ee0:	682b      	ldr	r3, [r5, #0]
 8009ee2:	b103      	cbz	r3, 8009ee6 <_isatty_r+0x1a>
 8009ee4:	6023      	str	r3, [r4, #0]
 8009ee6:	bd38      	pop	{r3, r4, r5, pc}
 8009ee8:	20000488 	.word	0x20000488

08009eec <_init>:
 8009eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eee:	bf00      	nop
 8009ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ef2:	bc08      	pop	{r3}
 8009ef4:	469e      	mov	lr, r3
 8009ef6:	4770      	bx	lr

08009ef8 <_fini>:
 8009ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009efa:	bf00      	nop
 8009efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009efe:	bc08      	pop	{r3}
 8009f00:	469e      	mov	lr, r3
 8009f02:	4770      	bx	lr
