Xiaowen Wu , Yaoyao Ye , Wei Zhang , Weichen Liu , Mahdi Nikdast , Xuan Wang , Jiang Xu, UNION: a unified inter/intra-chip optical network for chip multiprocessors, Proceedings of the 2010 IEEE/ACM International Symposium on Nanoscale Architectures, June 17-18, 2010, Anaheim, California
Gul N. Khan , Victor Dumitriu, A modeling tool for simulating and design of on-chip network systems, Microprocessors & Microsystems, v.34 n.2-4, p.84-95, March, 2010
Virginie Fresse , Alain Aubert , Nathalie Bochard, A predictive NoC architecture for vision systems dedicated to image analysis, EURASIP Journal on Embedded Systems, v.2007 n.1, p.36-36, January 2007
Ji Qi , Mark Zwolinski, Efficient simulation and modelling of non-rectangular NoC topologies, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Mikkel Bystrup Stensgaard , Jens Spars√∏, ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.55-64, April 07-10, 2008
Huaxi Gu , Jiang Xu , Wei Zhang, A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Huaxi Gu , Jiang Xu , Zheng Wang, ODOR: a microresonator-based high-performance low-cost router for optical networks-on-Chip, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA
Ciprian Seiculescu , Srinivasan Murali , Luca Benini , Giovanni De Micheli, Sunfloor 3D: a tool for networks on chip topology synthesis for 3-D systems on chips, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.12, p.1987-2000, December 2010
Faizal A. Samman , Thomas Hollstein , Manfred Glesner, Networks-on-chip based on dynamic wormhole packet identity mapping management, VLSI Design, 2009, p.1-15, January 2009
Victor Dumitriu , Gul N. Khan, Throughput-oriented NoC topology generation and analysis for high performance SoCs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.10, p.1433-1446, October 2009
A. Chariete , M. Bakhouya , J. Gaber , M. Wack, A design space exploration methodology for customizing on-chip communication architectures, Integration, the VLSI Journal, v.50 n.C, p.158-172, June 2015
Mohamed Bakhouya, Evaluating the energy consumption and the silicon area of on-chip interconnect architectures, Journal of Systems Architecture: the EUROMICRO Journal, v.55 n.7-9, p.387-395, July, 2009
S. Suboh , M. Bakhouya , J. Gaber , T. El-Ghazawi, An interconnection architecture for network-on-chip systems, Telecommunications Systems, v.37 n.1-3, p.137-144, March     2008
Vitor de Paulo , Cristinel Ababei, 3D network-on-chip architectures using homogeneous meshes and heterogeneous floorplans, International Journal of Reconfigurable Computing, 2010, p.1-12, January 2010
Ciprian Seiculescu , Dara Rahmati , Srinivasan Murali , Hamid Sarbazi-Azad , Luca Benini , Giovanni De Micheli, Designing best effort networks-on-chip to meet hard latency constraints, ACM Transactions on Embedded Computing Systems (TECS), v.12 n.4, June 2013
