$date
	Sun Oct 23 09:26:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#435875
b10 !
1"
#435878
b10 &
b10 %
1$
#435879
0"
#435882
b1 &
b1 %
1#
#435886
b0 &
0#
b0 %
0$
#1417969
b100 !
1"
#1417970
b100 &
b100 %
1$
#1417971
0"
#1417974
b10 &
b10 %
#1417978
b1 &
b1 %
1#
#1417982
b0 &
0#
b0 %
0$
#2382575
1"
#2382578
b100 &
b100 %
1$
#2382579
0"
#2382582
b10 &
b10 %
#2382586
b1 &
b1 %
1#
#2382590
b0 &
0#
b0 %
0$
#4500012
