name      ,cb1                           ,cb2                           ,cb3                           ,cb4                           ,cb5                           ,cb6                           ,cb7                           ,cb8                           ,cb9                           ,cb10                          ,cb11                          ,cb12                          ,
DFBFB1    ,clk: CLK1                     ,ininv_RN_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,out_Q_2: INV                  ,cross1: FCROSS_4              ,backtrack1: BACKTRACK3_1      ,cross2: FCROSS_4              ,backtrack2: BACKTRACK3_1      ,NA                            ,NA                            ,NA                            ,
DFBFB1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q', 'out_QN']]}
DFBFB2    ,clk: CLK1                     ,ininv_RN_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,out_Q_2: INV                  ,cross1: FCROSS_4              ,backtrack1: BACKTRACK3_1      ,cross2: FCROSS_4              ,backtrack2: BACKTRACK3_1      ,NA                            ,NA                            ,NA                            ,
DFBFB2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q', 'out_QN']]}
DFBRB1    ,clk: CLK1                     ,ininv_RN_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,out_Q_2: INV                  ,cross1: FCROSS_4              ,backtrack1: BACKTRACK3_1      ,cross2: FCROSS_4              ,backtrack2: BACKTRACK3_1      ,NA                            ,NA                            ,NA                            ,
DFBRB1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q', 'out_QN']]}
DFBRB2    ,clk: CLK1                     ,ininv_RN_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,out_Q_2: INV                  ,cross1: FCROSS_4              ,backtrack1: BACKTRACK3_1      ,cross2: FCROSS_4              ,backtrack2: BACKTRACK3_1      ,NA                            ,NA                            ,NA                            ,
DFBRB2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q', 'out_QN']]}
DFBRQ1    ,clk: CLK1                     ,ininv_RN_0: INV               ,out_Q: LOGIC3_1               ,cross1: FCROSS_4              ,backtrack1: BACKTRACK3_1      ,cross2: FCROSS_4              ,backtrack2: BACKTRACK3_1      ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
DFBRQ1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q']]}
DFBRQ2    ,clk: CLK1                     ,ininv_RN_0: INV               ,out_Q: LOGIC3_1               ,cross1: FCROSS_4              ,backtrack1: BACKTRACK3_1      ,cross2: FCROSS_4              ,backtrack2: BACKTRACK3_1      ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
DFBRQ2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q']]}
DFCFB1    ,clk: CLK1                     ,ininv_RN_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,out_Q_2: INV                  ,cross1: FCROSS_4              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,NA                            ,NA                            ,
DFCFB1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q', 'out_QN']]}
DFCFB2    ,clk: CLK1                     ,ininv_RN_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,out_Q_2: INV                  ,cross1: FCROSS_4              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,NA                            ,NA                            ,
DFCFB2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q', 'out_QN']]}
DFCFQ1    ,clk: CLK1                     ,ininv_RN_0: INV               ,out_Q: INV                    ,out_Q_2: INV                  ,cross1: FCROSS_4              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,NA                            ,NA                            ,NA                            ,
DFCFQ1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q']]}
DFCFQ2    ,clk: CLK1                     ,ininv_RN_0: INV               ,out_Q: INV                    ,out_Q_2: INV                  ,cross1: FCROSS_4              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,NA                            ,NA                            ,NA                            ,
DFCFQ2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q']]}
DFCRB1    ,clk: CLK1                     ,ininv_RN_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,out_Q_2: INV                  ,cross1: FCROSS_4              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,NA                            ,NA                            ,
DFCRB1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q', 'out_QN']]}
DFCRB2    ,clk: CLK1                     ,ininv_RN_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,out_Q_2: INV                  ,cross1: FCROSS_4              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,NA                            ,NA                            ,
DFCRB2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q', 'out_QN']]}
DFCRN1    ,clk: CLK1                     ,ininv_RN_0: INV               ,out_QN: INV                   ,cross1: FCROSS_4              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
DFCRN1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_QN']]}
DFCRN2    ,clk: CLK1                     ,ininv_RN_0: INV               ,out_QN: INV                   ,cross1: FCROSS_4              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
DFCRN2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_QN']]}
DFCRQ1    ,clk: CLK1                     ,ininv_RN_0: INV               ,out_Q: LOGIC2_NOR2            ,cross1: FCROSS_4              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
DFCRQ1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q']]}
DFCRQ2    ,clk: CLK1                     ,ininv_RN_0: INV               ,out_Q: LOGIC2_NOR2            ,cross1: FCROSS_4              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
DFCRQ2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q']]}
DFNFB1    ,clk: CLK1                     ,out_QN: INV                   ,out_Q: INV                    ,cross1: FCROSS_4              ,backtrack1: INV               ,cross2: FCROSS_4              ,backtrack2: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
DFNFB1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q', 'out_QN']]}
DFNFB2    ,clk: CLK1                     ,out_QN: INV                   ,out_Q: INV                    ,cross1: FCROSS_4              ,backtrack1: INV               ,cross2: FCROSS_4              ,backtrack2: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
DFNFB2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q', 'out_QN']]}
DFNRB1    ,clk: CLK1                     ,out_QN: INV                   ,out_Q: INV                    ,cross1: FCROSS_4              ,backtrack1: INV               ,cross2: FCROSS_4              ,backtrack2: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
DFNRB1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q', 'out_QN']]}
DFNRN1    ,clk: CLK1                     ,out_QN: INV                   ,cross1: FCROSS_4              ,backtrack1: INV               ,cross2: FCROSS_4              ,backtrack2: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
DFNRN1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_QN']]}
DFNRN2    ,clk: CLK1                     ,out_QN: INV                   ,cross1: FCROSS_4              ,backtrack1: INV               ,cross2: FCROSS_4              ,backtrack2: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
DFNRN2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_QN']]}
DFNRQ1    ,clk: CLK1                     ,out_Q: INV                    ,cross1: FCROSS_4              ,backtrack1: INV               ,cross2: FCROSS_4              ,backtrack2: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
DFNRQ1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q']]}
DFNRQ2    ,clk: CLK1                     ,out_Q: INV                    ,cross1: FCROSS_4              ,backtrack1: INV               ,cross2: FCROSS_4              ,backtrack2: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
DFNRQ2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q']]}
DFPFB1    ,clk: CLK1                     ,out_Q: INV                    ,out_Q_2: INV                  ,out_QN: INV                   ,cross1: FCROSS_4              ,backtrack1: LOGIC2_NAND2      ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NAND2      ,NA                            ,NA                            ,NA                            ,NA                            ,
DFPFB1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q_2'], ['out_Q', 'out_QN']]}
DFPFB2    ,clk: CLK1                     ,out_Q: INV                    ,out_Q_2: INV                  ,out_QN: INV                   ,cross1: FCROSS_4              ,backtrack1: LOGIC2_NAND2      ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NAND2      ,NA                            ,NA                            ,NA                            ,NA                            ,
DFPFB2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q_2'], ['out_Q', 'out_QN']]}
DFPRB1    ,clk: CLK1                     ,out_Q: INV                    ,out_Q_2: INV                  ,out_QN: INV                   ,cross1: FCROSS_4              ,backtrack1: LOGIC2_NAND2      ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NAND2      ,NA                            ,NA                            ,NA                            ,NA                            ,
DFPRB1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q_2'], ['out_Q', 'out_QN']]}
DFPRB2    ,clk: CLK1                     ,out_Q: INV                    ,out_Q_2: INV                  ,out_QN: INV                   ,cross1: FCROSS_4              ,backtrack1: LOGIC2_NAND2      ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NAND2      ,NA                            ,NA                            ,NA                            ,NA                            ,
DFPRB2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q_2'], ['out_Q', 'out_QN']]}
DFPRQ1    ,clk: CLK1                     ,out_Q: LOGIC2_NAND2           ,cross1: FCROSS_4              ,backtrack1: LOGIC2_NAND2      ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NAND2      ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
DFPRQ1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q']]}
DFPRQ2    ,clk: CLK1                     ,out_Q: LOGIC2_NAND2           ,cross1: FCROSS_4              ,backtrack1: LOGIC2_NAND2      ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NAND2      ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
DFPRQ2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q']]}
SDBFB1    ,clk: CLK1                     ,ininv_RN_0: INV               ,ininv_SE_0: INV               ,out_Q: INV                    ,out_Q_2: INV                  ,out_QN: INV                   ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: BACKTRACK3_1      ,cross2: FCROSS_4              ,backtrack2: BACKTRACK3_1      ,NA                            ,
SDBFB1    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q', 'out_QN']]}
SDBFB2    ,clk: CLK1                     ,ininv_RN_0: INV               ,ininv_SE_0: INV               ,out_Q: INV                    ,out_Q_2: INV                  ,out_QN: INV                   ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: BACKTRACK3_1      ,cross2: FCROSS_4              ,backtrack2: BACKTRACK3_1      ,NA                            ,
SDBFB2    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q', 'out_QN']]}
SDBRB1    ,clk: CLK1                     ,ininv_RN_0: INV               ,ininv_SE_0: INV               ,out_Q: INV                    ,out_Q_2: INV                  ,out_QN: INV                   ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: BACKTRACK3_1      ,cross2: FCROSS_4              ,backtrack2: BACKTRACK3_1      ,NA                            ,
SDBRB1    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q', 'out_QN']]}
SDBRB2    ,clk: CLK1                     ,ininv_RN_0: INV               ,ininv_SE_0: INV               ,out_Q: INV                    ,out_Q_2: INV                  ,out_QN: INV                   ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: BACKTRACK3_1      ,cross2: FCROSS_4              ,backtrack2: BACKTRACK3_1      ,NA                            ,
SDBRB2    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q', 'out_QN']]}
SDBRQ1    ,clk: CLK1                     ,ininv_RN_0: INV               ,ininv_SE_0: INV               ,out_Q: LOGIC3_1               ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: BACKTRACK3_1      ,cross2: FCROSS_4              ,backtrack2: BACKTRACK3_1      ,NA                            ,NA                            ,NA                            ,
SDBRQ1    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q']]}
SDBRQ2    ,clk: CLK1                     ,ininv_RN_0: INV               ,ininv_SE_0: INV               ,out_Q: LOGIC3_1               ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: BACKTRACK3_1      ,cross2: FCROSS_4              ,backtrack2: BACKTRACK3_1      ,NA                            ,NA                            ,NA                            ,
SDBRQ2    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q']]}
SDCFB1    ,clk: CLK1                     ,ininv_RN_0: INV               ,ininv_SE_0: INV               ,out_Q: INV                    ,out_Q_2: INV                  ,out_QN: INV                   ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,
SDCFB1    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q', 'out_QN']]}
SDCFB2    ,clk: CLK1                     ,ininv_SE_0: INV               ,ininv_RN_0: INV               ,out_Q: INV                    ,out_Q_2: INV                  ,out_QN: INV                   ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,
SDCFB2    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q', 'out_QN']]}
SDCFQ1    ,clk: CLK1                     ,ininv_SE_0: INV               ,ininv_RN_0: INV               ,out_Q: INV                    ,out_Q_2: INV                  ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,NA                            ,
SDCFQ1    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q']]}
SDCFQ2    ,clk: CLK1                     ,ininv_RN_0: INV               ,ininv_SE_0: INV               ,out_Q: INV                    ,out_Q_2: INV                  ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,NA                            ,
SDCFQ2    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q']]}
SDCRB1    ,clk: CLK1                     ,ininv_RN_0: INV               ,ininv_SE_0: INV               ,out_Q: INV                    ,out_Q_2: INV                  ,out_QN: INV                   ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,
SDCRB1    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q', 'out_QN']]}
SDCRB2    ,clk: CLK1                     ,ininv_RN_0: INV               ,ininv_SE_0: INV               ,out_Q: INV                    ,out_Q_2: INV                  ,out_QN: INV                   ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,
SDCRB2    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q_2'], ['out_Q', 'out_QN']]}
SDCRN1    ,clk: CLK1                     ,ininv_RN_0: INV               ,ininv_SE_0: INV               ,out_QN: INV                   ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,NA                            ,NA                            ,
SDCRN1    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_QN']]}
SDCRN2    ,clk: CLK1                     ,ininv_RN_0: INV               ,ininv_SE_0: INV               ,out_QN: INV                   ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,NA                            ,NA                            ,
SDCRN2    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_QN']]}
SDCRQ1    ,clk: CLK1                     ,ininv_RN_0: INV               ,ininv_SE_0: INV               ,out_Q: LOGIC2_NOR2            ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,NA                            ,NA                            ,
SDCRQ1    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q']]}
SDCRQ2    ,clk: CLK1                     ,ininv_RN_0: INV               ,ininv_SE_0: INV               ,out_Q: LOGIC2_NOR2            ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: LOGIC2_NOR2       ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NOR2       ,NA                            ,NA                            ,NA                            ,
SDCRQ2    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['ininv_RN_0', 'out_Q']]}
SDNFB1    ,clk: CLK1                     ,ininv_SE_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: INV               ,cross2: FCROSS_4              ,backtrack2: INV               ,NA                            ,NA                            ,NA                            ,
SDNFB1    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q', 'out_QN']]}
SDNFB2    ,clk: CLK1                     ,ininv_SE_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: INV               ,cross2: FCROSS_4              ,backtrack2: INV               ,NA                            ,NA                            ,NA                            ,
SDNFB2    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q', 'out_QN']]}
SDNRB1    ,clk: CLK1                     ,ininv_SE_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: INV               ,cross2: FCROSS_4              ,backtrack2: INV               ,NA                            ,NA                            ,NA                            ,
SDNRB1    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q', 'out_QN']]}
SDNRB2    ,clk: CLK1                     ,ininv_SE_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: INV               ,cross2: FCROSS_4              ,backtrack2: INV               ,NA                            ,NA                            ,NA                            ,
SDNRB2    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q', 'out_QN']]}
SDNRN1    ,clk: CLK1                     ,ininv_SE_0: INV               ,out_QN: INV                   ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: INV               ,cross2: FCROSS_4              ,backtrack2: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,
SDNRN1    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_QN']]}
SDNRN2    ,clk: CLK1                     ,ininv_SE_0: INV               ,out_QN: INV                   ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: INV               ,cross2: FCROSS_4              ,backtrack2: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,
SDNRN2    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_QN']]}
SDNRQ1    ,clk: CLK1                     ,ininv_SE_0: INV               ,out_Q: INV                    ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: INV               ,cross2: FCROSS_4              ,backtrack2: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,
SDNRQ1    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q']]}
SDNRQ2    ,clk: CLK1                     ,ininv_SE_0: INV               ,out_Q: INV                    ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: INV               ,cross2: FCROSS_4              ,backtrack2: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,
SDNRQ2    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q']]}
SDPFB1    ,clk: CLK1                     ,ininv_SE_0: INV               ,out_Q: INV                    ,out_Q_2: INV                  ,out_QN: INV                   ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: LOGIC2_NAND2      ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NAND2      ,NA                            ,NA                            ,
SDPFB1    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q_2'], ['out_Q', 'out_QN']]}
SDPFB2    ,clk: CLK1                     ,ininv_SE_0: INV               ,out_Q: INV                    ,out_Q_2: INV                  ,out_QN: INV                   ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: LOGIC2_NAND2      ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NAND2      ,NA                            ,NA                            ,
SDPFB2    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q_2'], ['out_Q', 'out_QN']]}
SDPRB1    ,clk: CLK1                     ,ininv_SE_0: INV               ,out_Q: INV                    ,out_Q_2: INV                  ,out_QN: INV                   ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: LOGIC2_NAND2      ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NAND2      ,NA                            ,NA                            ,
SDPRB1    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q_2'], ['out_Q', 'out_QN']]}
SDPRB2    ,clk: CLK1                     ,ininv_SE_0: INV               ,out_Q: INV                    ,out_Q_2: INV                  ,out_QN: INV                   ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: LOGIC2_NAND2      ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NAND2      ,NA                            ,NA                            ,
SDPRB2    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q_2'], ['out_Q', 'out_QN']]}
SDPRQ1    ,clk: CLK1                     ,ininv_SE_0: INV               ,out_Q: LOGIC2_NAND2           ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: LOGIC2_NAND2      ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NAND2      ,NA                            ,NA                            ,NA                            ,NA                            ,
SDPRQ1    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q']]}
SDPRQ2    ,clk: CLK1                     ,ininv_SE_0: INV               ,out_Q: LOGIC2_NAND2           ,sesi: FCROSS_3_2              ,cross1: PCROSS_1              ,backtrack1: LOGIC2_NAND2      ,cross2: FCROSS_4              ,backtrack2: LOGIC2_NAND2      ,NA                            ,NA                            ,NA                            ,NA                            ,
SDPRQ2    ,{'clk': ['clk'], 'sesi': ['ininv_SN_0', 'sesi'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'cross2': ['cross2'], 'backtrack2': ['backtrack2'], 'out': [['out_Q']]}
LABHB1    ,clk: CLK1                     ,ininv_SN_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,cross1: FCROSS_5              ,backtrack1: BACKTRACK3_3_5    ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LABHB1    ,{'clk': ['clk'], 'cross1': ['ininv_SN_0', 'cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q', 'out_QN']]}
LABHB2    ,clk: CLK1                     ,ininv_SN_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,cross1: FCROSS_5              ,backtrack1: BACKTRACK3_3_5    ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LABHB2    ,{'clk': ['clk'], 'cross1': ['ininv_SN_0', 'cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q', 'out_QN']]}
LABLB1    ,clk: CLK1                     ,ininv_SN_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,cross1: FCROSS_5              ,backtrack1: BACKTRACK3_3_5    ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LABLB1    ,{'clk': ['clk'], 'cross1': ['ininv_SN_0', 'cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q', 'out_QN']]}
LABLB2    ,clk: CLK1                     ,ininv_SN_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,cross1: FCROSS_5              ,backtrack1: BACKTRACK3_3_5    ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LABLB2    ,{'clk': ['clk'], 'cross1': ['ininv_SN_0', 'cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q', 'out_QN']]}
LACHB1    ,clk: CLK1                     ,out_QN: INV                   ,out_Q: INV                    ,cross1: FRCROSS_1_5           ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LACHB1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q', 'out_QN']]}
LACHB2    ,clk: CLK1                     ,out_QN: INV                   ,out_Q: INV                    ,cross1: FRCROSS_1_5           ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LACHB2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q', 'out_QN']]}
LACHQ1    ,clk: CLK1                     ,out_Q: INV                    ,cross1: FRCROSS_1_5           ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LACHQ1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q']]}
LACHQ2    ,clk: CLK1                     ,out_Q: INV                    ,cross1: FRCROSS_1_5           ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LACHQ2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q']]}
LACLB1    ,clk: CLK1                     ,out_QN: INV                   ,out_Q: INV                    ,cross1: FRCROSS_1_5           ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LACLB1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q', 'out_QN']]}
LACLB2    ,clk: CLK1                     ,out_QN: INV                   ,out_Q: INV                    ,cross1: FRCROSS_1_5           ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LACLB2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q', 'out_QN']]}
LACLQ1    ,clk: CLK1                     ,out_Q: INV                    ,cross1: FRCROSS_1_5           ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LACLQ1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q']]}
LACLQ2    ,clk: CLK1                     ,out_Q: INV                    ,cross1: FRCROSS_1_5           ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LACLQ2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q']]}
LANHB1    ,clk: CLK1                     ,out_QN: INV                   ,out_Q: INV                    ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LANHB1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q', 'out_QN']]}
LANHB2    ,clk: CLK1                     ,out_QN: INV                   ,out_Q: INV                    ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LANHB2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q', 'out_QN']]}
LANHN1    ,clk: CLK1                     ,out_QN: INV                   ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LANHN1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_QN']]}
LANHN2    ,clk: CLK1                     ,out_QN: INV                   ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LANHN2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_QN']]}
LANHQ1    ,clk: CLK1                     ,out_Q: INV                    ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LANHQ1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q']]}
LANHQ2    ,clk: CLK1                     ,out_Q: INV                    ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LANHQ2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q']]}
LANHT1    ,clk: CLK1                     ,ininv_E_0: INV                ,out_Q: LOGIC3_2               ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LANHT1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q']], 'out_e': ['ininv_E_0']}
LANHT2    ,clk: CLK1                     ,ininv_E_0: INV                ,out_Q: LOGIC3_2               ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LANHT2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q']], 'out_e': ['ininv_E_0']}
LANLB1    ,clk: CLK1                     ,out_QN: INV                   ,out_Q: INV                    ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LANLB1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q', 'out_QN']]}
LANLB2    ,clk: CLK1                     ,out_QN: INV                   ,out_Q: INV                    ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LANLB2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q', 'out_QN']]}
LANLN1    ,clk: CLK1                     ,out_QN: INV                   ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LANLN1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_QN']]}
LANLN2    ,clk: CLK1                     ,out_QN: INV                   ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LANLN2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_QN']]}
LANLQ1    ,clk: CLK1                     ,out_Q: INV                    ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LANLQ1    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q']]}
LANLQ2    ,clk: CLK1                     ,out_Q: INV                    ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LANLQ2    ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q']]}
LAPHB1    ,clk: CLK1                     ,ininv_SN_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,cross1: FSCROSS_1_4           ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LAPHB1    ,{'clk': ['clk'], 'cross1': ['ininv_SN_0', 'cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q', 'out_QN']]}
LAPHB2    ,clk: CLK1                     ,ininv_SN_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,cross1: FSCROSS_1_4           ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LAPHB2    ,{'clk': ['clk'], 'cross1': ['ininv_SN_0', 'cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q', 'out_QN']]}
LAPLB1    ,clk: CLK1                     ,ininv_SN_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,cross1: FSCROSS_1_4           ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LAPLB1    ,{'clk': ['clk'], 'cross1': ['ininv_SN_0', 'cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q', 'out_QN']]}
LAPLB2    ,clk: CLK1                     ,ininv_SN_0: INV               ,out_QN: INV                   ,out_Q: INV                    ,cross1: FSCROSS_1_4           ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
LAPLB2    ,{'clk': ['clk'], 'cross1': ['ininv_SN_0', 'cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_Q', 'out_QN']]}
TLATNCAD1 ,clk: CLK1                     ,out_ECK: LOGIC2_NOR2          ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
TLATNCAD1 ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_ECK']]}
TLATNCAD2 ,clk: CLK1                     ,out_ECK: LOGIC2_NOR2          ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
TLATNCAD2 ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_ECK']]}
TLATNCAD4 ,clk: CLK1                     ,out_ECK: LOGIC2_NOR2          ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
TLATNCAD4 ,{'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_ECK']]}
TLATNTSCAD1,clk: CLK1                     ,out_ECK: LOGIC2_NOR2          ,inputs: LOGIC2_OR2            ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
TLATNTSCAD1,{'inputs': ['inputs'], 'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_ECK']]}
TLATNTSCAD2,clk: CLK1                     ,out_ECK: LOGIC2_NOR2          ,inputs: LOGIC2_OR2            ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
TLATNTSCAD2,{'inputs': ['inputs'], 'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_ECK']]}
TLATNTSCAD4,clk: CLK1                     ,out_ECK: LOGIC2_NOR2          ,inputs: LOGIC2_OR2            ,cross1: FCROSS_4              ,backtrack1: INV               ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,NA                            ,
TLATNTSCAD4,{'inputs': ['inputs'], 'clk': ['clk'], 'cross1': ['cross1'], 'backtrack1': ['backtrack1'], 'out': [['out_ECK']]}
