// Seed: 2071882662
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    inout logic id_4,
    output id_5,
    output id_6,
    input id_7,
    input id_8,
    output id_9,
    input id_10,
    input id_11,
    input logic id_12
);
  assign id_5 = 1 + id_8[1];
  type_35(
      .id_0(1), .id_1(id_11 | id_3), .id_2(1), .id_3(id_1), .id_4(1), .id_5(id_8), .id_6(id_2)
  );
  always id_9 <= 1'd0;
  logic id_13 = 1;
  logic id_14;
  assign id_13 = id_11;
  assign id_6  = (id_14 - 'h0);
  logic id_15, id_16 = id_4, id_17, id_18;
  assign id_4 = id_2;
  type_39(
      id_4
  );
  logic id_19;
  logic id_20;
  logic id_21, id_22;
  type_43 id_23 (
      id_4,
      id_12
  );
  assign id_20 = 1;
  logic id_24, id_25;
  assign id_19 = id_11 & 1 - ~1;
  type_45(
      .id_0(1)
  );
  logic id_26;
  logic id_27, id_28, id_29;
  logic id_30, id_31;
endmodule
module module_1;
  defparam id_13 = id_7;
  logic id_14 (
      .id_0(),
      .id_1(1'b0),
      .id_2(id_13[1'b0 : 1]),
      .id_3(id_13),
      .id_4(id_5)
  );
  always id_5 <= id_12;
endmodule
