
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 2.26

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.29 source latency bit_count[3]$_DFFE_PN0P_/CLK ^
  -0.28 target latency rx_shift[0]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net26 (net)
                  0.05    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.20    0.20    0.92 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.20    0.00    0.92 ^ spi_cs_n$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.92   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.04    0.08    0.16    0.29 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.08    0.00    0.29 ^ spi_cs_n$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.29   clock reconvergence pessimism
                          0.15    0.44   library removal time
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: tx_data[0] (input port clocked by core_clock)
Endpoint: tx_shift[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v tx_data[0] (in)
                                         tx_data[0] (net)
                  0.00    0.00    0.20 v input3/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.27 v input3/X (sky130_fd_sc_hd__clkbuf_1)
                                         net4 (net)
                  0.03    0.00    0.27 v _239_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.04    0.05    0.32 ^ _239_/Y (sky130_fd_sc_hd__nand2_1)
                                         _103_ (net)
                  0.04    0.00    0.32 ^ _241_/A3 (sky130_fd_sc_hd__o32ai_1)
     1    0.00    0.04    0.06    0.39 v _241_/Y (sky130_fd_sc_hd__o32ai_1)
                                         _030_ (net)
                  0.04    0.00    0.39 v tx_shift[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.39   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.04    0.08    0.16    0.29 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.29 ^ tx_shift[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.29   clock reconvergence pessimism
                         -0.04    0.26   library hold time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rx_shift[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net26 (net)
                  0.05    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.20    0.20    0.92 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.20    0.00    0.92 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    35    0.16    0.19    0.25    1.17 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.19    0.01    1.18 ^ rx_shift[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.18   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.07    0.15    5.28 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    5.28 ^ rx_shift[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.28   clock reconvergence pessimism
                          0.20    5.48   library recovery time
                                  5.48   data required time
-----------------------------------------------------------------------------
                                  5.48   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  4.30   slack (MET)


Startpoint: bit_count[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.04    0.08    0.16    0.29 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.29 ^ bit_count[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.02    0.16    0.42    0.71 ^ bit_count[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         bit_count[1] (net)
                  0.16    0.00    0.71 ^ _256_/B (sky130_fd_sc_hd__ha_1)
     4    0.01    0.14    0.24    0.95 ^ _256_/COUT (sky130_fd_sc_hd__ha_1)
                                         _117_ (net)
                  0.14    0.00    0.95 ^ _136_/C (sky130_fd_sc_hd__and3b_1)
     4    0.02    0.16    0.26    1.22 ^ _136_/X (sky130_fd_sc_hd__and3b_1)
                                         _130_ (net)
                  0.16    0.00    1.22 ^ _147_/A (sky130_fd_sc_hd__inv_1)
     3    0.01    0.07    0.10    1.32 v _147_/Y (sky130_fd_sc_hd__inv_1)
                                         _123_ (net)
                  0.07    0.00    1.32 v _258_/B (sky130_fd_sc_hd__ha_1)
     3    0.01    0.09    0.32    1.64 v _258_/SUM (sky130_fd_sc_hd__ha_1)
                                         _125_ (net)
                  0.09    0.00    1.64 v _199_/A (sky130_fd_sc_hd__nor4bb_1)
     2    0.01    0.39    0.42    2.06 ^ _199_/Y (sky130_fd_sc_hd__nor4bb_1)
                                         _077_ (net)
                  0.39    0.00    2.06 ^ _208_/A (sky130_fd_sc_hd__nand2_2)
     7    0.02    0.15    0.17    2.23 v _208_/Y (sky130_fd_sc_hd__nand2_2)
                                         _085_ (net)
                  0.15    0.00    2.23 v _219_/C (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.32    0.33    2.57 ^ _219_/Y (sky130_fd_sc_hd__nor4_1)
                                         _092_ (net)
                  0.32    0.00    2.57 ^ _220_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.92 v _220_/X (sky130_fd_sc_hd__mux2_1)
                                         _021_ (net)
                  0.05    0.00    2.92 v rx_shift[5]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.92   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.04    0.08    0.16    5.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    5.29 ^ rx_shift[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.29   clock reconvergence pessimism
                         -0.11    5.18   library setup time
                                  5.18   data required time
-----------------------------------------------------------------------------
                                  5.18   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                  2.26   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rx_shift[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net26 (net)
                  0.05    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.20    0.20    0.92 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.20    0.00    0.92 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    35    0.16    0.19    0.25    1.17 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.19    0.01    1.18 ^ rx_shift[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.18   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.07    0.15    5.28 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    5.28 ^ rx_shift[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.28   clock reconvergence pessimism
                          0.20    5.48   library recovery time
                                  5.48   data required time
-----------------------------------------------------------------------------
                                  5.48   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  4.30   slack (MET)


Startpoint: bit_count[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.04    0.08    0.16    0.29 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.29 ^ bit_count[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.02    0.16    0.42    0.71 ^ bit_count[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         bit_count[1] (net)
                  0.16    0.00    0.71 ^ _256_/B (sky130_fd_sc_hd__ha_1)
     4    0.01    0.14    0.24    0.95 ^ _256_/COUT (sky130_fd_sc_hd__ha_1)
                                         _117_ (net)
                  0.14    0.00    0.95 ^ _136_/C (sky130_fd_sc_hd__and3b_1)
     4    0.02    0.16    0.26    1.22 ^ _136_/X (sky130_fd_sc_hd__and3b_1)
                                         _130_ (net)
                  0.16    0.00    1.22 ^ _147_/A (sky130_fd_sc_hd__inv_1)
     3    0.01    0.07    0.10    1.32 v _147_/Y (sky130_fd_sc_hd__inv_1)
                                         _123_ (net)
                  0.07    0.00    1.32 v _258_/B (sky130_fd_sc_hd__ha_1)
     3    0.01    0.09    0.32    1.64 v _258_/SUM (sky130_fd_sc_hd__ha_1)
                                         _125_ (net)
                  0.09    0.00    1.64 v _199_/A (sky130_fd_sc_hd__nor4bb_1)
     2    0.01    0.39    0.42    2.06 ^ _199_/Y (sky130_fd_sc_hd__nor4bb_1)
                                         _077_ (net)
                  0.39    0.00    2.06 ^ _208_/A (sky130_fd_sc_hd__nand2_2)
     7    0.02    0.15    0.17    2.23 v _208_/Y (sky130_fd_sc_hd__nand2_2)
                                         _085_ (net)
                  0.15    0.00    2.23 v _219_/C (sky130_fd_sc_hd__nor4_1)
     1    0.01    0.32    0.33    2.57 ^ _219_/Y (sky130_fd_sc_hd__nor4_1)
                                         _092_ (net)
                  0.32    0.00    2.57 ^ _220_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    2.92 v _220_/X (sky130_fd_sc_hd__mux2_1)
                                         _021_ (net)
                  0.05    0.00    2.92 v rx_shift[5]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.92   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.04    0.08    0.16    5.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    5.29 ^ rx_shift[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.29   clock reconvergence pessimism
                         -0.11    5.18   library setup time
                                  5.18   data required time
-----------------------------------------------------------------------------
                                  5.18   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                  2.26   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.0888053178787231

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4798239469528198

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7358

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.027006084099411964

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.03388400003314018

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7970

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ bit_count[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.42    0.71 ^ bit_count[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.24    0.95 ^ _256_/COUT (sky130_fd_sc_hd__ha_1)
   0.26    1.22 ^ _136_/X (sky130_fd_sc_hd__and3b_1)
   0.10    1.32 v _147_/Y (sky130_fd_sc_hd__inv_1)
   0.32    1.64 v _258_/SUM (sky130_fd_sc_hd__ha_1)
   0.42    2.06 ^ _199_/Y (sky130_fd_sc_hd__nor4bb_1)
   0.17    2.23 v _208_/Y (sky130_fd_sc_hd__nand2_2)
   0.34    2.57 ^ _219_/Y (sky130_fd_sc_hd__nor4_1)
   0.36    2.92 v _220_/X (sky130_fd_sc_hd__mux2_1)
   0.00    2.92 v rx_shift[5]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.92   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    5.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.29 ^ rx_shift[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.29   clock reconvergence pessimism
  -0.11    5.18   library setup time
           5.18   data required time
---------------------------------------------------------
           5.18   data required time
          -2.92   data arrival time
---------------------------------------------------------
           2.26   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_shift[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_data[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ rx_shift[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.34    0.63 ^ rx_shift[5]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.74 ^ _195_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.74 ^ rx_data[5]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.74   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ rx_data[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.29   clock reconvergence pessimism
  -0.03    0.26   library hold time
           0.26   data required time
---------------------------------------------------------
           0.26   data required time
          -0.74   data arrival time
---------------------------------------------------------
           0.48   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2829

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2883

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.9222

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2.2551

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
77.171309

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.08e-04   6.22e-05   4.84e-10   4.70e-04  39.4%
Combinational          2.05e-04   2.55e-04   5.44e-10   4.60e-04  38.6%
Clock                  1.49e-04   1.13e-04   5.43e-11   2.62e-04  22.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.62e-04   4.31e-04   1.08e-09   1.19e-03 100.0%
                          63.9%      36.1%       0.0%
