--
-- Elementos de Sistemas - Aula 5 - Logica Combinacional
-- Rafael . Corsi @ insper . edu . br 
--
-- Arquivo exemplo para acionar os LEDs e ler os bottoes
-- da placa DE0-CV utilizada no curso de elementos de 
-- sistemas do 3s da eng. da computacao

----------------------------
-- Bibliotecas ieee       --
----------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.all;

----------------------------
-- Entrada e saidas do bloco
----------------------------
entity TopLevel is
	port(
		A      : in  std_logic_vector(15 downto 0);
		B    : in std_logic_vector(15 downto 0);
		C    : in std_logic_vector(15 downto 0);
		Q    : out std_logic_vector(15 downto 0);
	);
end entity;

----------------------------
-- Implementacao do bloco -- 
----------------------------
architecture rtl of TopLevel is
begin
	q <= (not c) and (a or b);

end rtl;

--------------
-- signals
--------------
signal s1 = std_logic:='0';
signal s2 = std_logic:='0';

entity Or8Way is
	port ( 
			a:   in  STD_LOGIC;
			b:   in  STD_LOGIC;
			c:   in  STD_LOGIC;
			d:   in  STD_LOGIC;
			e:   in  STD_LOGIC;
			f:   in  STD_LOGIC;
			g:   in  STD_LOGIC;
			h:   in  STD_LOGIC;
			q:   out STD_LOGIC);
			
end entity;
entity And16 is
	port ( 
			a:   in  STD_LOGIC_VECTOR(15 downto 0);
			b:   in  STD_LOGIC_VECTOR(15 downto 0);
			q:   out STD_LOGIC_VECTOR(15 downto 0));
end entity;
entity Not16 is
	port ( 
			a:   in  STD_LOGIC_VECTOR(15 downto 0);
			q:   out STD_LOGIC_VECTOR(15 downto 0));
end entity;

---------------
-- implementacao
---------------
begin

	Not1: Not16 port map(a=>C, q=> s1);
	Or1: Or8Way port map(a=>A, b=>B, c=>'0', d=>'0', e=>'0', f=>'0', g=>'0', h=>'0', q=>s2);
	And1: And16 port map(a=>s1, b=>s2, q=>Q);
  

end rtl;
