static void F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 ;\r\nV_4 = F_2 ( V_2 ) ;\r\nwhile ( V_4 ) {\r\nunsigned long V_5 = F_3 ( V_4 ) << 9 ;\r\nunsigned long V_6 = F_4 ( V_4 ) ;\r\nT_1 V_7 = V_8 ;\r\nif ( V_5 + V_6 > V_9 ) {\r\nF_5 ( V_10 L_1\r\nL_2 ,\r\n( unsigned long long ) F_3 ( V_4 ) ,\r\nF_6 ( V_4 ) ) ;\r\nV_7 = V_11 ;\r\ngoto V_12;\r\n}\r\nwhile ( V_6 ) {\r\nunsigned long V_13 = V_5 & V_14 ;\r\nunsigned long V_15 = V_16 - V_13 ;\r\nvoid * V_17 = F_7 ( V_4 -> V_18 ) ;\r\nif ( V_6 < V_15 )\r\nV_15 = V_6 ;\r\nV_13 += V_19 [ V_5 >> V_20 ] ;\r\nif ( F_8 ( V_4 ) == V_21 )\r\nmemcpy ( V_17 , ( char * ) V_13 , V_15 ) ;\r\nelse\r\nmemcpy ( ( char * ) V_13 , V_17 , V_15 ) ;\r\nV_5 += V_15 ;\r\nV_6 -= V_15 ;\r\n}\r\nV_12:\r\nif ( ! F_9 ( V_4 , V_7 ) )\r\nV_4 = F_2 ( V_2 ) ;\r\n}\r\n}\r\nstatic void\r\nF_10 ( void )\r\n{\r\nint V_22 ;\r\nfor ( V_22 = 0 ; V_22 < V_23 / V_16 ; V_22 ++ )\r\n{\r\nif ( F_11 ( V_22 , V_24 ) )\r\n{\r\nV_25 ++ ;\r\nV_19 [ V_9 ++ ] = ( unsigned long ) F_12 ( V_26 ) +\r\n( V_22 << V_20 ) ;\r\nF_13 ( V_22 , V_24 ) ;\r\n}\r\n}\r\nreturn;\r\n}\r\nstatic void\r\nF_14 ( void )\r\n{\r\nwhile ( F_15 () > ( V_16 * 4 ) )\r\n{\r\nV_27 ++ ;\r\nV_19 [ V_9 ] =\r\n( V_28 ) F_16 ( V_16 , L_3 ) ;\r\nif ( V_19 [ V_9 ] == 0 )\r\n{\r\nbreak;\r\n}\r\nV_9 ++ ;\r\n}\r\nreturn;\r\n}\r\nstatic int F_17 ( struct V_29 * V_30 , T_2 V_31 )\r\n{\r\nint V_32 ;\r\nint V_33 = ( V_23 / V_16 ) *\r\nsizeof( V_19 [ 0 ] ) ;\r\nint V_34 = ( V_35 / V_16 ) *\r\nsizeof( V_19 [ 0 ] ) ;\r\nint V_36 = - V_37 ;\r\nV_32 = F_18 ( V_30 -> V_38 ) ;\r\nF_19 ( & V_39 ) ;\r\nif ( V_40 != - 1 && V_40 != V_32 )\r\n{\r\nV_36 = - V_41 ;\r\ngoto V_42;\r\n}\r\nif ( V_40 == - 1 )\r\n{\r\nV_25 = 0 ;\r\nV_27 = 0 ;\r\nV_43 = 0 ;\r\nV_9 = 0 ;\r\nif ( V_32 >= V_44 && V_32 <= V_45 ) {\r\nint V_46 = V_32 - V_44 + 1 ;\r\nunsigned long V_15 , V_47 , V_48 ;\r\nif ( V_46 >= V_49 ) {\r\nF_20 ( KERN_ERR DEVICE_NAME\r\nL_4 ) ;\r\ngoto V_42;\r\n}\r\nV_47 = V_50 [ V_46 ] . V_13 ;\r\nV_15 = V_50 [ V_46 ] . V_15 & ~ ( V_16 - 1 ) ;\r\n#ifdef F_21\r\n{\r\nF_22 ( F_23 ( V_15 ) ) ;\r\n}\r\nV_48 = ( unsigned long ) F_24 ( V_47 , V_15 ,\r\nV_51 ) ;\r\n#else\r\nV_48 = ( unsigned long ) F_25 ( V_47 , V_15 ) ;\r\n#endif\r\nV_19 =\r\nF_26 ( ( V_15 / V_16 ) * sizeof( V_19 [ 0 ] ) ,\r\nV_52 ) ;\r\nif ( V_19 == NULL )\r\n{\r\nF_20 ( KERN_ERR DEVICE_NAME\r\nL_5 ) ;\r\ngoto V_42;\r\n}\r\nwhile ( V_15 ) {\r\nV_19 [ V_9 ++ ] = V_48 ;\r\nV_15 -= V_16 ;\r\nV_48 += V_16 ;\r\nV_43 ++ ;\r\n}\r\nif ( V_9 != 0 )\r\nF_20 ( KERN_INFO DEVICE_NAME\r\nL_6 ,\r\nlist_count * Z2RAM_CHUNK1024, index ) ;\r\n} else\r\nswitch ( V_32 )\r\n{\r\ncase V_53 :\r\nV_19 = F_26 ( V_33 + V_34 , V_52 ) ;\r\nif ( V_19 == NULL )\r\n{\r\nF_20 ( KERN_ERR DEVICE_NAME\r\nL_5 ) ;\r\ngoto V_42;\r\n}\r\nF_10 () ;\r\nF_14 () ;\r\nif ( V_9 != 0 )\r\nF_20 ( KERN_INFO DEVICE_NAME\r\nL_7 ,\r\nz2_count * Z2RAM_CHUNK1024,\r\nchip_count * Z2RAM_CHUNK1024,\r\n( z2_count + chip_count ) * Z2RAM_CHUNK1024 ) ;\r\nbreak;\r\ncase V_54 :\r\nV_19 = F_26 ( V_33 , V_52 ) ;\r\nif ( V_19 == NULL )\r\n{\r\nF_20 ( KERN_ERR DEVICE_NAME\r\nL_5 ) ;\r\ngoto V_42;\r\n}\r\nF_10 () ;\r\nif ( V_9 != 0 )\r\nF_20 ( KERN_INFO DEVICE_NAME\r\nL_8 ,\r\nz2_count * Z2RAM_CHUNK1024 ) ;\r\nbreak;\r\ncase V_55 :\r\nV_19 = F_26 ( V_34 , V_52 ) ;\r\nif ( V_19 == NULL )\r\n{\r\nF_20 ( KERN_ERR DEVICE_NAME\r\nL_5 ) ;\r\ngoto V_42;\r\n}\r\nF_14 () ;\r\nif ( V_9 != 0 )\r\nF_20 ( KERN_INFO DEVICE_NAME\r\nL_9 ,\r\nchip_count * Z2RAM_CHUNK1024 ) ;\r\nbreak;\r\ndefault:\r\nV_36 = - V_56 ;\r\ngoto V_42;\r\nbreak;\r\n}\r\nif ( V_9 == 0 )\r\n{\r\nF_20 ( KERN_NOTICE DEVICE_NAME\r\nL_10 ) ;\r\ngoto V_57;\r\n}\r\nV_40 = V_32 ;\r\nV_9 <<= V_20 ;\r\nF_27 ( V_58 , V_9 >> 9 ) ;\r\n}\r\nF_28 ( & V_39 ) ;\r\nreturn 0 ;\r\nV_57:\r\nF_29 ( V_19 ) ;\r\nV_42:\r\nF_28 ( & V_39 ) ;\r\nreturn V_36 ;\r\n}\r\nstatic void\r\nF_30 ( struct V_59 * V_60 , T_2 V_31 )\r\n{\r\nF_19 ( & V_39 ) ;\r\nif ( V_40 == - 1 ) {\r\nF_28 ( & V_39 ) ;\r\nreturn;\r\n}\r\nF_28 ( & V_39 ) ;\r\n}\r\nstatic struct V_61 * F_31 ( T_3 V_62 , int * V_63 , void * V_64 )\r\n{\r\n* V_63 = 0 ;\r\nreturn F_32 ( V_58 ) ;\r\n}\r\nstatic int T_4\r\nF_33 ( void )\r\n{\r\nint V_65 ;\r\nif ( ! V_66 )\r\nreturn - V_56 ;\r\nV_65 = - V_41 ;\r\nif ( F_34 ( V_67 , V_10 ) )\r\ngoto V_7;\r\nV_65 = - V_37 ;\r\nV_58 = F_35 ( 1 ) ;\r\nif ( ! V_58 )\r\ngoto V_68;\r\nV_69 = F_36 ( F_1 , & V_70 ) ;\r\nif ( ! V_69 )\r\ngoto V_71;\r\nV_58 -> V_72 = V_67 ;\r\nV_58 -> V_73 = 0 ;\r\nV_58 -> V_74 = & V_75 ;\r\nsprintf ( V_58 -> V_76 , L_3 ) ;\r\nV_58 -> V_77 = V_69 ;\r\nF_37 ( V_58 ) ;\r\nF_38 ( F_39 ( V_67 , 0 ) , V_78 , V_79 ,\r\nF_31 , NULL , NULL ) ;\r\nreturn 0 ;\r\nV_71:\r\nF_40 ( V_58 ) ;\r\nV_68:\r\nF_41 ( V_67 , V_10 ) ;\r\nV_7:\r\nreturn V_65 ;\r\n}\r\nstatic void T_5 F_42 ( void )\r\n{\r\nint V_22 , V_80 ;\r\nF_43 ( F_39 ( V_67 , 0 ) , V_78 ) ;\r\nF_41 ( V_67 , V_10 ) ;\r\nF_44 ( V_58 ) ;\r\nF_40 ( V_58 ) ;\r\nF_45 ( V_69 ) ;\r\nif ( V_40 != - 1 )\r\n{\r\nV_22 = 0 ;\r\nfor ( V_80 = 0 ; V_80 < V_25 ; V_80 ++ )\r\n{\r\nF_46 ( V_22 ++ , V_24 ) ;\r\n}\r\nfor ( V_80 = 0 ; V_80 < V_27 ; V_80 ++ )\r\n{\r\nif ( V_19 [ V_22 ] )\r\n{\r\nF_47 ( ( void * ) V_19 [ V_22 ++ ] ) ;\r\n}\r\n}\r\nif ( V_19 != NULL )\r\n{\r\nF_29 ( V_19 ) ;\r\n}\r\n}\r\nreturn;\r\n}
