// Seed: 2667354497
module module_0 #(
    parameter id_3 = 32'd97
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  input wire _id_3;
  input wire id_2;
  inout wire id_1;
  wire [-1 : id_3] id_5;
  assign id_4 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_3 = 32'd40,
    parameter id_5 = 32'd26
) (
    output uwire id_0,
    input  wand  _id_1,
    input  uwire id_2,
    input  tri   _id_3
);
  wire [~  id_1 : id_1  +  1] _id_5;
  wire id_6;
  static logic id_7 = id_6;
  assign id_5 = id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_5,
      id_6
  );
  wire [1 : id_5] id_8;
  wire [1  &&  -1  &&  id_1 : id_3] id_9;
endmodule
