
5. Printing statistics.

=== fifo226 ===

   Number of wires:                  6
   Number of wire bits:             34
   Number of public wires:           6
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dffe                           3

=== fifo316 ===

   Number of wires:                  6
   Number of wire bits:             34
   Number of public wires:           6
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dffe                           3

=== fifo496 ===

   Number of wires:                  6
   Number of wire bits:             34
   Number of public wires:           6
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dffe                           3

=== fltr_compute_f1 ===

   Number of wires:                 24
   Number of wire bits:            451
   Number of public wires:          11
   Number of public wire bits:     212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            6
     $dff                            9
     $mul                            7

=== fltr_compute_f2 ===

   Number of wires:                 22
   Number of wire bits:            417
   Number of public wires:          11
   Number of public wire bits:     212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                            6
     $dff                            9
     $mul                            5

=== fltr_compute_f3 ===

   Number of wires:                 22
   Number of wire bits:            414
   Number of public wires:          11
   Number of public wire bits:     212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                            5
     $dff                            8
     $mul                            6

=== fltr_compute_h1 ===

   Number of wires:                 22
   Number of wire bits:            414
   Number of public wires:          11
   Number of public wire bits:     212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                            5
     $dff                            8
     $mul                            6

=== fltr_compute_h2 ===

   Number of wires:                 22
   Number of wire bits:            417
   Number of public wires:          11
   Number of public wire bits:     212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                            6
     $dff                            9
     $mul                            5

=== fltr_compute_h3 ===

   Number of wires:                 22
   Number of wire bits:            414
   Number of public wires:          11
   Number of public wire bits:     212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                            5
     $dff                            8
     $mul                            6

=== fltr_compute_h4 ===

   Number of wires:                 24
   Number of wire bits:            451
   Number of public wires:          11
   Number of public wire bits:     212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            6
     $dff                            9
     $mul                            7

=== h_fltr ===

   Number of wires:                 42
   Number of wire bits:            705
   Number of public wires:          42
   Number of public wire bits:     705
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $dff                            6
     $dffe                           7
     my_fir_f1                       1
     my_fir_f2                       1
     my_fir_f3                       1
     my_fir_h1                       1
     my_fir_h2                       1
     my_fir_h3                       1
     my_fir_h4                       1
     steer_fltr                      1

=== my_fir_f1 ===

   Number of wires:                 25
   Number of wire bits:            560
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            6
     $dff                            1
     $dffe                           7
     $mul                            7
     $mux                            1

=== my_fir_f2 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                            6
     $dff                            1
     $dffe                           7
     $mul                            5
     $mux                            1

=== my_fir_f3 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                            5
     $dff                            1
     $dffe                           7
     $mul                            6
     $mux                            1

=== my_fir_h1 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                            5
     $dff                            1
     $dffe                           7
     $mul                            6
     $mux                            1

=== my_fir_h2 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                            6
     $dff                            1
     $dffe                           7
     $mul                            5
     $mux                            1

=== my_fir_h3 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                            5
     $dff                            1
     $dffe                           7
     $mul                            6
     $mux                            1

=== my_fir_h4 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                            5
     $dff                            1
     $dffe                           7
     $mul                            6
     $mux                            1

=== port_bus_2to1 ===

   Number of wires:                 86
   Number of wire bits:           1034
   Number of public wires:          65
   Number of public wire bits:     948
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $dff                           10
     $dffe                          26
     $eq                            13
     $logic_not                      1
     $pmux                           6
     $reduce_or                      1
     $sdff                           1

=== steer_fltr ===

   Number of wires:                 51
   Number of wire bits:           1363
   Number of public wires:          37
   Number of public wire bits:     937
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $add                           11
     $dff                           21
     $dffe                           7
     $sub                            3

=== sv_chip2_hierarchy_no_mem ===

   Number of wires:                204
   Number of wire bits:           2665
   Number of public wires:         146
   Number of public wire bits:    2347
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                115
     $add                            4
     $dff                           19
     $dffe                          18
     $eq                            18
     $logic_not                      2
     $mux                            8
     $not                            1
     $pmux                           5
     $reduce_and                    13
     $reduce_or                      7
     $sdff                           2
     $sdffce                         3
     $sdffe                          2
     h_fltr                          6
     port_bus_2to1                   1
     v_fltr_226x7                    2
     v_fltr_316x7                    2
     v_fltr_496x7                    2

=== v_fltr_226x7 ===

   Number of wires:                 18
   Number of wire bits:            186
   Number of public wires:          18
   Number of public wire bits:     186
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     fifo226                         7
     fltr_compute_f1                 1
     fltr_compute_f2                 1
     fltr_compute_f3                 1
     fltr_compute_h1                 1
     fltr_compute_h2                 1
     fltr_compute_h3                 1
     fltr_compute_h4                 1

=== v_fltr_316x7 ===

   Number of wires:                 18
   Number of wire bits:            186
   Number of public wires:          18
   Number of public wire bits:     186
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     fifo316                         7
     fltr_compute_f1                 1
     fltr_compute_f2                 1
     fltr_compute_f3                 1
     fltr_compute_h1                 1
     fltr_compute_h2                 1
     fltr_compute_h3                 1
     fltr_compute_h4                 1

=== v_fltr_496x7 ===

   Number of wires:                 18
   Number of wire bits:            186
   Number of public wires:          18
   Number of public wire bits:     186
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     fifo496                         7
     fltr_compute_f1                 1
     fltr_compute_f2                 1
     fltr_compute_f3                 1
     fltr_compute_h1                 1
     fltr_compute_h2                 1
     fltr_compute_h3                 1
     fltr_compute_h4                 1

=== design hierarchy ===

   sv_chip2_hierarchy_no_mem         1
     h_fltr                          6
       my_fir_f1                     1
       my_fir_f2                     1
       my_fir_f3                     1
       my_fir_h1                     1
       my_fir_h2                     1
       my_fir_h3                     1
       my_fir_h4                     1
       steer_fltr                    1
     port_bus_2to1                   1
     v_fltr_226x7                    2
       fifo226                       7
       fltr_compute_f1               1
       fltr_compute_f2               1
       fltr_compute_f3               1
       fltr_compute_h1               1
       fltr_compute_h2               1
       fltr_compute_h3               1
       fltr_compute_h4               1
     v_fltr_316x7                    2
       fifo316                       7
       fltr_compute_f1               1
       fltr_compute_f2               1
       fltr_compute_f3               1
       fltr_compute_h1               1
       fltr_compute_h2               1
       fltr_compute_h3               1
       fltr_compute_h4               1
     v_fltr_496x7                    2
       fifo496                       7
       fltr_compute_f1               1
       fltr_compute_f2               1
       fltr_compute_f3               1
       fltr_compute_h1               1
       fltr_compute_h2               1
       fltr_compute_h3               1
       fltr_compute_h4               1

   Number of wires:               3134
   Number of wire bits:          57735
   Number of public wires:        1969
   Number of public wire bits:   30601
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2314
     $add                          532
     $dff                          593
     $dffe                         548
     $eq                            31
     $logic_not                      3
     $mul                          498
     $mux                           50
     $not                            1
     $pmux                          11
     $reduce_and                    13
     $reduce_or                      8
     $sdff                           3
     $sdffce                         3
     $sdffe                          2
     $sub                           18

