// Seed: 1475752045
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output wor id_3,
    output wire id_4,
    output tri0 id_5,
    input tri id_6,
    input wand id_7,
    input wor id_8,
    output wand id_9
);
  logic [7:0] id_11;
  wire id_12 = id_11[1];
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wire id_6,
    output logic id_7,
    output uwire id_8
);
  wire id_10;
  module_0(
      id_6, id_8, id_4, id_8, id_8, id_8, id_6, id_1, id_1, id_8
  );
  wire id_11;
  initial begin
    id_7 <= 1;
    $display;
  end
endmodule
