$version Generated by VerilatedVcd $end
$date Tue Mar 14 17:33:02 2023
 $end
$timescale  10s $end

 $scope module top $end
  $var wire  1 # clk $end
  $var wire  3 % q [2:0] $end
  $var wire  1 $ rst $end
  $scope module counter $end
   $var wire  1 # clk $end
   $var wire  3 % q [2:0] $end
   $var wire  1 $ rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b000 %
#1
1#
b001 %
#2
0#
#3
1#
b010 %
#4
0#
#5
1#
b011 %
#6
0#
#7
1#
b100 %
#8
0#
#9
1#
b101 %
#10
0#
#11
1#
b110 %
#12
0#
#13
1#
b111 %
#14
0#
#15
1#
b000 %
#16
0#
#17
1#
b001 %
#18
0#
#19
1#
b010 %
#20
0#
#21
1#
b011 %
#22
0#
#23
1#
b100 %
#24
0#
#25
1#
b101 %
#26
0#
#27
1#
b110 %
#28
0#
#29
1#
b111 %
#30
0#
#31
1#
b000 %
#32
0#
#33
1#
b001 %
#34
0#
#35
1#
b010 %
#36
0#
#37
1#
b011 %
#38
0#
#39
1#
b100 %
#40
1$
