
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0.dcp' for cell 'system_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/system_axi_bram_ctrl_0_bram_0.dcp' for cell 'system_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0.dcp' for cell 'system_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.dcp' for cell 'system_i/leds'
INFO: [Project 1-454] Reading design checkpoint '/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_rst_ps7_0_140M_0/system_rst_ps7_0_140M_0.dcp' for cell 'system_i/rst_ps7_0_140M'
INFO: [Project 1-454] Reading design checkpoint '/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/switches'
INFO: [Project 1-454] Reading design checkpoint '/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.214260 which will be rounded to 0.214 to ensure it is an integer multiple of 1 picosecond [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/leds/U0'
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/leds/U0'
Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/leds/U0'
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/leds/U0'
Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_rst_ps7_0_140M_0/system_rst_ps7_0_140M_0_board.xdc] for cell 'system_i/rst_ps7_0_140M/U0'
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_rst_ps7_0_140M_0/system_rst_ps7_0_140M_0_board.xdc] for cell 'system_i/rst_ps7_0_140M/U0'
Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_rst_ps7_0_140M_0/system_rst_ps7_0_140M_0.xdc] for cell 'system_i/rst_ps7_0_140M/U0'
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/sources_1/bd/system/ip/system_rst_ps7_0_140M_0/system_rst_ps7_0_140M_0.xdc] for cell 'system_i/rst_ps7_0_140M/U0'
Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/constrs_1/imports/src/lab1_zybo.xdc]
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/LAB3/LAB3.srcs/constrs_1/imports/src/lab1_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 92 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 91 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1456.820 ; gain = 366.359 ; free physical = 1114 ; free virtual = 3406
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1541.844 ; gain = 85.023 ; free physical = 1106 ; free virtual = 3399
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 104 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 186d53466

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1991.336 ; gain = 0.000 ; free physical = 734 ; free virtual = 3047
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 80 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b988e108

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1991.336 ; gain = 0.000 ; free physical = 741 ; free virtual = 3055
INFO: [Opt 31-389] Phase Constant propagation created 36 cells and removed 192 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18f57f832

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1991.336 ; gain = 0.000 ; free physical = 741 ; free virtual = 3055
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 791 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18f57f832

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1991.336 ; gain = 0.000 ; free physical = 741 ; free virtual = 3055
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18f57f832

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1991.336 ; gain = 0.000 ; free physical = 741 ; free virtual = 3055
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1991.336 ; gain = 0.000 ; free physical = 741 ; free virtual = 3055
Ending Logic Optimization Task | Checksum: 18f57f832

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1991.336 ; gain = 0.000 ; free physical = 741 ; free virtual = 3055

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 9a7bae0f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 720 ; free virtual = 3038
Ending Power Optimization Task | Checksum: 9a7bae0f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2324.770 ; gain = 333.434 ; free physical = 725 ; free virtual = 3043
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2324.770 ; gain = 867.949 ; free physical = 725 ; free virtual = 3043
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 724 ; free virtual = 3044
INFO: [Common 17-1381] The checkpoint '/home/lfvelez/Documentos/ISPR/LAB3/LAB3.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lfvelez/Documentos/ISPR/LAB3/LAB3.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 685 ; free virtual = 3008
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5f746b1f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 685 ; free virtual = 3008
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 692 ; free virtual = 3015

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14c3864f7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 701 ; free virtual = 3028

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18b69382d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 655 ; free virtual = 2983

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18b69382d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 646 ; free virtual = 2974
Phase 1 Placer Initialization | Checksum: 18b69382d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 640 ; free virtual = 2969

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 267bf277c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 596 ; free virtual = 2973

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 267bf277c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 596 ; free virtual = 2973

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dcfe564e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 611 ; free virtual = 2972

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 220d276b7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 611 ; free virtual = 2972

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e06adb40

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 611 ; free virtual = 2972

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 22e6b3cc2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 611 ; free virtual = 2972

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 21773cf31

Time (s): cpu = 00:00:46 ; elapsed = 00:00:16 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 633 ; free virtual = 2995

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19193fbbb

Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 633 ; free virtual = 2995

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1506a4b15

Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 633 ; free virtual = 2995
Phase 3 Detail Placement | Checksum: 1506a4b15

Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 633 ; free virtual = 2995

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cc27a1dd

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cc27a1dd

Time (s): cpu = 00:00:51 ; elapsed = 00:00:17 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 638 ; free virtual = 3000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.518. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 21bc90310

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 638 ; free virtual = 3000
Phase 4.1 Post Commit Optimization | Checksum: 21bc90310

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 638 ; free virtual = 3000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21bc90310

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 638 ; free virtual = 3000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21bc90310

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 638 ; free virtual = 3000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 16abcaf3a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 638 ; free virtual = 3000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16abcaf3a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 638 ; free virtual = 3000
Ending Placer Task | Checksum: 73b90393

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 642 ; free virtual = 3004
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 642 ; free virtual = 3004
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 633 ; free virtual = 3003
INFO: [Common 17-1381] The checkpoint '/home/lfvelez/Documentos/ISPR/LAB3/LAB3.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 630 ; free virtual = 2995
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 637 ; free virtual = 3002
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 637 ; free virtual = 3002
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3ed540a8 ConstDB: 0 ShapeSum: 34e3c2eb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a5b38384

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 563 ; free virtual = 2929

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a5b38384

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 562 ; free virtual = 2929

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a5b38384

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 533 ; free virtual = 2900

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a5b38384

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 533 ; free virtual = 2900
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 8d36c7b1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 531 ; free virtual = 2898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.653  | TNS=0.000  | WHS=-0.357 | THS=-193.897|

Phase 2 Router Initialization | Checksum: f425e8f5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 530 ; free virtual = 2897

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17ac9a529

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 529 ; free virtual = 2896

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 480
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.168  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2432ddb17

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 530 ; free virtual = 2897

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.035  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b6503263

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 530 ; free virtual = 2897
Phase 4 Rip-up And Reroute | Checksum: 1b6503263

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 530 ; free virtual = 2897

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b6503263

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 530 ; free virtual = 2897

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b6503263

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 530 ; free virtual = 2897
Phase 5 Delay and Skew Optimization | Checksum: 1b6503263

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 530 ; free virtual = 2897

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b9474116

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 530 ; free virtual = 2897
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.035  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17f18a65c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 530 ; free virtual = 2897
Phase 6 Post Hold Fix | Checksum: 17f18a65c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 530 ; free virtual = 2897

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.279 %
  Global Horizontal Routing Utilization  = 3.16774 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16ae4b0b3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 530 ; free virtual = 2897

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16ae4b0b3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 529 ; free virtual = 2896

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1510ce56b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 529 ; free virtual = 2896

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.035  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1510ce56b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 530 ; free virtual = 2897
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 561 ; free virtual = 2928

Routing Is Done.
71 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 561 ; free virtual = 2928
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2324.770 ; gain = 0.000 ; free physical = 549 ; free virtual = 2926
INFO: [Common 17-1381] The checkpoint '/home/lfvelez/Documentos/ISPR/LAB3/LAB3.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lfvelez/Documentos/ISPR/LAB3/LAB3.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lfvelez/Documentos/ISPR/LAB3/LAB3.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
88 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2522.602 ; gain = 197.832 ; free physical = 457 ; free virtual = 2843
INFO: [Common 17-206] Exiting Vivado at Tue Apr  6 15:39:48 2021...
