read_verilog ../top_mem.v
synth -top top
dffunmap
write_blif -cname blif1.blif
design -reset
read_blif blif1.blif
stat
select -assert-max 528 t:$dff
select -assert-max 2438 t:$lut

select -assert-none t:$dff t:$lut  %% t:* %D
