

================================================================
== Vivado HLS Report for 'gradient_xy_calc'
================================================================
* Date:           Thu Aug 13 01:50:45 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical_flow
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.057|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  449419|  449419|  449419|  449419|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                               |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |           Loop Name           |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- GRAD_XY_OUTER_GRAD_XY_INNER  |  449417|  449417|        31|          1|          1|  449388|    yes   |
        +-------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     503|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     35|    3732|    4419|    -|
|Memory           |        8|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     150|    -|
|Register         |        0|      -|    1860|     256|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        8|     35|    5592|    5328|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      1|       1|       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |optical_flow_faddhbi_U20  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U21  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U22  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U23  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U24  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U25  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U26  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U27  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U28  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U29  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_fdivbkb_U35  |optical_flow_fdivbkb  |        0|      0|  411|  802|
    |optical_flow_fdivbkb_U36  |optical_flow_fdivbkb  |        0|      0|  411|  802|
    |optical_flow_fmulibs_U30  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U31  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U32  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U33  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U34  |optical_flow_fmulibs  |        0|      3|  128|  135|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     35| 3732| 4419|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------+----------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+---+----+------+-----+------+-------------+
    |buf_1_U  |gradient_xy_calc_dEe  |        2|  0|   0|  1024|   32|     1|        32768|
    |buf_2_U  |gradient_xy_calc_dEe  |        2|  0|   0|  1024|   32|     1|        32768|
    |buf_3_U  |gradient_xy_calc_dEe  |        2|  0|   0|  1024|   32|     1|        32768|
    |buf_4_U  |gradient_xy_calc_dEe  |        2|  0|   0|  1024|   32|     1|        32768|
    +---------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                      |        8|  0|   0|  4096|  128|     4|       131072|
    +---------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |c_2_fu_583_p2                       |     +    |      0|  0|  18|          11|           1|
    |indvar_flatten_next_fu_387_p2       |     +    |      0|  0|  26|          19|           1|
    |r_s_fu_407_p2                       |     +    |      0|  0|  16|           9|           1|
    |ap_block_state3_pp0_stage0_iter1    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_342                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op120_read_state3      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op240_write_state32    |    and   |      0|  0|   2|           1|           1|
    |or_cond2_fu_555_p2                  |    and   |      0|  0|   2|           1|           1|
    |or_cond3_fu_577_p2                  |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_527_p2                   |    and   |      0|  0|   2|           1|           1|
    |tmp1_fu_375_p2                      |    and   |      0|  0|   2|           1|           1|
    |tmp1_mid1_fu_483_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp2_fu_549_p2                      |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_381_p2          |   icmp   |      0|  0|  20|          19|          18|
    |exitcond_fu_393_p2                  |   icmp   |      0|  0|  13|          11|          11|
    |icmp2_fu_437_p2                     |   icmp   |      0|  0|  11|           7|           1|
    |icmp3_fu_453_p2                     |   icmp   |      0|  0|  11|           8|           1|
    |icmp4_fu_469_p2                     |   icmp   |      0|  0|  11|           8|           1|
    |icmp5_fu_543_p2                     |   icmp   |      0|  0|  13|           9|           1|
    |icmp6_fu_571_p2                     |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_369_p2                      |   icmp   |      0|  0|  11|           7|           1|
    |tmp_fu_353_p2                       |   icmp   |      0|  0|  13|           9|           8|
    |tmp_mid1_fu_413_p2                  |   icmp   |      0|  0|  13|           9|           8|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state32_pp0_stage0_iter30  |    or    |      0|  0|   2|           1|           1|
    |buf_1_load_s_fu_659_p3              |  select  |      0|  0|  32|           1|          32|
    |buf_2_load_s_fu_726_p3              |  select  |      0|  0|  32|           1|          32|
    |buf_3_load_s_fu_652_p3              |  select  |      0|  0|  32|           1|          32|
    |buf_4_load_s_fu_720_p3              |  select  |      0|  0|  32|           1|          32|
    |c_mid2_fu_399_p3                    |  select  |      0|  0|  11|           1|           1|
    |p_smallbuf_load_fu_632_p3           |  select  |      0|  0|  32|           1|          32|
    |r_mid2_fu_497_p3                    |  select  |      0|  0|   9|           1|           9|
    |smallbuf_load_2_s_fu_713_p3         |  select  |      0|  0|  32|           1|          32|
    |tmp1_mid2_fu_489_p3                 |  select  |      0|  0|   2|           1|           1|
    |tmp_23_mid2_fu_475_p3               |  select  |      0|  0|   2|           1|           1|
    |tmp_mid2_fu_419_p3                  |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_521_p2                       |    xor   |      0|  0|   2|           1|           2|
    |tmp_100_4_neg_fu_750_p2             |    xor   |      0|  0|  33|          32|          33|
    |tmp_101_4_neg_fu_764_p2             |    xor   |      0|  0|  33|          32|          33|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 503|         226|         342|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter30  |   9|          2|    1|          2|
    |c_reg_261                 |   9|          2|   11|         22|
    |frame3_a_blk_n            |   9|          2|    1|          2|
    |gradient_x_blk_n          |   9|          2|    1|          2|
    |gradient_x_din            |  15|          3|   32|         96|
    |gradient_y_blk_n          |   9|          2|    1|          2|
    |gradient_y_din            |  15|          3|   32|         96|
    |indvar_flatten_reg_239    |   9|          2|   19|         38|
    |r_reg_250                 |   9|          2|    9|         18|
    |real_start                |   9|          2|    1|          2|
    |smallbuf_load1_fu_142     |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 150|         32|  143|        352|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |buf_1_addr_reg_871                |  10|   0|   10|          0|
    |buf_2_addr_reg_877                |  10|   0|   10|          0|
    |buf_2_load_reg_942                |  32|   0|   32|          0|
    |buf_3_addr_reg_883                |  10|   0|   10|          0|
    |buf_3_load_s_reg_957              |  32|   0|   32|          0|
    |buf_4_addr_reg_889                |  10|   0|   10|          0|
    |buf_4_addr_reg_889_pp0_iter1_reg  |  10|   0|   10|          0|
    |buf_4_load_reg_947                |  32|   0|   32|          0|
    |c_reg_261                         |  11|   0|   11|          0|
    |exitcond_flatten_reg_857          |   1|   0|    1|          0|
    |indvar_flatten_reg_239            |  19|   0|   19|          0|
    |or_cond2_reg_909                  |   1|   0|    1|          0|
    |or_cond3_reg_913                  |   1|   0|    1|          0|
    |or_cond_reg_900                   |   1|   0|    1|          0|
    |or_cond_reg_900_pp0_iter1_reg     |   1|   0|    1|          0|
    |r_reg_250                         |   9|   0|    9|          0|
    |smallbuf_load1_fu_142             |  32|   0|   32|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |tmp_100_1_reg_987                 |  32|   0|   32|          0|
    |tmp_100_2_reg_1007                |  32|   0|   32|          0|
    |tmp_100_3_reg_1023                |  32|   0|   32|          0|
    |tmp_101_1_reg_992                 |  32|   0|   32|          0|
    |tmp_101_3_reg_1028                |  32|   0|   32|          0|
    |tmp_29_reg_1063                   |  32|   0|   32|          0|
    |tmp_32_reg_1068                   |  32|   0|   32|          0|
    |tmp_80_reg_895                    |   1|   0|    1|          0|
    |tmp_80_reg_895_pp0_iter1_reg      |   1|   0|    1|          0|
    |window_val_load_10_reg_972        |  32|   0|   32|          0|
    |window_val_load_12_reg_952        |  32|   0|   32|          0|
    |window_val_load_1_0_2_fu_94       |  32|   0|   32|          0|
    |window_val_load_1_0_3_fu_98       |  32|   0|   32|          0|
    |window_val_load_1_1_2_fu_102      |  32|   0|   32|          0|
    |window_val_load_1_1_3_fu_106      |  32|   0|   32|          0|
    |window_val_load_1_2_1_fu_114      |  32|   0|   32|          0|
    |window_val_load_1_2_2_fu_118      |  32|   0|   32|          0|
    |window_val_load_1_2_3_fu_122      |  32|   0|   32|          0|
    |window_val_load_1_2_fu_110        |  32|   0|   32|          0|
    |window_val_load_1_3_2_fu_126      |  32|   0|   32|          0|
    |window_val_load_1_3_3_fu_130      |  32|   0|   32|          0|
    |window_val_load_1_4_2_fu_134      |  32|   0|   32|          0|
    |window_val_load_1_4_3_fu_138      |  32|   0|   32|          0|
    |window_val_load_5_reg_932         |  32|   0|   32|          0|
    |window_val_load_6_reg_937         |  32|   0|   32|          0|
    |window_val_load_8_reg_967         |  32|   0|   32|          0|
    |x_grad_1_1_reg_997                |  32|   0|   32|          0|
    |x_grad_1_2_reg_1013               |  32|   0|   32|          0|
    |x_grad_1_3_reg_1033               |  32|   0|   32|          0|
    |x_grad_1_4_reg_1053               |  32|   0|   32|          0|
    |x_grad_1_reg_977                  |  32|   0|   32|          0|
    |y_grad_1_1_reg_1002               |  32|   0|   32|          0|
    |y_grad_1_2_reg_1018               |  32|   0|   32|          0|
    |y_grad_1_3_reg_1038               |  32|   0|   32|          0|
    |y_grad_1_4_reg_1058               |  32|   0|   32|          0|
    |y_grad_1_reg_982                  |  32|   0|   32|          0|
    |buf_3_load_s_reg_957              |  64|  32|   32|          0|
    |exitcond_flatten_reg_857          |  64|  32|    1|          0|
    |or_cond2_reg_909                  |  64|  32|    1|          0|
    |or_cond3_reg_913                  |  64|  32|    1|          0|
    |window_val_load_10_reg_972        |  64|  32|   32|          0|
    |window_val_load_12_reg_952        |  64|  32|   32|          0|
    |window_val_load_6_reg_937         |  64|  32|   32|          0|
    |window_val_load_8_reg_967         |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1860| 256| 1511|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|ap_start           |  in |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|start_full_n       |  in |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|ap_done            | out |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|ap_idle            | out |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|ap_ready           | out |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|start_out          | out |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|start_write        | out |    1| ap_ctrl_hs | gradient_xy_calc | return value |
|frame3_a_dout      |  in |   32|   ap_fifo  |     frame3_a     |    pointer   |
|frame3_a_empty_n   |  in |    1|   ap_fifo  |     frame3_a     |    pointer   |
|frame3_a_read      | out |    1|   ap_fifo  |     frame3_a     |    pointer   |
|gradient_x_din     | out |   32|   ap_fifo  |    gradient_x    |    pointer   |
|gradient_x_full_n  |  in |    1|   ap_fifo  |    gradient_x    |    pointer   |
|gradient_x_write   | out |    1|   ap_fifo  |    gradient_x    |    pointer   |
|gradient_y_din     | out |   32|   ap_fifo  |    gradient_y    |    pointer   |
|gradient_y_full_n  |  in |    1|   ap_fifo  |    gradient_y    |    pointer   |
|gradient_y_write   | out |    1|   ap_fifo  |    gradient_y    |    pointer   |
+-------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 1, D = 31, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	33  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	2  / true
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%window_val_load_1_0_2 = alloca float"   --->   Operation 34 'alloca' 'window_val_load_1_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%window_val_load_1_0_3 = alloca float"   --->   Operation 35 'alloca' 'window_val_load_1_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%window_val_load_1_1_2 = alloca float"   --->   Operation 36 'alloca' 'window_val_load_1_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%window_val_load_1_1_3 = alloca float"   --->   Operation 37 'alloca' 'window_val_load_1_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%window_val_load_1_2 = alloca float"   --->   Operation 38 'alloca' 'window_val_load_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%window_val_load_1_2_1 = alloca float"   --->   Operation 39 'alloca' 'window_val_load_1_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%window_val_load_1_2_2 = alloca float"   --->   Operation 40 'alloca' 'window_val_load_1_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%window_val_load_1_2_3 = alloca float"   --->   Operation 41 'alloca' 'window_val_load_1_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%window_val_load_1_3_2 = alloca float"   --->   Operation 42 'alloca' 'window_val_load_1_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%window_val_load_1_3_3 = alloca float"   --->   Operation 43 'alloca' 'window_val_load_1_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%window_val_load_1_4_2 = alloca float"   --->   Operation 44 'alloca' 'window_val_load_1_4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%window_val_load_1_4_3 = alloca float"   --->   Operation 45 'alloca' 'window_val_load_1_4_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%smallbuf_load1 = alloca float"   --->   Operation 46 'alloca' 'smallbuf_load1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @frame3_a, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @gradient_x, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @gradient_y, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.65ns)   --->   "br label %1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:40]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]"   --->   Operation 51 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%r = phi i9 [ 0, %0 ], [ %r_mid2, %ifBlock ]" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:42]   --->   Operation 52 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%c = phi i11 [ 0, %0 ], [ %c_2, %ifBlock ]"   --->   Operation 53 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.88ns)   --->   "%tmp = icmp ult i9 %r, -76" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:50]   --->   Operation 54 'icmp' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_76 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %r, i32 2, i32 8)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:89]   --->   Operation 55 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.81ns)   --->   "%icmp = icmp ne i7 %tmp_76, 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:89]   --->   Operation 56 'icmp' 'icmp' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.28ns)   --->   "%tmp1 = and i1 %icmp, %tmp" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:89]   --->   Operation 57 'and' 'tmp1' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.08ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -74900"   --->   Operation 58 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.88ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Operation 59 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.94ns)   --->   "%exitcond = icmp eq i11 %c, -1022" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:42]   --->   Operation 60 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.38ns)   --->   "%c_mid2 = select i1 %exitcond, i11 0, i11 %c" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:42]   --->   Operation 61 'select' 'c_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.77ns)   --->   "%r_s = add i9 %r, 1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:40]   --->   Operation 62 'add' 'r_s' <Predicate = (!exitcond_flatten)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.88ns)   --->   "%tmp_mid1 = icmp ult i9 %r_s, -76" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:50]   --->   Operation 63 'icmp' 'tmp_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:50]   --->   Operation 64 'select' 'tmp_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_77 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %r_s, i32 2, i32 8)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:89]   --->   Operation 65 'partselect' 'tmp_77' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.81ns)   --->   "%icmp2 = icmp ne i7 %tmp_77, 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:89]   --->   Operation 66 'icmp' 'icmp2' <Predicate = (!exitcond_flatten)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_s, i32 1, i32 8)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:99]   --->   Operation 67 'partselect' 'tmp_78' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.84ns)   --->   "%icmp3 = icmp ne i8 %tmp_78, 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:99]   --->   Operation 68 'icmp' 'icmp3' <Predicate = (!exitcond_flatten)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_79 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r, i32 1, i32 8)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:99]   --->   Operation 69 'partselect' 'tmp_79' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.84ns)   --->   "%icmp4 = icmp ne i8 %tmp_79, 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:99]   --->   Operation 70 'icmp' 'icmp4' <Predicate = (!exitcond_flatten)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.17ns)   --->   "%tmp_23_mid2 = select i1 %exitcond, i1 %icmp3, i1 %icmp4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:99]   --->   Operation 71 'select' 'tmp_23_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp1_mid2)   --->   "%tmp1_mid1 = and i1 %icmp2, %tmp_mid1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:89]   --->   Operation 72 'and' 'tmp1_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.28ns) (out node of the LUT)   --->   "%tmp1_mid2 = select i1 %exitcond, i1 %tmp1_mid1, i1 %tmp1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:89]   --->   Operation 73 'select' 'tmp1_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.39ns)   --->   "%r_mid2 = select i1 %exitcond, i9 %r_s, i9 %r" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:42]   --->   Operation 74 'select' 'r_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_26 = zext i11 %c_mid2 to i64" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:48]   --->   Operation 75 'zext' 'tmp_26' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr [1024 x float]* @buf_1, i64 0, i64 %tmp_26" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:48]   --->   Operation 76 'getelementptr' 'buf_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (1.23ns)   --->   "%buf_1_load = load float* %buf_1_addr, align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:48]   --->   Operation 77 'load' 'buf_1_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr [1024 x float]* @buf_2, i64 0, i64 %tmp_26" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:48]   --->   Operation 78 'getelementptr' 'buf_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (1.23ns)   --->   "%buf_2_load = load float* %buf_2_addr, align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:48]   --->   Operation 79 'load' 'buf_2_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr [1024 x float]* @buf_3, i64 0, i64 %tmp_26" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:48]   --->   Operation 80 'getelementptr' 'buf_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (1.23ns)   --->   "%buf_3_load = load float* %buf_3_addr, align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:48]   --->   Operation 81 'load' 'buf_3_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%buf_4_addr = getelementptr [1024 x float]* @buf_4, i64 0, i64 %tmp_26" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:48]   --->   Operation 82 'getelementptr' 'buf_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (1.23ns)   --->   "%buf_4_load = load float* %buf_4_addr, align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:48]   --->   Operation 83 'load' 'buf_4_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %c_mid2, i32 10)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:50]   --->   Operation 84 'bitselect' 'tmp_80' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.28ns)   --->   "%rev = xor i1 %tmp_80, true" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:50]   --->   Operation 85 'xor' 'rev' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_mid2, %rev" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:50]   --->   Operation 86 'and' 'or_cond' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader14.0, label %4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:55]   --->   Operation 87 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %tmp_80, label %._crit_edge15, label %.preheader13.0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:61]   --->   Operation 88 'br' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 89 'br' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_81 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %c_mid2, i32 2, i32 10)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:89]   --->   Operation 90 'partselect' 'tmp_81' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.88ns)   --->   "%icmp5 = icmp ne i9 %tmp_81, 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:89]   --->   Operation 91 'icmp' 'icmp5' <Predicate = (!exitcond_flatten)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp2 = and i1 %icmp5, %rev" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:89]   --->   Operation 92 'and' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_cond2 = and i1 %tmp2, %tmp1_mid2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:89]   --->   Operation 93 'and' 'or_cond2' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %or_cond2, label %.preheader.0, label %5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:89]   --->   Operation 94 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_82 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %c_mid2, i32 1, i32 10)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:99]   --->   Operation 95 'partselect' 'tmp_82' <Predicate = (!exitcond_flatten & !or_cond2)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.91ns)   --->   "%icmp6 = icmp ne i10 %tmp_82, 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:99]   --->   Operation 96 'icmp' 'icmp6' <Predicate = (!exitcond_flatten & !or_cond2)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.28ns)   --->   "%or_cond3 = and i1 %tmp_23_mid2, %icmp6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:99]   --->   Operation 97 'and' 'or_cond3' <Predicate = (!exitcond_flatten & !or_cond2)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %or_cond3, label %6, label %._crit_edge16" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:99]   --->   Operation 98 'br' <Predicate = (!exitcond_flatten & !or_cond2)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "br label %ifBlock"   --->   Operation 99 'br' <Predicate = (!exitcond_flatten & !or_cond2)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.79ns)   --->   "%c_2 = add i11 %c_mid2, 1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:42]   --->   Operation 100 'add' 'c_2' <Predicate = (!exitcond_flatten)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%window_val_load = load float* %window_val_load_1_0_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 101 'load' 'window_val_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%window_val_load_1 = load float* %window_val_load_1_0_3"   --->   Operation 102 'load' 'window_val_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%window_val_load_4 = load float* %window_val_load_1_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 103 'load' 'window_val_load_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%window_val_load_5 = load float* %window_val_load_1_2_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 104 'load' 'window_val_load_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%window_val_load_6 = load float* %window_val_load_1_2_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 105 'load' 'window_val_load_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%window_val_load_7 = load float* %window_val_load_1_2_3"   --->   Operation 106 'load' 'window_val_load_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "store float %window_val_load_7, float* %window_val_load_1_2_2"   --->   Operation 107 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "store float %window_val_load_6, float* %window_val_load_1_2_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 108 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "store float %window_val_load_5, float* %window_val_load_1_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 109 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "store float %window_val_load_1, float* %window_val_load_1_0_2"   --->   Operation 110 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %7, label %.reset"   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/2] (1.23ns)   --->   "%buf_1_load = load float* %buf_1_addr, align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:48]   --->   Operation 112 'load' 'buf_1_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 113 [1/2] (1.23ns)   --->   "%buf_2_load = load float* %buf_2_addr, align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:48]   --->   Operation 113 'load' 'buf_2_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 114 [1/2] (1.23ns)   --->   "%buf_3_load = load float* %buf_3_addr, align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:48]   --->   Operation 114 'load' 'buf_3_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 115 [1/2] (1.23ns)   --->   "%buf_4_load = load float* %buf_4_addr, align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:48]   --->   Operation 115 'load' 'buf_4_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%smallbuf_load = load float* %smallbuf_load1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:52]   --->   Operation 116 'load' 'smallbuf_load' <Predicate = (!exitcond_flatten & !or_cond & tmp_80)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.44ns)   --->   "%p_smallbuf_load = select i1 %tmp_80, float %smallbuf_load, float 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:52]   --->   Operation 117 'select' 'p_smallbuf_load' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.65ns)   --->   "store float %p_smallbuf_load, float* %smallbuf_load1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:52]   --->   Operation 118 'store' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.65>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "br label %._crit_edge" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:52]   --->   Operation 119 'br' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.83ns)   --->   "%frame3_a_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @frame3_a)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:51]   --->   Operation 120 'read' 'frame3_a_read' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 121 [1/1] (0.65ns)   --->   "store float %frame3_a_read, float* %smallbuf_load1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:51]   --->   Operation 121 'store' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.65>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br label %._crit_edge" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:51]   --->   Operation 122 'br' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.23ns)   --->   "store float %buf_2_load, float* %buf_1_addr, align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:64]   --->   Operation 123 'store' <Predicate = (!exitcond_flatten & !or_cond & !tmp_80)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 124 [1/1] (1.23ns)   --->   "store float %buf_3_load, float* %buf_2_addr, align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:64]   --->   Operation 124 'store' <Predicate = (!exitcond_flatten & !or_cond & !tmp_80)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 125 [1/1] (1.23ns)   --->   "store float %buf_4_load, float* %buf_3_addr, align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:64]   --->   Operation 125 'store' <Predicate = (!exitcond_flatten & !or_cond & !tmp_80)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 126 [1/1] (1.23ns)   --->   "store float %buf_2_load, float* %buf_1_addr, align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:58]   --->   Operation 126 'store' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 127 [1/1] (1.23ns)   --->   "store float %buf_3_load, float* %buf_2_addr, align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:58]   --->   Operation 127 'store' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 128 [1/1] (1.23ns)   --->   "store float %buf_4_load, float* %buf_3_addr, align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:58]   --->   Operation 128 'store' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%window_val_load_12 = load float* %window_val_load_1_2_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 129 'load' 'window_val_load_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.44ns)   --->   "%buf_3_load_s = select i1 %or_cond, float %buf_3_load, float 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:69]   --->   Operation 130 'select' 'buf_3_load_s' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.44ns)   --->   "%buf_1_load_s = select i1 %or_cond, float %buf_1_load, float 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:69]   --->   Operation 131 'select' 'buf_1_load_s' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "store float %buf_3_load_s, float* %window_val_load_1_2_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:69]   --->   Operation 132 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "store float %buf_1_load_s, float* %window_val_load_1_0_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:69]   --->   Operation 133 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 134 [4/4] (6.43ns)   --->   "%x_grad_1 = fadd float %window_val_load_4, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 134 'fadd' 'x_grad_1' <Predicate = (!exitcond_flatten & or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [4/4] (6.43ns)   --->   "%y_grad_1 = fadd float %window_val_load, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 135 'fadd' 'y_grad_1' <Predicate = (!exitcond_flatten & or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%window_val_load_2 = load float* %window_val_load_1_1_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 136 'load' 'window_val_load_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%window_val_load_3 = load float* %window_val_load_1_1_3"   --->   Operation 137 'load' 'window_val_load_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%window_val_load_8 = load float* %window_val_load_1_3_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 138 'load' 'window_val_load_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%window_val_load_9 = load float* %window_val_load_1_3_3"   --->   Operation 139 'load' 'window_val_load_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%window_val_load_10 = load float* %window_val_load_1_4_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 140 'load' 'window_val_load_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%window_val_load_11 = load float* %window_val_load_1_4_3"   --->   Operation 141 'load' 'window_val_load_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "store float %window_val_load_11, float* %window_val_load_1_4_2"   --->   Operation 142 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "store float %window_val_load_9, float* %window_val_load_1_3_2"   --->   Operation 143 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "store float %window_val_load_3, float* %window_val_load_1_1_2"   --->   Operation 144 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %2, label %3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:50]   --->   Operation 145 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%smallbuf_load_2 = load float* %smallbuf_load1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:65]   --->   Operation 146 'load' 'smallbuf_load_2' <Predicate = (!exitcond_flatten & !or_cond & !tmp_80)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (1.23ns)   --->   "store float %smallbuf_load_2, float* %buf_4_addr, align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:65]   --->   Operation 147 'store' <Predicate = (!exitcond_flatten & !or_cond & !tmp_80)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "br label %._crit_edge15" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:66]   --->   Operation 148 'br' <Predicate = (!exitcond_flatten & !or_cond & !tmp_80)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%smallbuf_load_1 = load float* %smallbuf_load1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:59]   --->   Operation 149 'load' 'smallbuf_load_1' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (1.23ns)   --->   "store float %smallbuf_load_1, float* %buf_4_addr, align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:59]   --->   Operation 150 'store' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "br label %.loopexit" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:60]   --->   Operation 151 'br' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%smallbuf_load_3 = load float* %smallbuf_load1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:69]   --->   Operation 152 'load' 'smallbuf_load_3' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.44ns)   --->   "%smallbuf_load_2_s = select i1 %or_cond, float %smallbuf_load_3, float 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:69]   --->   Operation 153 'select' 'smallbuf_load_2_s' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.44ns)   --->   "%buf_4_load_s = select i1 %or_cond, float %buf_4_load, float 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:69]   --->   Operation 154 'select' 'buf_4_load_s' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.44ns)   --->   "%buf_2_load_s = select i1 %or_cond, float %buf_2_load, float 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:69]   --->   Operation 155 'select' 'buf_2_load_s' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "store float %smallbuf_load_2_s, float* %window_val_load_1_4_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:69]   --->   Operation 156 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "store float %buf_4_load_s, float* %window_val_load_1_3_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:69]   --->   Operation 157 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "store float %buf_2_load_s, float* %window_val_load_1_1_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:69]   --->   Operation 158 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 159 [3/4] (6.43ns)   --->   "%x_grad_1 = fadd float %window_val_load_4, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 159 'fadd' 'x_grad_1' <Predicate = (!exitcond_flatten & or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [3/4] (6.43ns)   --->   "%y_grad_1 = fadd float %window_val_load, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 160 'fadd' 'y_grad_1' <Predicate = (!exitcond_flatten & or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [3/3] (7.01ns)   --->   "%tmp_100_1 = fmul float %window_val_load_5, -8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 161 'fmul' 'tmp_100_1' <Predicate = (!exitcond_flatten & or_cond2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [3/3] (7.01ns)   --->   "%tmp_101_1 = fmul float %window_val_load_2, -8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 162 'fmul' 'tmp_101_1' <Predicate = (!exitcond_flatten & or_cond2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 163 [2/4] (6.43ns)   --->   "%x_grad_1 = fadd float %window_val_load_4, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 163 'fadd' 'x_grad_1' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [2/4] (6.43ns)   --->   "%y_grad_1 = fadd float %window_val_load, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 164 'fadd' 'y_grad_1' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [2/3] (7.01ns)   --->   "%tmp_100_1 = fmul float %window_val_load_5, -8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 165 'fmul' 'tmp_100_1' <Predicate = (or_cond2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [2/3] (7.01ns)   --->   "%tmp_101_1 = fmul float %window_val_load_2, -8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 166 'fmul' 'tmp_101_1' <Predicate = (or_cond2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 167 [1/4] (6.43ns)   --->   "%x_grad_1 = fadd float %window_val_load_4, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 167 'fadd' 'x_grad_1' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/4] (6.43ns)   --->   "%y_grad_1 = fadd float %window_val_load, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 168 'fadd' 'y_grad_1' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/3] (7.01ns)   --->   "%tmp_100_1 = fmul float %window_val_load_5, -8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 169 'fmul' 'tmp_100_1' <Predicate = (or_cond2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/3] (7.01ns)   --->   "%tmp_101_1 = fmul float %window_val_load_2, -8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 170 'fmul' 'tmp_101_1' <Predicate = (or_cond2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 171 [4/4] (6.43ns)   --->   "%x_grad_1_1 = fadd float %x_grad_1, %tmp_100_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 171 'fadd' 'x_grad_1_1' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [4/4] (6.43ns)   --->   "%y_grad_1_1 = fadd float %y_grad_1, %tmp_101_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 172 'fadd' 'y_grad_1_1' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 173 [3/4] (6.43ns)   --->   "%x_grad_1_1 = fadd float %x_grad_1, %tmp_100_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 173 'fadd' 'x_grad_1_1' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [3/4] (6.43ns)   --->   "%y_grad_1_1 = fadd float %y_grad_1, %tmp_101_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 174 'fadd' 'y_grad_1_1' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [3/3] (7.01ns)   --->   "%tmp_100_2 = fmul float %window_val_load_6, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 175 'fmul' 'tmp_100_2' <Predicate = (or_cond2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 176 [2/4] (6.43ns)   --->   "%x_grad_1_1 = fadd float %x_grad_1, %tmp_100_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 176 'fadd' 'x_grad_1_1' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [2/4] (6.43ns)   --->   "%y_grad_1_1 = fadd float %y_grad_1, %tmp_101_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 177 'fadd' 'y_grad_1_1' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [2/3] (7.01ns)   --->   "%tmp_100_2 = fmul float %window_val_load_6, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 178 'fmul' 'tmp_100_2' <Predicate = (or_cond2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 179 [1/4] (6.43ns)   --->   "%x_grad_1_1 = fadd float %x_grad_1, %tmp_100_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 179 'fadd' 'x_grad_1_1' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/4] (6.43ns)   --->   "%y_grad_1_1 = fadd float %y_grad_1, %tmp_101_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 180 'fadd' 'y_grad_1_1' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/3] (7.01ns)   --->   "%tmp_100_2 = fmul float %window_val_load_6, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 181 'fmul' 'tmp_100_2' <Predicate = (or_cond2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 182 [4/4] (6.43ns)   --->   "%x_grad_1_2 = fadd float %x_grad_1_1, %tmp_100_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 182 'fadd' 'x_grad_1_2' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [4/4] (6.43ns)   --->   "%y_grad_1_2 = fadd float %y_grad_1_1, %tmp_100_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 183 'fadd' 'y_grad_1_2' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 184 [3/4] (6.43ns)   --->   "%x_grad_1_2 = fadd float %x_grad_1_1, %tmp_100_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 184 'fadd' 'x_grad_1_2' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [3/4] (6.43ns)   --->   "%y_grad_1_2 = fadd float %y_grad_1_1, %tmp_100_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 185 'fadd' 'y_grad_1_2' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [3/3] (7.01ns)   --->   "%tmp_100_3 = fmul float %window_val_load_12, 8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 186 'fmul' 'tmp_100_3' <Predicate = (or_cond2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [3/3] (7.01ns)   --->   "%tmp_101_3 = fmul float %window_val_load_8, 8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 187 'fmul' 'tmp_101_3' <Predicate = (or_cond2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 188 [2/4] (6.43ns)   --->   "%x_grad_1_2 = fadd float %x_grad_1_1, %tmp_100_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 188 'fadd' 'x_grad_1_2' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [2/4] (6.43ns)   --->   "%y_grad_1_2 = fadd float %y_grad_1_1, %tmp_100_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 189 'fadd' 'y_grad_1_2' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [2/3] (7.01ns)   --->   "%tmp_100_3 = fmul float %window_val_load_12, 8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 190 'fmul' 'tmp_100_3' <Predicate = (or_cond2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [2/3] (7.01ns)   --->   "%tmp_101_3 = fmul float %window_val_load_8, 8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 191 'fmul' 'tmp_101_3' <Predicate = (or_cond2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 192 [1/4] (6.43ns)   --->   "%x_grad_1_2 = fadd float %x_grad_1_1, %tmp_100_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 192 'fadd' 'x_grad_1_2' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 193 [1/4] (6.43ns)   --->   "%y_grad_1_2 = fadd float %y_grad_1_1, %tmp_100_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 193 'fadd' 'y_grad_1_2' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [1/3] (7.01ns)   --->   "%tmp_100_3 = fmul float %window_val_load_12, 8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 194 'fmul' 'tmp_100_3' <Predicate = (or_cond2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/3] (7.01ns)   --->   "%tmp_101_3 = fmul float %window_val_load_8, 8.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 195 'fmul' 'tmp_101_3' <Predicate = (or_cond2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 196 [4/4] (6.43ns)   --->   "%x_grad_1_3 = fadd float %x_grad_1_2, %tmp_100_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 196 'fadd' 'x_grad_1_3' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [4/4] (6.43ns)   --->   "%y_grad_1_3 = fadd float %y_grad_1_2, %tmp_101_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 197 'fadd' 'y_grad_1_3' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 198 [3/4] (6.43ns)   --->   "%x_grad_1_3 = fadd float %x_grad_1_2, %tmp_100_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 198 'fadd' 'x_grad_1_3' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [3/4] (6.43ns)   --->   "%y_grad_1_3 = fadd float %y_grad_1_2, %tmp_101_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 199 'fadd' 'y_grad_1_3' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 200 [2/4] (6.43ns)   --->   "%x_grad_1_3 = fadd float %x_grad_1_2, %tmp_100_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 200 'fadd' 'x_grad_1_3' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [2/4] (6.43ns)   --->   "%y_grad_1_3 = fadd float %y_grad_1_2, %tmp_101_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 201 'fadd' 'y_grad_1_3' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 202 [1/4] (6.43ns)   --->   "%x_grad_1_3 = fadd float %x_grad_1_2, %tmp_100_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 202 'fadd' 'x_grad_1_3' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [1/4] (6.43ns)   --->   "%y_grad_1_3 = fadd float %y_grad_1_2, %tmp_101_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 203 'fadd' 'y_grad_1_3' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.78>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_100_4_to_int = bitcast float %buf_3_load_s to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 204 'bitcast' 'tmp_100_4_to_int' <Predicate = (or_cond2)> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (0.35ns)   --->   "%tmp_100_4_neg = xor i32 %tmp_100_4_to_int, -2147483648" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 205 'xor' 'tmp_100_4_neg' <Predicate = (or_cond2)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_100_4 = bitcast i32 %tmp_100_4_neg to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 206 'bitcast' 'tmp_100_4' <Predicate = (or_cond2)> <Delay = 0.00>
ST_19 : Operation 207 [4/4] (6.43ns)   --->   "%x_grad_1_4 = fadd float %x_grad_1_3, %tmp_100_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 207 'fadd' 'x_grad_1_4' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_101_4_to_int = bitcast float %window_val_load_10 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 208 'bitcast' 'tmp_101_4_to_int' <Predicate = (or_cond2)> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.35ns)   --->   "%tmp_101_4_neg = xor i32 %tmp_101_4_to_int, -2147483648" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 209 'xor' 'tmp_101_4_neg' <Predicate = (or_cond2)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_101_4 = bitcast i32 %tmp_101_4_neg to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 210 'bitcast' 'tmp_101_4' <Predicate = (or_cond2)> <Delay = 0.00>
ST_19 : Operation 211 [4/4] (6.43ns)   --->   "%y_grad_1_4 = fadd float %y_grad_1_3, %tmp_101_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 211 'fadd' 'y_grad_1_4' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 212 [3/4] (6.43ns)   --->   "%x_grad_1_4 = fadd float %x_grad_1_3, %tmp_100_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 212 'fadd' 'x_grad_1_4' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 213 [3/4] (6.43ns)   --->   "%y_grad_1_4 = fadd float %y_grad_1_3, %tmp_101_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 213 'fadd' 'y_grad_1_4' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 214 [2/4] (6.43ns)   --->   "%x_grad_1_4 = fadd float %x_grad_1_3, %tmp_100_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 214 'fadd' 'x_grad_1_4' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 215 [2/4] (6.43ns)   --->   "%y_grad_1_4 = fadd float %y_grad_1_3, %tmp_101_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 215 'fadd' 'y_grad_1_4' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 216 [1/4] (6.43ns)   --->   "%x_grad_1_4 = fadd float %x_grad_1_3, %tmp_100_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:93]   --->   Operation 216 'fadd' 'x_grad_1_4' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 217 [1/4] (6.43ns)   --->   "%y_grad_1_4 = fadd float %y_grad_1_3, %tmp_101_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:94]   --->   Operation 217 'fadd' 'y_grad_1_4' <Predicate = (or_cond2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.05>
ST_23 : Operation 218 [9/9] (7.05ns)   --->   "%tmp_29 = fdiv float %x_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:96]   --->   Operation 218 'fdiv' 'tmp_29' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 219 [9/9] (7.05ns)   --->   "%tmp_32 = fdiv float %y_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:97]   --->   Operation 219 'fdiv' 'tmp_32' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.05>
ST_24 : Operation 220 [8/9] (7.05ns)   --->   "%tmp_29 = fdiv float %x_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:96]   --->   Operation 220 'fdiv' 'tmp_29' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 221 [8/9] (7.05ns)   --->   "%tmp_32 = fdiv float %y_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:97]   --->   Operation 221 'fdiv' 'tmp_32' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.05>
ST_25 : Operation 222 [7/9] (7.05ns)   --->   "%tmp_29 = fdiv float %x_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:96]   --->   Operation 222 'fdiv' 'tmp_29' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 223 [7/9] (7.05ns)   --->   "%tmp_32 = fdiv float %y_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:97]   --->   Operation 223 'fdiv' 'tmp_32' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.05>
ST_26 : Operation 224 [6/9] (7.05ns)   --->   "%tmp_29 = fdiv float %x_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:96]   --->   Operation 224 'fdiv' 'tmp_29' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 225 [6/9] (7.05ns)   --->   "%tmp_32 = fdiv float %y_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:97]   --->   Operation 225 'fdiv' 'tmp_32' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.05>
ST_27 : Operation 226 [5/9] (7.05ns)   --->   "%tmp_29 = fdiv float %x_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:96]   --->   Operation 226 'fdiv' 'tmp_29' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 227 [5/9] (7.05ns)   --->   "%tmp_32 = fdiv float %y_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:97]   --->   Operation 227 'fdiv' 'tmp_32' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.05>
ST_28 : Operation 228 [4/9] (7.05ns)   --->   "%tmp_29 = fdiv float %x_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:96]   --->   Operation 228 'fdiv' 'tmp_29' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 229 [4/9] (7.05ns)   --->   "%tmp_32 = fdiv float %y_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:97]   --->   Operation 229 'fdiv' 'tmp_32' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.05>
ST_29 : Operation 230 [3/9] (7.05ns)   --->   "%tmp_29 = fdiv float %x_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:96]   --->   Operation 230 'fdiv' 'tmp_29' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 231 [3/9] (7.05ns)   --->   "%tmp_32 = fdiv float %y_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:97]   --->   Operation 231 'fdiv' 'tmp_32' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.05>
ST_30 : Operation 232 [2/9] (7.05ns)   --->   "%tmp_29 = fdiv float %x_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:96]   --->   Operation 232 'fdiv' 'tmp_29' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 233 [2/9] (7.05ns)   --->   "%tmp_32 = fdiv float %y_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:97]   --->   Operation 233 'fdiv' 'tmp_32' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.05>
ST_31 : Operation 234 [1/9] (7.05ns)   --->   "%tmp_29 = fdiv float %x_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:96]   --->   Operation 234 'fdiv' 'tmp_29' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 235 [1/9] (7.05ns)   --->   "%tmp_32 = fdiv float %y_grad_1_4, 1.200000e+01" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:97]   --->   Operation 235 'fdiv' 'tmp_32' <Predicate = (or_cond2)> <Delay = 7.05> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.83>
ST_32 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @GRAD_XY_OUTER_GRAD_X)"   --->   Operation 236 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:43]   --->   Operation 237 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:43]   --->   Operation 238 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:44]   --->   Operation 239 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 240 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @gradient_x, float 0.000000e+00)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:101]   --->   Operation 240 'write' <Predicate = (!or_cond2 & or_cond3)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_32 : Operation 241 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @gradient_y, float 0.000000e+00)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:102]   --->   Operation 241 'write' <Predicate = (!or_cond2 & or_cond3)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_32 : Operation 242 [1/1] (0.00ns)   --->   "br label %._crit_edge16" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:103]   --->   Operation 242 'br' <Predicate = (!or_cond2 & or_cond3)> <Delay = 0.00>
ST_32 : Operation 243 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @gradient_x, float %tmp_29)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:96]   --->   Operation 243 'write' <Predicate = (or_cond2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_32 : Operation 244 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @gradient_y, float %tmp_32)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:97]   --->   Operation 244 'write' <Predicate = (or_cond2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_32 : Operation 245 [1/1] (0.00ns)   --->   "br label %ifBlock" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:98]   --->   Operation 245 'br' <Predicate = (or_cond2)> <Delay = 0.00>
ST_32 : Operation 246 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_s)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:104]   --->   Operation 246 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 247 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 247 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 33 <SV = 4> <Delay = 0.00>
ST_33 : Operation 248 [1/1] (0.00ns)   --->   "ret void" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:106]   --->   Operation 248 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ frame3_a]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ buf_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ gradient_x]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ gradient_y]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
window_val_load_1_0_2 (alloca         ) [ 0011111111111111111111111111111110]
window_val_load_1_0_3 (alloca         ) [ 0011111111111111111111111111111110]
window_val_load_1_1_2 (alloca         ) [ 0011111111111111111111111111111110]
window_val_load_1_1_3 (alloca         ) [ 0011111111111111111111111111111110]
window_val_load_1_2   (alloca         ) [ 0011111111111111111111111111111110]
window_val_load_1_2_1 (alloca         ) [ 0011111111111111111111111111111110]
window_val_load_1_2_2 (alloca         ) [ 0011111111111111111111111111111110]
window_val_load_1_2_3 (alloca         ) [ 0011111111111111111111111111111110]
window_val_load_1_3_2 (alloca         ) [ 0011111111111111111111111111111110]
window_val_load_1_3_3 (alloca         ) [ 0011111111111111111111111111111110]
window_val_load_1_4_2 (alloca         ) [ 0011111111111111111111111111111110]
window_val_load_1_4_3 (alloca         ) [ 0011111111111111111111111111111110]
smallbuf_load1        (alloca         ) [ 0011111111111111111111111111111110]
StgValue_47           (specinterface  ) [ 0000000000000000000000000000000000]
StgValue_48           (specinterface  ) [ 0000000000000000000000000000000000]
StgValue_49           (specinterface  ) [ 0000000000000000000000000000000000]
StgValue_50           (br             ) [ 0111111111111111111111111111111110]
indvar_flatten        (phi            ) [ 0010000000000000000000000000000000]
r                     (phi            ) [ 0010000000000000000000000000000000]
c                     (phi            ) [ 0010000000000000000000000000000000]
tmp                   (icmp           ) [ 0000000000000000000000000000000000]
tmp_76                (partselect     ) [ 0000000000000000000000000000000000]
icmp                  (icmp           ) [ 0000000000000000000000000000000000]
tmp1                  (and            ) [ 0000000000000000000000000000000000]
exitcond_flatten      (icmp           ) [ 0011111111111111111111111111111110]
indvar_flatten_next   (add            ) [ 0111111111111111111111111111111110]
exitcond              (icmp           ) [ 0000000000000000000000000000000000]
c_mid2                (select         ) [ 0000000000000000000000000000000000]
r_s                   (add            ) [ 0000000000000000000000000000000000]
tmp_mid1              (icmp           ) [ 0000000000000000000000000000000000]
tmp_mid2              (select         ) [ 0000000000000000000000000000000000]
tmp_77                (partselect     ) [ 0000000000000000000000000000000000]
icmp2                 (icmp           ) [ 0000000000000000000000000000000000]
tmp_78                (partselect     ) [ 0000000000000000000000000000000000]
icmp3                 (icmp           ) [ 0000000000000000000000000000000000]
tmp_79                (partselect     ) [ 0000000000000000000000000000000000]
icmp4                 (icmp           ) [ 0000000000000000000000000000000000]
tmp_23_mid2           (select         ) [ 0000000000000000000000000000000000]
tmp1_mid1             (and            ) [ 0000000000000000000000000000000000]
tmp1_mid2             (select         ) [ 0000000000000000000000000000000000]
r_mid2                (select         ) [ 0111111111111111111111111111111110]
tmp_26                (zext           ) [ 0000000000000000000000000000000000]
buf_1_addr            (getelementptr  ) [ 0011000000000000000000000000000000]
buf_2_addr            (getelementptr  ) [ 0011000000000000000000000000000000]
buf_3_addr            (getelementptr  ) [ 0011000000000000000000000000000000]
buf_4_addr            (getelementptr  ) [ 0011100000000000000000000000000000]
tmp_80                (bitselect      ) [ 0011100000000000000000000000000000]
rev                   (xor            ) [ 0000000000000000000000000000000000]
or_cond               (and            ) [ 0011111111111111111111111111111110]
StgValue_87           (br             ) [ 0000000000000000000000000000000000]
StgValue_88           (br             ) [ 0000000000000000000000000000000000]
StgValue_89           (br             ) [ 0000000000000000000000000000000000]
tmp_81                (partselect     ) [ 0000000000000000000000000000000000]
icmp5                 (icmp           ) [ 0000000000000000000000000000000000]
tmp2                  (and            ) [ 0000000000000000000000000000000000]
or_cond2              (and            ) [ 0011111111111111111111111111111110]
StgValue_94           (br             ) [ 0000000000000000000000000000000000]
tmp_82                (partselect     ) [ 0000000000000000000000000000000000]
icmp6                 (icmp           ) [ 0000000000000000000000000000000000]
or_cond3              (and            ) [ 0011111111111111111111111111111110]
StgValue_98           (br             ) [ 0000000000000000000000000000000000]
StgValue_99           (br             ) [ 0000000000000000000000000000000000]
c_2                   (add            ) [ 0111111111111111111111111111111110]
window_val_load       (load           ) [ 0010111000000000000000000000000000]
window_val_load_1     (load           ) [ 0000000000000000000000000000000000]
window_val_load_4     (load           ) [ 0010111000000000000000000000000000]
window_val_load_5     (load           ) [ 0010111000000000000000000000000000]
window_val_load_6     (load           ) [ 0010111111100000000000000000000000]
window_val_load_7     (load           ) [ 0000000000000000000000000000000000]
StgValue_107          (store          ) [ 0000000000000000000000000000000000]
StgValue_108          (store          ) [ 0000000000000000000000000000000000]
StgValue_109          (store          ) [ 0000000000000000000000000000000000]
StgValue_110          (store          ) [ 0000000000000000000000000000000000]
StgValue_111          (br             ) [ 0000000000000000000000000000000000]
buf_1_load            (load           ) [ 0000000000000000000000000000000000]
buf_2_load            (load           ) [ 0010100000000000000000000000000000]
buf_3_load            (load           ) [ 0000000000000000000000000000000000]
buf_4_load            (load           ) [ 0010100000000000000000000000000000]
smallbuf_load         (load           ) [ 0000000000000000000000000000000000]
p_smallbuf_load       (select         ) [ 0000000000000000000000000000000000]
StgValue_118          (store          ) [ 0000000000000000000000000000000000]
StgValue_119          (br             ) [ 0000000000000000000000000000000000]
frame3_a_read         (read           ) [ 0000000000000000000000000000000000]
StgValue_121          (store          ) [ 0000000000000000000000000000000000]
StgValue_122          (br             ) [ 0000000000000000000000000000000000]
StgValue_123          (store          ) [ 0000000000000000000000000000000000]
StgValue_124          (store          ) [ 0000000000000000000000000000000000]
StgValue_125          (store          ) [ 0000000000000000000000000000000000]
StgValue_126          (store          ) [ 0000000000000000000000000000000000]
StgValue_127          (store          ) [ 0000000000000000000000000000000000]
StgValue_128          (store          ) [ 0000000000000000000000000000000000]
window_val_load_12    (load           ) [ 0010111111111110000000000000000000]
buf_3_load_s          (select         ) [ 0010111111111111111100000000000000]
buf_1_load_s          (select         ) [ 0000000000000000000000000000000000]
StgValue_132          (store          ) [ 0000000000000000000000000000000000]
StgValue_133          (store          ) [ 0000000000000000000000000000000000]
window_val_load_2     (load           ) [ 0010011000000000000000000000000000]
window_val_load_3     (load           ) [ 0000000000000000000000000000000000]
window_val_load_8     (load           ) [ 0010011111111110000000000000000000]
window_val_load_9     (load           ) [ 0000000000000000000000000000000000]
window_val_load_10    (load           ) [ 0010011111111111111100000000000000]
window_val_load_11    (load           ) [ 0000000000000000000000000000000000]
StgValue_142          (store          ) [ 0000000000000000000000000000000000]
StgValue_143          (store          ) [ 0000000000000000000000000000000000]
StgValue_144          (store          ) [ 0000000000000000000000000000000000]
StgValue_145          (br             ) [ 0000000000000000000000000000000000]
smallbuf_load_2       (load           ) [ 0000000000000000000000000000000000]
StgValue_147          (store          ) [ 0000000000000000000000000000000000]
StgValue_148          (br             ) [ 0000000000000000000000000000000000]
smallbuf_load_1       (load           ) [ 0000000000000000000000000000000000]
StgValue_150          (store          ) [ 0000000000000000000000000000000000]
StgValue_151          (br             ) [ 0000000000000000000000000000000000]
smallbuf_load_3       (load           ) [ 0000000000000000000000000000000000]
smallbuf_load_2_s     (select         ) [ 0000000000000000000000000000000000]
buf_4_load_s          (select         ) [ 0000000000000000000000000000000000]
buf_2_load_s          (select         ) [ 0000000000000000000000000000000000]
StgValue_156          (store          ) [ 0000000000000000000000000000000000]
StgValue_157          (store          ) [ 0000000000000000000000000000000000]
StgValue_158          (store          ) [ 0000000000000000000000000000000000]
x_grad_1              (fadd           ) [ 0010000111100000000000000000000000]
y_grad_1              (fadd           ) [ 0010000111100000000000000000000000]
tmp_100_1             (fmul           ) [ 0010000111100000000000000000000000]
tmp_101_1             (fmul           ) [ 0010000111100000000000000000000000]
x_grad_1_1            (fadd           ) [ 0010000000011110000000000000000000]
y_grad_1_1            (fadd           ) [ 0010000000011110000000000000000000]
tmp_100_2             (fmul           ) [ 0010000000011110000000000000000000]
x_grad_1_2            (fadd           ) [ 0010000000000001111000000000000000]
y_grad_1_2            (fadd           ) [ 0010000000000001111000000000000000]
tmp_100_3             (fmul           ) [ 0010000000000001111000000000000000]
tmp_101_3             (fmul           ) [ 0010000000000001111000000000000000]
x_grad_1_3            (fadd           ) [ 0010000000000000000111100000000000]
y_grad_1_3            (fadd           ) [ 0010000000000000000111100000000000]
tmp_100_4_to_int      (bitcast        ) [ 0000000000000000000000000000000000]
tmp_100_4_neg         (xor            ) [ 0000000000000000000000000000000000]
tmp_100_4             (bitcast        ) [ 0010000000000000000011100000000000]
tmp_101_4_to_int      (bitcast        ) [ 0000000000000000000000000000000000]
tmp_101_4_neg         (xor            ) [ 0000000000000000000000000000000000]
tmp_101_4             (bitcast        ) [ 0010000000000000000011100000000000]
x_grad_1_4            (fadd           ) [ 0010000000000000000000011111111100]
y_grad_1_4            (fadd           ) [ 0010000000000000000000011111111100]
tmp_29                (fdiv           ) [ 0010000000000000000000000000000010]
tmp_32                (fdiv           ) [ 0010000000000000000000000000000010]
StgValue_236          (specloopname   ) [ 0000000000000000000000000000000000]
StgValue_237          (specloopname   ) [ 0000000000000000000000000000000000]
tmp_s                 (specregionbegin) [ 0000000000000000000000000000000000]
StgValue_239          (specpipeline   ) [ 0000000000000000000000000000000000]
StgValue_240          (write          ) [ 0000000000000000000000000000000000]
StgValue_241          (write          ) [ 0000000000000000000000000000000000]
StgValue_242          (br             ) [ 0000000000000000000000000000000000]
StgValue_243          (write          ) [ 0000000000000000000000000000000000]
StgValue_244          (write          ) [ 0000000000000000000000000000000000]
StgValue_245          (br             ) [ 0000000000000000000000000000000000]
empty                 (specregionend  ) [ 0000000000000000000000000000000000]
StgValue_247          (br             ) [ 0111111111111111111111111111111110]
StgValue_248          (ret            ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="frame3_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame3_a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gradient_x">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_x"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gradient_y">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_y"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GRAD_XY_OUTER_GRAD_X"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="window_val_load_1_0_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_load_1_0_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="window_val_load_1_0_3_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_load_1_0_3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="window_val_load_1_1_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_load_1_1_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="window_val_load_1_1_3_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_load_1_1_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="window_val_load_1_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_load_1_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="window_val_load_1_2_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_load_1_2_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="window_val_load_1_2_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_load_1_2_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="window_val_load_1_2_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_load_1_2_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="window_val_load_1_3_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_load_1_3_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="window_val_load_1_3_3_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_load_1_3_3/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="window_val_load_1_4_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_load_1_4_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="window_val_load_1_4_3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_load_1_4_3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="smallbuf_load1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="smallbuf_load1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="frame3_a_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame3_a_read/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_240/32 StgValue_243/32 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_241/32 StgValue_244/32 "/>
</bind>
</comp>

<comp id="168" class="1004" name="buf_1_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="11" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="1"/>
<pin id="220" dir="0" index="4" bw="10" slack="0"/>
<pin id="221" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="0"/>
<pin id="223" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_1_load/2 StgValue_123/3 StgValue_126/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="buf_2_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="11" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="1"/>
<pin id="225" dir="0" index="4" bw="10" slack="0"/>
<pin id="226" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="0"/>
<pin id="228" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_2_load/2 StgValue_124/3 StgValue_127/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="buf_3_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="11" slack="0"/>
<pin id="198" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_3_addr/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="1"/>
<pin id="230" dir="0" index="4" bw="10" slack="0"/>
<pin id="231" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="32" slack="0"/>
<pin id="233" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_3_load/2 StgValue_125/3 StgValue_128/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="buf_4_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="11" slack="0"/>
<pin id="211" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_4_addr/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2"/>
<pin id="235" dir="0" index="4" bw="10" slack="0"/>
<pin id="236" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="0"/>
<pin id="238" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_4_load/2 StgValue_147/4 StgValue_150/4 "/>
</bind>
</comp>

<comp id="239" class="1005" name="indvar_flatten_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="19" slack="1"/>
<pin id="241" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="indvar_flatten_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="19" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="r_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="1"/>
<pin id="252" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="r_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="9" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="c_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="1"/>
<pin id="263" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="c_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="11" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_grad_1/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="y_grad_1/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_grad_1_1/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="32" slack="1"/>
<pin id="289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="y_grad_1_1/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="0" index="1" bw="32" slack="1"/>
<pin id="293" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_grad_1_2/11 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="0" index="1" bw="32" slack="1"/>
<pin id="297" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="y_grad_1_2/11 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="0" index="1" bw="32" slack="1"/>
<pin id="301" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_grad_1_3/15 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="y_grad_1_3/15 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_grad_1_4/19 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="y_grad_1_4/19 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_100_1/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_101_1/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="5"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_100_2/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="9"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_100_3/12 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="8"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_101_3/12 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_29/23 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_32/23 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="3"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="smallbuf_load_2/4 smallbuf_load_1/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="0" index="1" bw="9" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_76_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="0" index="1" bw="9" slack="0"/>
<pin id="362" dir="0" index="2" bw="3" slack="0"/>
<pin id="363" dir="0" index="3" bw="5" slack="0"/>
<pin id="364" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_76/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="0"/>
<pin id="371" dir="0" index="1" bw="7" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="exitcond_flatten_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="19" slack="0"/>
<pin id="383" dir="0" index="1" bw="19" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="indvar_flatten_next_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="19" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="exitcond_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="0" index="1" bw="11" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="c_mid2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="11" slack="0"/>
<pin id="402" dir="0" index="2" bw="11" slack="0"/>
<pin id="403" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_mid2/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="r_s_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_s/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_mid1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="0" index="1" bw="9" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_mid2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_77_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="0"/>
<pin id="429" dir="0" index="1" bw="9" slack="0"/>
<pin id="430" dir="0" index="2" bw="3" slack="0"/>
<pin id="431" dir="0" index="3" bw="5" slack="0"/>
<pin id="432" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_77/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="0" index="1" bw="7" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_78_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="9" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="0" index="3" bw="5" slack="0"/>
<pin id="448" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_78/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_79_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="9" slack="0"/>
<pin id="462" dir="0" index="2" bw="1" slack="0"/>
<pin id="463" dir="0" index="3" bw="5" slack="0"/>
<pin id="464" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_79/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp4_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_23_mid2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_23_mid2/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp1_mid1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1_mid1/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp1_mid2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp1_mid2/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="r_mid2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="9" slack="0"/>
<pin id="500" dir="0" index="2" bw="9" slack="0"/>
<pin id="501" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_mid2/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_26_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_80_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="11" slack="0"/>
<pin id="516" dir="0" index="2" bw="5" slack="0"/>
<pin id="517" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="rev_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="or_cond_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_81_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="9" slack="0"/>
<pin id="535" dir="0" index="1" bw="11" slack="0"/>
<pin id="536" dir="0" index="2" bw="3" slack="0"/>
<pin id="537" dir="0" index="3" bw="5" slack="0"/>
<pin id="538" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_81/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp5_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="9" slack="0"/>
<pin id="545" dir="0" index="1" bw="9" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp5/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="or_cond2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_82_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="0"/>
<pin id="563" dir="0" index="1" bw="11" slack="0"/>
<pin id="564" dir="0" index="2" bw="1" slack="0"/>
<pin id="565" dir="0" index="3" bw="5" slack="0"/>
<pin id="566" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_82/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp6_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="0" index="1" bw="10" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp6/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="or_cond3_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="30"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond3/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="c_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="11" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="window_val_load_load_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="2"/>
<pin id="591" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_load/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="window_val_load_1_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="2"/>
<pin id="595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_load_1/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="window_val_load_4_load_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="2"/>
<pin id="598" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_load_4/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="window_val_load_5_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="2"/>
<pin id="602" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_load_5/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="window_val_load_6_load_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="2"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_load_6/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="window_val_load_7_load_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="2"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_load_7/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="StgValue_107_store_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="2"/>
<pin id="612" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_107/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="StgValue_108_store_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="2"/>
<pin id="617" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_108/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="StgValue_109_store_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="2"/>
<pin id="622" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_109/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="StgValue_110_store_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="2"/>
<pin id="627" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_110/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="smallbuf_load_load_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="2"/>
<pin id="631" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="smallbuf_load/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="p_smallbuf_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="0" index="1" bw="32" slack="0"/>
<pin id="635" dir="0" index="2" bw="32" slack="0"/>
<pin id="636" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_smallbuf_load/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="StgValue_118_store_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="0" index="1" bw="32" slack="2"/>
<pin id="642" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_118/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="StgValue_121_store_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="2"/>
<pin id="647" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_121/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="window_val_load_12_load_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="2"/>
<pin id="651" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_load_12/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="buf_3_load_s_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="0" index="2" bw="32" slack="0"/>
<pin id="656" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_3_load_s/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="buf_1_load_s_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="0" index="2" bw="32" slack="0"/>
<pin id="663" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_load_s/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="StgValue_132_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="2"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="StgValue_133_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="2"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="window_val_load_2_load_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="3"/>
<pin id="678" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_load_2/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="window_val_load_3_load_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="3"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_load_3/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="window_val_load_8_load_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="3"/>
<pin id="685" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_load_8/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="window_val_load_9_load_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="3"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_load_9/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="window_val_load_10_load_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="3"/>
<pin id="691" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_load_10/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="window_val_load_11_load_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="3"/>
<pin id="694" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_load_11/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="StgValue_142_store_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="3"/>
<pin id="698" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_142/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="StgValue_143_store_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="3"/>
<pin id="703" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_143/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="StgValue_144_store_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="3"/>
<pin id="708" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_144/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="smallbuf_load_3_load_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="3"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="smallbuf_load_3/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="smallbuf_load_2_s_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="2"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="0" index="2" bw="32" slack="0"/>
<pin id="717" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smallbuf_load_2_s/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="buf_4_load_s_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="2"/>
<pin id="722" dir="0" index="1" bw="32" slack="1"/>
<pin id="723" dir="0" index="2" bw="32" slack="0"/>
<pin id="724" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_4_load_s/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="buf_2_load_s_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="2"/>
<pin id="728" dir="0" index="1" bw="32" slack="1"/>
<pin id="729" dir="0" index="2" bw="32" slack="0"/>
<pin id="730" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_2_load_s/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="StgValue_156_store_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="0" index="1" bw="32" slack="3"/>
<pin id="735" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_156/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="StgValue_157_store_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="3"/>
<pin id="740" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_157/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="StgValue_158_store_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="3"/>
<pin id="745" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_158/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_100_4_to_int_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="16"/>
<pin id="749" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_100_4_to_int/19 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_100_4_neg_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_100_4_neg/19 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_100_4_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_100_4/19 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_101_4_to_int_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="15"/>
<pin id="763" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_101_4_to_int/19 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_101_4_neg_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_101_4_neg/19 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_101_4_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_101_4/19 "/>
</bind>
</comp>

<comp id="775" class="1005" name="window_val_load_1_0_2_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="2"/>
<pin id="777" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_val_load_1_0_2 "/>
</bind>
</comp>

<comp id="781" class="1005" name="window_val_load_1_0_3_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="2"/>
<pin id="783" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_val_load_1_0_3 "/>
</bind>
</comp>

<comp id="787" class="1005" name="window_val_load_1_1_2_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="3"/>
<pin id="789" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_val_load_1_1_2 "/>
</bind>
</comp>

<comp id="793" class="1005" name="window_val_load_1_1_3_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="3"/>
<pin id="795" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_val_load_1_1_3 "/>
</bind>
</comp>

<comp id="799" class="1005" name="window_val_load_1_2_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="2"/>
<pin id="801" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_val_load_1_2 "/>
</bind>
</comp>

<comp id="805" class="1005" name="window_val_load_1_2_1_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="2"/>
<pin id="807" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_val_load_1_2_1 "/>
</bind>
</comp>

<comp id="811" class="1005" name="window_val_load_1_2_2_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="2"/>
<pin id="813" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_val_load_1_2_2 "/>
</bind>
</comp>

<comp id="817" class="1005" name="window_val_load_1_2_3_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="2"/>
<pin id="819" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_val_load_1_2_3 "/>
</bind>
</comp>

<comp id="824" class="1005" name="window_val_load_1_3_2_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="3"/>
<pin id="826" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_val_load_1_3_2 "/>
</bind>
</comp>

<comp id="830" class="1005" name="window_val_load_1_3_3_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="3"/>
<pin id="832" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_val_load_1_3_3 "/>
</bind>
</comp>

<comp id="836" class="1005" name="window_val_load_1_4_2_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="3"/>
<pin id="838" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_val_load_1_4_2 "/>
</bind>
</comp>

<comp id="842" class="1005" name="window_val_load_1_4_3_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="3"/>
<pin id="844" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_val_load_1_4_3 "/>
</bind>
</comp>

<comp id="848" class="1005" name="smallbuf_load1_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="2"/>
<pin id="850" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="smallbuf_load1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="exitcond_flatten_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="861" class="1005" name="indvar_flatten_next_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="19" slack="0"/>
<pin id="863" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="866" class="1005" name="r_mid2_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="9" slack="0"/>
<pin id="868" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="r_mid2 "/>
</bind>
</comp>

<comp id="871" class="1005" name="buf_1_addr_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="10" slack="1"/>
<pin id="873" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr "/>
</bind>
</comp>

<comp id="877" class="1005" name="buf_2_addr_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="10" slack="1"/>
<pin id="879" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_addr "/>
</bind>
</comp>

<comp id="883" class="1005" name="buf_3_addr_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="10" slack="1"/>
<pin id="885" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_3_addr "/>
</bind>
</comp>

<comp id="889" class="1005" name="buf_4_addr_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="10" slack="1"/>
<pin id="891" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_4_addr "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp_80_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="900" class="1005" name="or_cond_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="1"/>
<pin id="902" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="909" class="1005" name="or_cond2_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="1"/>
<pin id="911" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="913" class="1005" name="or_cond3_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="30"/>
<pin id="915" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond3 "/>
</bind>
</comp>

<comp id="917" class="1005" name="c_2_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="11" slack="0"/>
<pin id="919" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="922" class="1005" name="window_val_load_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_val_load "/>
</bind>
</comp>

<comp id="927" class="1005" name="window_val_load_4_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_val_load_4 "/>
</bind>
</comp>

<comp id="932" class="1005" name="window_val_load_5_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_val_load_5 "/>
</bind>
</comp>

<comp id="937" class="1005" name="window_val_load_6_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="5"/>
<pin id="939" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="window_val_load_6 "/>
</bind>
</comp>

<comp id="942" class="1005" name="buf_2_load_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_load "/>
</bind>
</comp>

<comp id="947" class="1005" name="buf_4_load_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="1"/>
<pin id="949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_4_load "/>
</bind>
</comp>

<comp id="952" class="1005" name="window_val_load_12_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="9"/>
<pin id="954" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="window_val_load_12 "/>
</bind>
</comp>

<comp id="957" class="1005" name="buf_3_load_s_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="16"/>
<pin id="959" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="buf_3_load_s "/>
</bind>
</comp>

<comp id="962" class="1005" name="window_val_load_2_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="1"/>
<pin id="964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_val_load_2 "/>
</bind>
</comp>

<comp id="967" class="1005" name="window_val_load_8_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="8"/>
<pin id="969" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="window_val_load_8 "/>
</bind>
</comp>

<comp id="972" class="1005" name="window_val_load_10_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="15"/>
<pin id="974" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="window_val_load_10 "/>
</bind>
</comp>

<comp id="977" class="1005" name="x_grad_1_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="1"/>
<pin id="979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_grad_1 "/>
</bind>
</comp>

<comp id="982" class="1005" name="y_grad_1_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_grad_1 "/>
</bind>
</comp>

<comp id="987" class="1005" name="tmp_100_1_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100_1 "/>
</bind>
</comp>

<comp id="992" class="1005" name="tmp_101_1_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_101_1 "/>
</bind>
</comp>

<comp id="997" class="1005" name="x_grad_1_1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="1"/>
<pin id="999" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_grad_1_1 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="y_grad_1_1_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="1"/>
<pin id="1004" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_grad_1_1 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="tmp_100_2_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="1"/>
<pin id="1009" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100_2 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="x_grad_1_2_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="1"/>
<pin id="1015" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_grad_1_2 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="y_grad_1_2_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="1"/>
<pin id="1020" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_grad_1_2 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_100_3_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="1"/>
<pin id="1025" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100_3 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_101_3_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_101_3 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="x_grad_1_3_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="1"/>
<pin id="1035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_grad_1_3 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="y_grad_1_3_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_grad_1_3 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmp_100_4_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="1"/>
<pin id="1045" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100_4 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="tmp_101_4_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="1"/>
<pin id="1050" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_101_4 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="x_grad_1_4_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="1"/>
<pin id="1055" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_grad_1_4 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="y_grad_1_4_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="1"/>
<pin id="1060" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_grad_1_4 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="tmp_29_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="1"/>
<pin id="1065" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="tmp_32_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="1"/>
<pin id="1070" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="70" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="90" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="68" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="90" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="68" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="52" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="188" pin="3"/><net_sink comp="175" pin=4"/></net>

<net id="229"><net_src comp="201" pin="3"/><net_sink comp="188" pin=4"/></net>

<net id="234"><net_src comp="214" pin="3"/><net_sink comp="201" pin=4"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="68" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="68" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="318"><net_src comp="72" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="72" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="68" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="74" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="74" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="78" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="78" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="349" pin="1"/><net_sink comp="214" pin=4"/></net>

<net id="357"><net_src comp="254" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="30" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="32" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="254" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="34" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="36" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="373"><net_src comp="359" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="38" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="353" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="243" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="40" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="243" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="42" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="265" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="44" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="28" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="265" pin="4"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="254" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="30" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="393" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="353" pin="2"/><net_sink comp="419" pin=2"/></net>

<net id="433"><net_src comp="32" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="407" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="34" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="36" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="441"><net_src comp="427" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="38" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="449"><net_src comp="48" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="407" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="14" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="452"><net_src comp="36" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="457"><net_src comp="443" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="50" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="48" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="254" pin="4"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="14" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="36" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="473"><net_src comp="459" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="50" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="393" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="453" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="469" pin="2"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="437" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="413" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="393" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="375" pin="2"/><net_sink comp="489" pin=2"/></net>

<net id="502"><net_src comp="393" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="407" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="254" pin="4"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="399" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="512"><net_src comp="505" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="518"><net_src comp="54" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="399" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="56" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="525"><net_src comp="513" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="58" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="419" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="521" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="539"><net_src comp="60" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="399" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="34" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="56" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="547"><net_src comp="533" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="26" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="521" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="489" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="567"><net_src comp="62" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="399" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="14" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="56" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="575"><net_src comp="561" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="64" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="475" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="571" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="399" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="66" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="589" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="599"><net_src comp="596" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="613"><net_src comp="606" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="603" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="623"><net_src comp="600" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="593" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="637"><net_src comp="629" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="638"><net_src comp="68" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="643"><net_src comp="632" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="648"><net_src comp="146" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="657"><net_src comp="201" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="658"><net_src comp="68" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="664"><net_src comp="175" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="665"><net_src comp="68" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="670"><net_src comp="652" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="659" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="676" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="699"><net_src comp="692" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="704"><net_src comp="686" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="680" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="718"><net_src comp="710" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="719"><net_src comp="68" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="68" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="731"><net_src comp="68" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="736"><net_src comp="713" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="741"><net_src comp="720" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="726" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="754"><net_src comp="747" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="76" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="768"><net_src comp="761" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="76" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="773"><net_src comp="764" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="778"><net_src comp="94" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="784"><net_src comp="98" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="790"><net_src comp="102" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="796"><net_src comp="106" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="802"><net_src comp="110" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="808"><net_src comp="114" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="814"><net_src comp="118" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="820"><net_src comp="122" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="827"><net_src comp="126" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="833"><net_src comp="130" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="839"><net_src comp="134" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="845"><net_src comp="138" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="851"><net_src comp="142" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="854"><net_src comp="848" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="855"><net_src comp="848" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="860"><net_src comp="381" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="387" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="869"><net_src comp="497" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="874"><net_src comp="168" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="880"><net_src comp="181" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="886"><net_src comp="194" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="892"><net_src comp="207" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="898"><net_src comp="513" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="903"><net_src comp="527" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="906"><net_src comp="900" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="907"><net_src comp="900" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="908"><net_src comp="900" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="912"><net_src comp="555" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="577" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="583" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="925"><net_src comp="589" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="930"><net_src comp="596" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="935"><net_src comp="600" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="940"><net_src comp="603" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="945"><net_src comp="188" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="950"><net_src comp="214" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="955"><net_src comp="649" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="960"><net_src comp="652" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="965"><net_src comp="676" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="970"><net_src comp="683" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="975"><net_src comp="689" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="980"><net_src comp="272" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="985"><net_src comp="277" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="990"><net_src comp="314" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="995"><net_src comp="319" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1000"><net_src comp="282" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1005"><net_src comp="286" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1010"><net_src comp="324" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="1016"><net_src comp="290" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1021"><net_src comp="294" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1026"><net_src comp="329" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="1031"><net_src comp="334" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1036"><net_src comp="298" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1041"><net_src comp="302" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1046"><net_src comp="756" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1051"><net_src comp="770" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1056"><net_src comp="306" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1061"><net_src comp="310" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1066"><net_src comp="339" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="1071"><net_src comp="344" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="160" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: frame3_a | {}
	Port: buf_1 | {3 }
	Port: buf_2 | {3 }
	Port: buf_3 | {3 }
	Port: buf_4 | {4 }
	Port: gradient_x | {32 }
	Port: gradient_y | {32 }
 - Input state : 
	Port: gradient_xy_calc : frame3_a | {3 }
	Port: gradient_xy_calc : buf_1 | {2 3 }
	Port: gradient_xy_calc : buf_2 | {2 3 }
	Port: gradient_xy_calc : buf_3 | {2 3 }
	Port: gradient_xy_calc : buf_4 | {2 3 }
	Port: gradient_xy_calc : gradient_x | {}
	Port: gradient_xy_calc : gradient_y | {}
  - Chain level:
	State 1
	State 2
		tmp : 1
		tmp_76 : 1
		icmp : 2
		tmp1 : 3
		exitcond_flatten : 1
		indvar_flatten_next : 1
		exitcond : 1
		c_mid2 : 2
		r_s : 1
		tmp_mid1 : 2
		tmp_mid2 : 3
		tmp_77 : 2
		icmp2 : 3
		tmp_78 : 2
		icmp3 : 3
		tmp_79 : 1
		icmp4 : 2
		tmp_23_mid2 : 4
		tmp1_mid1 : 4
		tmp1_mid2 : 4
		r_mid2 : 2
		tmp_26 : 3
		buf_1_addr : 4
		buf_1_load : 5
		buf_2_addr : 4
		buf_2_load : 5
		buf_3_addr : 4
		buf_3_load : 5
		buf_4_addr : 4
		buf_4_load : 5
		tmp_80 : 3
		rev : 4
		or_cond : 4
		StgValue_87 : 4
		StgValue_88 : 4
		tmp_81 : 3
		icmp5 : 4
		tmp2 : 5
		or_cond2 : 5
		StgValue_94 : 5
		tmp_82 : 3
		icmp6 : 4
		or_cond3 : 5
		StgValue_98 : 5
		c_2 : 3
	State 3
		StgValue_107 : 1
		StgValue_108 : 1
		StgValue_109 : 1
		StgValue_110 : 1
		p_smallbuf_load : 1
		StgValue_118 : 2
		StgValue_123 : 1
		StgValue_124 : 1
		StgValue_125 : 1
		StgValue_126 : 1
		StgValue_127 : 1
		StgValue_128 : 1
		buf_3_load_s : 1
		buf_1_load_s : 1
		StgValue_132 : 2
		StgValue_133 : 2
		x_grad_1 : 1
		y_grad_1 : 1
	State 4
		StgValue_142 : 1
		StgValue_143 : 1
		StgValue_144 : 1
		StgValue_147 : 1
		StgValue_150 : 1
		smallbuf_load_2_s : 1
		StgValue_156 : 2
		StgValue_157 : 1
		StgValue_158 : 1
		tmp_101_1 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp_100_4_neg : 1
		tmp_100_4 : 1
		x_grad_1_4 : 2
		tmp_101_4_neg : 1
		tmp_101_4 : 1
		y_grad_1_4 : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		empty : 1
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_272         |    2    |   227   |   214   |
|          |         grp_fu_277         |    2    |   227   |   214   |
|          |         grp_fu_282         |    2    |   227   |   214   |
|          |         grp_fu_286         |    2    |   227   |   214   |
|   fadd   |         grp_fu_290         |    2    |   227   |   214   |
|          |         grp_fu_294         |    2    |   227   |   214   |
|          |         grp_fu_298         |    2    |   227   |   214   |
|          |         grp_fu_302         |    2    |   227   |   214   |
|          |         grp_fu_306         |    2    |   227   |   214   |
|          |         grp_fu_310         |    2    |   227   |   214   |
|----------|----------------------------|---------|---------|---------|
|   fdiv   |         grp_fu_339         |    0    |   411   |   802   |
|          |         grp_fu_344         |    0    |   411   |   802   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_314         |    3    |   128   |   135   |
|          |         grp_fu_319         |    3    |   128   |   135   |
|   fmul   |         grp_fu_324         |    3    |   128   |   135   |
|          |         grp_fu_329         |    3    |   128   |   135   |
|          |         grp_fu_334         |    3    |   128   |   135   |
|----------|----------------------------|---------|---------|---------|
|          |        c_mid2_fu_399       |    0    |    0    |    11   |
|          |       tmp_mid2_fu_419      |    0    |    0    |    2    |
|          |     tmp_23_mid2_fu_475     |    0    |    0    |    2    |
|          |      tmp1_mid2_fu_489      |    0    |    0    |    2    |
|          |        r_mid2_fu_497       |    0    |    0    |    9    |
|  select  |   p_smallbuf_load_fu_632   |    0    |    0    |    32   |
|          |     buf_3_load_s_fu_652    |    0    |    0    |    32   |
|          |     buf_1_load_s_fu_659    |    0    |    0    |    32   |
|          |  smallbuf_load_2_s_fu_713  |    0    |    0    |    32   |
|          |     buf_4_load_s_fu_720    |    0    |    0    |    32   |
|          |     buf_2_load_s_fu_726    |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_353         |    0    |    0    |    13   |
|          |         icmp_fu_369        |    0    |    0    |    11   |
|          |   exitcond_flatten_fu_381  |    0    |    0    |    20   |
|          |       exitcond_fu_393      |    0    |    0    |    13   |
|   icmp   |       tmp_mid1_fu_413      |    0    |    0    |    13   |
|          |        icmp2_fu_437        |    0    |    0    |    11   |
|          |        icmp3_fu_453        |    0    |    0    |    11   |
|          |        icmp4_fu_469        |    0    |    0    |    11   |
|          |        icmp5_fu_543        |    0    |    0    |    13   |
|          |        icmp6_fu_571        |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          |         rev_fu_521         |    0    |    0    |    2    |
|    xor   |    tmp_100_4_neg_fu_750    |    0    |    0    |    32   |
|          |    tmp_101_4_neg_fu_764    |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_387 |    0    |    0    |    26   |
|    add   |         r_s_fu_407         |    0    |    0    |    16   |
|          |         c_2_fu_583         |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|          |         tmp1_fu_375        |    0    |    0    |    2    |
|          |      tmp1_mid1_fu_483      |    0    |    0    |    2    |
|    and   |       or_cond_fu_527       |    0    |    0    |    2    |
|          |         tmp2_fu_549        |    0    |    0    |    2    |
|          |       or_cond2_fu_555      |    0    |    0    |    2    |
|          |       or_cond3_fu_577      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   read   |  frame3_a_read_read_fu_146 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |      grp_write_fu_152      |    0    |    0    |    0    |
|          |      grp_write_fu_160      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_76_fu_359       |    0    |    0    |    0    |
|          |        tmp_77_fu_427       |    0    |    0    |    0    |
|partselect|        tmp_78_fu_443       |    0    |    0    |    0    |
|          |        tmp_79_fu_459       |    0    |    0    |    0    |
|          |        tmp_81_fu_533       |    0    |    0    |    0    |
|          |        tmp_82_fu_561       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |        tmp_26_fu_505       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|        tmp_80_fu_513       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    35   |   3732  |   4904  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      buf_1_addr_reg_871     |   10   |
|      buf_2_addr_reg_877     |   10   |
|      buf_2_load_reg_942     |   32   |
|      buf_3_addr_reg_883     |   10   |
|     buf_3_load_s_reg_957    |   32   |
|      buf_4_addr_reg_889     |   10   |
|      buf_4_load_reg_947     |   32   |
|         c_2_reg_917         |   11   |
|          c_reg_261          |   11   |
|   exitcond_flatten_reg_857  |    1   |
| indvar_flatten_next_reg_861 |   19   |
|    indvar_flatten_reg_239   |   19   |
|       or_cond2_reg_909      |    1   |
|       or_cond3_reg_913      |    1   |
|       or_cond_reg_900       |    1   |
|        r_mid2_reg_866       |    9   |
|          r_reg_250          |    9   |
|    smallbuf_load1_reg_848   |   32   |
|      tmp_100_1_reg_987      |   32   |
|      tmp_100_2_reg_1007     |   32   |
|      tmp_100_3_reg_1023     |   32   |
|      tmp_100_4_reg_1043     |   32   |
|      tmp_101_1_reg_992      |   32   |
|      tmp_101_3_reg_1028     |   32   |
|      tmp_101_4_reg_1048     |   32   |
|       tmp_29_reg_1063       |   32   |
|       tmp_32_reg_1068       |   32   |
|        tmp_80_reg_895       |    1   |
|  window_val_load_10_reg_972 |   32   |
|  window_val_load_12_reg_952 |   32   |
|window_val_load_1_0_2_reg_775|   32   |
|window_val_load_1_0_3_reg_781|   32   |
|window_val_load_1_1_2_reg_787|   32   |
|window_val_load_1_1_3_reg_793|   32   |
|window_val_load_1_2_1_reg_805|   32   |
|window_val_load_1_2_2_reg_811|   32   |
|window_val_load_1_2_3_reg_817|   32   |
| window_val_load_1_2_reg_799 |   32   |
|window_val_load_1_3_2_reg_824|   32   |
|window_val_load_1_3_3_reg_830|   32   |
|window_val_load_1_4_2_reg_836|   32   |
|window_val_load_1_4_3_reg_842|   32   |
|  window_val_load_2_reg_962  |   32   |
|  window_val_load_4_reg_927  |   32   |
|  window_val_load_5_reg_932  |   32   |
|  window_val_load_6_reg_937  |   32   |
|  window_val_load_8_reg_967  |   32   |
|   window_val_load_reg_922   |   32   |
|      x_grad_1_1_reg_997     |   32   |
|     x_grad_1_2_reg_1013     |   32   |
|     x_grad_1_3_reg_1033     |   32   |
|     x_grad_1_4_reg_1053     |   32   |
|       x_grad_1_reg_977      |   32   |
|     y_grad_1_1_reg_1002     |   32   |
|     y_grad_1_2_reg_1018     |   32   |
|     y_grad_1_3_reg_1038     |   32   |
|     y_grad_1_4_reg_1058     |   32   |
|       y_grad_1_reg_982      |   32   |
+-----------------------------+--------+
|            Total            |  1499  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_152 |  p2  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_160 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_175 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_188 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_201 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_214 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_272    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_277    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_306    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_310    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_319    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   528  ||  7.216  ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   35   |    -   |  3732  |  4904  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   99   |
|  Register |    -   |    -   |  1499  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   35   |    7   |  5231  |  5003  |
+-----------+--------+--------+--------+--------+
