{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1469455119344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1469455119349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 25 06:58:39 2016 " "Processing started: Mon Jul 25 06:58:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1469455119349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455119349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MB -c MB " "Command: quartus_map --read_settings_files=on --write_settings_files=off MB -c MB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455119350 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1469455120127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functional_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file functional_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 functional_unit " "Found entity 1: functional_unit" {  } { { "functional_unit.v" "" { Text "C:/quartus_project/merge/functional_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/quartus_project/merge/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc.v 1 1 " "Found 1 design units, including 1 entities, in source file bc.v" { { "Info" "ISGN_ENTITY_NAME" "1 BC " "Found entity 1: BC" {  } { { "BC.v" "" { Text "C:/quartus_project/merge/BC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deccoder_2_8.v 1 1 " "Found 1 design units, including 1 entities, in source file deccoder_2_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_8 " "Found entity 1: decoder_2_8" {  } { { "deccoder_2_8.v" "" { Text "C:/quartus_project/merge/deccoder_2_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex_2_8.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex_2_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex_2_16 " "Found entity 1: multiplex_2_16" {  } { { "multiplex_2_8.v" "" { Text "C:/quartus_project/merge/multiplex_2_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MB " "Found entity 1: MB" {  } { { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.v" "" { Text "C:/quartus_project/merge/clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk/clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk/clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_0002 " "Found entity 1: clk_0002" {  } { { "clk/clk_0002.v" "" { Text "C:/quartus_project/merge/clk/clk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/quartus_project/merge/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex2_16.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex2_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex2_16 " "Found entity 1: multiplex2_16" {  } { { "multiplex2_16.v" "" { Text "C:/quartus_project/merge/multiplex2_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex_1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex_1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex_1_4 " "Found entity 1: multiplex_1_4" {  } { { "multiplex_1_4.v" "" { Text "C:/quartus_project/merge/multiplex_1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "from_16_to_8_and_8.v 1 1 " "Found 1 design units, including 1 entities, in source file from_16_to_8_and_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 from_16_to_8_and_8 " "Found entity 1: from_16_to_8_and_8" {  } { { "from_16_to_8_and_8.v" "" { Text "C:/quartus_project/merge/from_16_to_8_and_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/quartus_project/merge/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex_2_16_new.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex_2_16_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex_2_16_new " "Found entity 1: multiplex_2_16_new" {  } { { "multiplex_2_16_new.v" "" { Text "C:/quartus_project/merge/multiplex_2_16_new.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MB " "Elaborating entity \"MB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1469455145428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:inst " "Elaborating entity \"datapath\" for hierarchy \"datapath:inst\"" {  } { { "MB.bdf" "inst" { Schematic "C:/quartus_project/merge/MB.bdf" { { 24 328 536 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145458 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_file.v 1 1 " "Using design file reg_file.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/quartus_project/merge/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145478 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1469455145478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file datapath:inst\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"datapath:inst\|reg_file:rf\"" {  } { { "datapath.v" "rf" { Text "C:/quartus_project/merge/datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145479 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_16.v 1 1 " "Using design file decoder_16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_16 " "Found entity 1: decoder_16" {  } { { "decoder_16.v" "" { Text "C:/quartus_project/merge/decoder_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145499 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1469455145499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_16 datapath:inst\|reg_file:rf\|decoder_16:d1 " "Elaborating entity \"decoder_16\" for hierarchy \"datapath:inst\|reg_file:rf\|decoder_16:d1\"" {  } { { "reg_file.v" "d1" { Text "C:/quartus_project/merge/reg_file.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145500 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register16.v 1 1 " "Using design file register16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "register16.v" "" { Text "C:/quartus_project/merge/register16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145519 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1469455145519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16 datapath:inst\|reg_file:rf\|register16:reg0 " "Elaborating entity \"register16\" for hierarchy \"datapath:inst\|reg_file:rf\|register16:reg0\"" {  } { { "reg_file.v" "reg0" { Text "C:/quartus_project/merge/reg_file.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145520 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplex16_16.v 1 1 " "Using design file multiplex16_16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex16_16 " "Found entity 1: multiplex16_16" {  } { { "multiplex16_16.v" "" { Text "C:/quartus_project/merge/multiplex16_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145547 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1469455145547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex16_16 datapath:inst\|reg_file:rf\|multiplex16_16:a1 " "Elaborating entity \"multiplex16_16\" for hierarchy \"datapath:inst\|reg_file:rf\|multiplex16_16:a1\"" {  } { { "reg_file.v" "a1" { Text "C:/quartus_project/merge/reg_file.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex2_16 datapath:inst\|multiplex2_16:m1 " "Elaborating entity \"multiplex2_16\" for hierarchy \"datapath:inst\|multiplex2_16:m1\"" {  } { { "datapath.v" "m1" { Text "C:/quartus_project/merge/datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "functional_unit datapath:inst\|functional_unit:al_shift " "Elaborating entity \"functional_unit\" for hierarchy \"datapath:inst\|functional_unit:al_shift\"" {  } { { "datapath.v" "al_shift" { Text "C:/quartus_project/merge/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145555 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/quartus_project/merge/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1469455145574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:inst\|functional_unit:al_shift\|ALU:al " "Elaborating entity \"ALU\" for hierarchy \"datapath:inst\|functional_unit:al_shift\|ALU:al\"" {  } { { "functional_unit.v" "al" { Text "C:/quartus_project/merge/functional_unit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145575 ""}
{ "Warning" "WSGN_SEARCH_FILE" "au_16.v 1 1 " "Using design file au_16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AU_16 " "Found entity 1: AU_16" {  } { { "au_16.v" "" { Text "C:/quartus_project/merge/au_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145595 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1469455145595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AU_16 datapath:inst\|functional_unit:al_shift\|ALU:al\|AU_16:au " "Elaborating entity \"AU_16\" for hierarchy \"datapath:inst\|functional_unit:al_shift\|ALU:al\|AU_16:au\"" {  } { { "alu.v" "au" { Text "C:/quartus_project/merge/alu.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 au_16.v(7) " "Verilog HDL assignment warning at au_16.v(7): truncated value with size 32 to match size of target (16)" {  } { { "au_16.v" "" { Text "C:/quartus_project/merge/au_16.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469455145599 "|MB|datapath:inst|functional_unit:al_shift|ALU:al|AU_16:au"}
{ "Warning" "WSGN_SEARCH_FILE" "na.v 1 1 " "Using design file na.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NA " "Found entity 1: NA" {  } { { "na.v" "" { Text "C:/quartus_project/merge/na.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145611 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1469455145611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NA datapath:inst\|functional_unit:al_shift\|ALU:al\|AU_16:au\|NA:n1 " "Elaborating entity \"NA\" for hierarchy \"datapath:inst\|functional_unit:al_shift\|ALU:al\|AU_16:au\|NA:n1\"" {  } { { "au_16.v" "n1" { Text "C:/quartus_project/merge/au_16.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145611 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.v 1 1 " "Using design file fa.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.v" "" { Text "C:/quartus_project/merge/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145624 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1469455145624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA datapath:inst\|functional_unit:al_shift\|ALU:al\|AU_16:au\|FA:f1 " "Elaborating entity \"FA\" for hierarchy \"datapath:inst\|functional_unit:al_shift\|ALU:al\|AU_16:au\|FA:f1\"" {  } { { "au_16.v" "f1" { Text "C:/quartus_project/merge/au_16.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145625 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lu16.v 1 1 " "Using design file lu16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LU16 " "Found entity 1: LU16" {  } { { "lu16.v" "" { Text "C:/quartus_project/merge/lu16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145653 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1469455145653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LU16 datapath:inst\|functional_unit:al_shift\|ALU:al\|LU16:lu " "Elaborating entity \"LU16\" for hierarchy \"datapath:inst\|functional_unit:al_shift\|ALU:al\|LU16:lu\"" {  } { { "alu.v" "lu" { Text "C:/quartus_project/merge/alu.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145654 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplex4_16.v 1 1 " "Using design file multiplex4_16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex4_16 " "Found entity 1: multiplex4_16" {  } { { "multiplex4_16.v" "" { Text "C:/quartus_project/merge/multiplex4_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145671 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1469455145671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex4_16 datapath:inst\|functional_unit:al_shift\|ALU:al\|LU16:lu\|multiplex4_16:m4 " "Elaborating entity \"multiplex4_16\" for hierarchy \"datapath:inst\|functional_unit:al_shift\|ALU:al\|LU16:lu\|multiplex4_16:m4\"" {  } { { "lu16.v" "m4" { Text "C:/quartus_project/merge/lu16.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145671 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ro_sh_good.v 1 1 " "Using design file ro_sh_good.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RO_SH_GOOD " "Found entity 1: RO_SH_GOOD" {  } { { "ro_sh_good.v" "" { Text "C:/quartus_project/merge/ro_sh_good.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145685 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1469455145685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RO_SH_GOOD datapath:inst\|functional_unit:al_shift\|RO_SH_GOOD:shift " "Elaborating entity \"RO_SH_GOOD\" for hierarchy \"datapath:inst\|functional_unit:al_shift\|RO_SH_GOOD:shift\"" {  } { { "functional_unit.v" "shift" { Text "C:/quartus_project/merge/functional_unit.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145686 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplex2_14.v 1 1 " "Using design file multiplex2_14.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex2_14 " "Found entity 1: multiplex2_14" {  } { { "multiplex2_14.v" "" { Text "C:/quartus_project/merge/multiplex2_14.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455145698 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1469455145698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex2_14 datapath:inst\|functional_unit:al_shift\|RO_SH_GOOD:shift\|multiplex2_14:m22 " "Elaborating entity \"multiplex2_14\" for hierarchy \"datapath:inst\|functional_unit:al_shift\|RO_SH_GOOD:shift\|multiplex2_14:m22\"" {  } { { "ro_sh_good.v" "m22" { Text "C:/quartus_project/merge/ro_sh_good.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex_1_4 datapath:inst\|functional_unit:al_shift\|RO_SH_GOOD:shift\|multiplex_1_4:m141 " "Elaborating entity \"multiplex_1_4\" for hierarchy \"datapath:inst\|functional_unit:al_shift\|RO_SH_GOOD:shift\|multiplex_1_4:m141\"" {  } { { "ro_sh_good.v" "m141" { Text "C:/quartus_project/merge/ro_sh_good.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk clk:inst11 " "Elaborating entity \"clk\" for hierarchy \"clk:inst11\"" {  } { { "MB.bdf" "inst11" { Schematic "C:/quartus_project/merge/MB.bdf" { { -80 -448 -288 64 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_0002 clk:inst11\|clk_0002:clk_inst " "Elaborating entity \"clk_0002\" for hierarchy \"clk:inst11\|clk_0002:clk_inst\"" {  } { { "clk.v" "clk_inst" { Text "C:/quartus_project/merge/clk.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clk:inst11\|clk_0002:clk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clk:inst11\|clk_0002:clk_inst\|altera_pll:altera_pll_i\"" {  } { { "clk/clk_0002.v" "altera_pll_i" { Text "C:/quartus_project/merge/clk/clk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1469455145769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk:inst11\|clk_0002:clk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clk:inst11\|clk_0002:clk_inst\|altera_pll:altera_pll_i\"" {  } { { "clk/clk_0002.v" "" { Text "C:/quartus_project/merge/clk/clk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk:inst11\|clk_0002:clk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clk:inst11\|clk_0002:clk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 5.000000 MHz " "Parameter \"output_clock_frequency0\" = \"5.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145771 ""}  } { { "clk/clk_0002.v" "" { Text "C:/quartus_project/merge/clk/clk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469455145771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:inst19 " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:inst19\"" {  } { { "MB.bdf" "inst19" { Schematic "C:/quartus_project/merge/MB.bdf" { { 40 -176 72 312 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145778 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "instruction_decoder.v(26) " "Verilog HDL Case Statement warning at instruction_decoder.v(26): incomplete case statement has no default case item" {  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1469455145780 "|MB|instruction_decoder:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "const_sel instruction_decoder.v(16) " "Verilog HDL Always Construct warning at instruction_decoder.v(16): inferring latch(es) for variable \"const_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469455145780 "|MB|instruction_decoder:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_sel instruction_decoder.v(16) " "Verilog HDL Always Construct warning at instruction_decoder.v(16): inferring latch(es) for variable \"op_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469455145780 "|MB|instruction_decoder:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load_en instruction_decoder.v(16) " "Verilog HDL Always Construct warning at instruction_decoder.v(16): inferring latch(es) for variable \"load_en\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469455145780 "|MB|instruction_decoder:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_sel instruction_decoder.v(16) " "Verilog HDL Always Construct warning at instruction_decoder.v(16): inferring latch(es) for variable \"data_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469455145780 "|MB|instruction_decoder:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sel instruction_decoder.v(16) " "Inferred latch for \"data_sel\" at instruction_decoder.v(16)" {  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145781 "|MB|instruction_decoder:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_en instruction_decoder.v(16) " "Inferred latch for \"load_en\" at instruction_decoder.v(16)" {  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145781 "|MB|instruction_decoder:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_sel\[0\] instruction_decoder.v(16) " "Inferred latch for \"op_sel\[0\]\" at instruction_decoder.v(16)" {  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145781 "|MB|instruction_decoder:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_sel\[1\] instruction_decoder.v(16) " "Inferred latch for \"op_sel\[1\]\" at instruction_decoder.v(16)" {  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145781 "|MB|instruction_decoder:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_sel\[2\] instruction_decoder.v(16) " "Inferred latch for \"op_sel\[2\]\" at instruction_decoder.v(16)" {  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145781 "|MB|instruction_decoder:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_sel\[3\] instruction_decoder.v(16) " "Inferred latch for \"op_sel\[3\]\" at instruction_decoder.v(16)" {  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145781 "|MB|instruction_decoder:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const_sel instruction_decoder.v(16) " "Inferred latch for \"const_sel\" at instruction_decoder.v(16)" {  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455145781 "|MB|instruction_decoder:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst12 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst12\"" {  } { { "MB.bdf" "inst12" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:inst12\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:inst12\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455145879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455145879 ""}  } { { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469455145879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6bf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bf1 " "Found entity 1: altsyncram_6bf1" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455146093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455146093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6bf1 ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated " "Elaborating entity \"altsyncram_6bf1\" for hierarchy \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455146093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/quartus_project/merge/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455146194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455146194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_6bf1.tdf" "rden_decode" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455146194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/quartus_project/merge/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455146294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455146294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_6bf1.tdf" "mux2" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455146294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst18 " "Elaborating entity \"PC\" for hierarchy \"PC:inst18\"" {  } { { "MB.bdf" "inst18" { Schematic "C:/quartus_project/merge/MB.bdf" { { 792 800 1000 904 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455146294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BC BC:inst8 " "Elaborating entity \"BC\" for hierarchy \"BC:inst8\"" {  } { { "MB.bdf" "inst8" { Schematic "C:/quartus_project/merge/MB.bdf" { { 352 -168 88 464 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455146294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex_2_16_new multiplex_2_16_new:inst1 " "Elaborating entity \"multiplex_2_16_new\" for hierarchy \"multiplex_2_16_new:inst1\"" {  } { { "MB.bdf" "inst1" { Schematic "C:/quartus_project/merge/MB.bdf" { { 360 168 376 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455146294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst13 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst13\"" {  } { { "MB.bdf" "inst13" { Schematic "C:/quartus_project/merge/MB.bdf" { { 320 1032 1288 504 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455146309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst13\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/quartus_project/merge/RAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455146325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst13\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/quartus_project/merge/RAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455146325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst13\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.mif " "Parameter \"init_file\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 36000 " "Parameter \"numwords_a\" = \"36000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 36000 " "Parameter \"numwords_b\" = \"36000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469455146341 ""}  } { { "RAM.v" "" { Text "C:/quartus_project/merge/RAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469455146341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8o2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8o2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8o2 " "Found entity 1: altsyncram_u8o2" {  } { { "db/altsyncram_u8o2.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_u8o2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455146463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455146463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u8o2 RAM:inst13\|altsyncram:altsyncram_component\|altsyncram_u8o2:auto_generated " "Elaborating entity \"altsyncram_u8o2\" for hierarchy \"RAM:inst13\|altsyncram:altsyncram_component\|altsyncram_u8o2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455146463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ala.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ala.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ala " "Found entity 1: decode_ala" {  } { { "db/decode_ala.tdf" "" { Text "C:/quartus_project/merge/db/decode_ala.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455146563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455146563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ala RAM:inst13\|altsyncram:altsyncram_component\|altsyncram_u8o2:auto_generated\|decode_ala:decode2 " "Elaborating entity \"decode_ala\" for hierarchy \"RAM:inst13\|altsyncram:altsyncram_component\|altsyncram_u8o2:auto_generated\|decode_ala:decode2\"" {  } { { "db/altsyncram_u8o2.tdf" "decode2" { Text "C:/quartus_project/merge/db/altsyncram_u8o2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455146563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_31a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_31a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_31a " "Found entity 1: decode_31a" {  } { { "db/decode_31a.tdf" "" { Text "C:/quartus_project/merge/db/decode_31a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455146648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455146648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_31a RAM:inst13\|altsyncram:altsyncram_component\|altsyncram_u8o2:auto_generated\|decode_31a:rden_decode_a " "Elaborating entity \"decode_31a\" for hierarchy \"RAM:inst13\|altsyncram:altsyncram_component\|altsyncram_u8o2:auto_generated\|decode_31a:rden_decode_a\"" {  } { { "db/altsyncram_u8o2.tdf" "rden_decode_a" { Text "C:/quartus_project/merge/db/altsyncram_u8o2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455146648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/quartus_project/merge/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469455146764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455146764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb RAM:inst13\|altsyncram:altsyncram_component\|altsyncram_u8o2:auto_generated\|mux_9hb:mux4 " "Elaborating entity \"mux_9hb\" for hierarchy \"RAM:inst13\|altsyncram:altsyncram_component\|altsyncram_u8o2:auto_generated\|mux_9hb:mux4\"" {  } { { "db/altsyncram_u8o2.tdf" "mux4" { Text "C:/quartus_project/merge/db/altsyncram_u8o2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455146764 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a0 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a1 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a2 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a32 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a33 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a34 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a64 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 1451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a65 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a66 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 1495 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a96 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 2155 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a97 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 2177 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a98 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 2199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a128 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 2859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a129 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 2881 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a130 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 2903 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a160 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 3563 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a161 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 3585 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a162 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 3607 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a192 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 4267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a193 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 4289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a194 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 4311 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a224 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 4971 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a225 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 4993 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a226 " "Synthesized away node \"ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 5015 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.v" "" { Text "C:/quartus_project/merge/ROM.v" 82 0 0 } } { "MB.bdf" "" { Schematic "C:/quartus_project/merge/MB.bdf" { { 624 -72 144 752 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469455147365 "|MB|ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ram_block1a226"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1469455147365 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1469455147365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:inst19\|const_sel " "Latch instruction_decoder:inst19\|const_sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469455149535 ""}  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469455149535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:inst19\|op_sel\[0\] " "Latch instruction_decoder:inst19\|op_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469455149535 ""}  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469455149535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:inst19\|op_sel\[1\] " "Latch instruction_decoder:inst19\|op_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469455149535 ""}  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469455149535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:inst19\|op_sel\[2\] " "Latch instruction_decoder:inst19\|op_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469455149535 ""}  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469455149535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:inst19\|op_sel\[3\] " "Latch instruction_decoder:inst19\|op_sel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469455149535 ""}  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469455149535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:inst19\|data_sel " "Latch instruction_decoder:inst19\|data_sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469455149535 ""}  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469455149535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:inst19\|load_en " "Latch instruction_decoder:inst19\|load_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_project/merge/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469455149535 ""}  } { { "instruction_decoder.v" "" { Text "C:/quartus_project/merge/instruction_decoder.v" 2 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469455149535 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1469455150985 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1469455153786 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469455153786 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clk:inst11\|clk_0002:clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance clk:inst11\|clk_0002:clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1469455153918 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1469455153918 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1100 " "Implemented 1100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1469455154176 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1469455154176 ""} { "Info" "ICUT_CUT_TM_LCELLS" "770 " "Implemented 770 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1469455154176 ""} { "Info" "ICUT_CUT_TM_RAMS" "312 " "Implemented 312 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1469455154176 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1469455154176 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1469455154176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "938 " "Peak virtual memory: 938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1469455154267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 25 06:59:14 2016 " "Processing ended: Mon Jul 25 06:59:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1469455154267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1469455154267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1469455154267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1469455154267 ""}
