#!/bin/sh
# This file was generated by:
#
#	capgen version 3.1.7 Red Hat Linux release 7.2 (Enigma) - (09/26/2008-14:18)	Sat Sep 27 18:43:44 2014
#
#------------------------------------------
# BEGIN: Initializations
#
# net file
#
NETFILE="net_1"
#
#
# resistive interconnect variables.  Some of this information is from
# the process file:
#       RINTERPROCESS - process layers for which R will be extracted
#       RINTERHEIGHT - height of RINTERPROCESS layers
#       RINTERFILL - grow/shrink amount for RINTERPROCESS layers
#       RINTERBIAS - bias of RINTERPROCESS layers
#       RINTERRES     - sheet resistance of process layers
#       RINTERRANGE  - separation range for 2d capacitance extraction
#       RINTERSEP     - maximum separation for 2d capacitance extraction
#       RTHRESHSEP    - 'infinity' threshhold.  Conductors separated
#                       by this distance are treated as if isolated
# and some from extraction:
#       RINTERCONNECT - extraction layers which correspond to RINTERPROCESS 
#                       layers
# and some from the user
#       RNAMEPREFIX   - resistor name prefixes (these will appear in the dspf)
#       RPROCESSTC    -process layer temperature coefficient TC1,TC2 
#
# The resistive interconnect variables correspond by position, so they must
# all have the same number of elements.  They must also be in top-down process
# order.
#
RINTERPROCESS="m3 m2 m1 poly2 poly"
RINTERHEIGHT="0.77 0.57 0.64 0.35 0.35"
RINTERFILL="1.099 1.049 0.899 1.799 0.899"
RINTERBIAS="0 0 0 0 0"
RINTERRES="0.040 0.085 0.085 30.0 30.0"
RINTERRANGE="5.6 5.6 4.8 6.4 4.8"
RINTERSEP="5.6 5.6 4.8 6.4 4.8"
RTHRESHSEP="5.601 5.601 4.801 6.401 4.801"
RINTERCONNECT="m3NoRes m2NoRes m1NoRes poly2NoRes poly1NoRes"
RMODELNAME="m3 m2 m1 poly2 poly"
RNAMEPREFIX="a b c d e"
RPROCESSTC="- - - - -"
#
# RTEXT - contains the text layers which appeared in the extraction
#         and apply to the RINTERCONNECT layers. Each entry must have the form:
#
#               text-layer-name,inter-connect-layer-name
#
#         interconnect-layer-names must appear in the list specified for 
#         RINTERCONNECT
# RTEXTI- contains text layers and corresponding indices into the RINTERCONNECT
#         list. Indices are determined from right to left.  The rightmost
#         RINTERCONNECT layer has an index of 1.
# NRTEXT - text layers attaching to non-resitive layers.
#
RTEXT="M1TEXTPIN,m1NoRes M2TEXTPIN,m2NoRes M3TEXTPIN,m3NoRes M1TEXT,m1NoRes M2TEXT,m2NoRes M3TEXT,m3NoRes"
RTEXTI="M1TEXTPIN,3 M2TEXTPIN,4 M3TEXTPIN,5 M1TEXT,3 M2TEXT,4 M3TEXT,5"
NRTEXT=
#
# MARKERLAYERS - non-extracted LVS layers.
MARKERLAYERS=
#
# RVIAS - contains the via layers and the interconnect layers to which they
#         apply. Each entry must have the form:
#
#               via-layer-name,interconnect-layer1,interconnect-layer2
#
#         interconnect layers must appear in TINTEREXT
# SRVIAS - list of via names
# RVIAR - contains via resistance.  A dash indicates no resistance.
#         this list must correspond to the RVIAS list
# DAVIAS - contains vias for which the array_vias feature should be disabled.
# ARRAYVIASPACING - contains via,value pairs for the array_vias feature.
# VIAUNITAREA - contains via,value pairs for the via_unit_area feature.
# VIATC - contains via,value1,value2  pairs for the TC1,TC2 feature.
#
BVIAS=
RVIAS="nTubTie,ntubiNotRes,nsd nTubTie,ntubiNotRes,ntubNotRes_S nTubTie,nsd,ntubNotRes_S pTubTie,ptubs_S,psd pfieldTie,pfield,psd paaCnt,m1NoRes,psd naaCnt,m1NoRes,nsd p1Cnt,m1NoRes,poly1NoRes VIA,m2NoRes,m1NoRes VI2,m3NoRes,m2NoRes p2Cnt,m1NoRes,poly2NoRes hyTerm_S_poly2NoRes_ovia,hyTerm_S,poly2NoRes nlTerm_S_poly1NoRes_ovia,nlTerm_S,poly1NoRes m1Term_S_m1NoRes_ovia,m1Term_S,m1NoRes m2Term_S_m2NoRes_ovia,m2Term_S,m2NoRes m3Term_S_m3NoRes_ovia,m3Term_S,m3NoRes probeM1_S_m1NoRes_ovia,probeM1_S,m1NoRes probeM2_S_m2NoRes_ovia,probeM2_S,m2NoRes probeM3_S_m3NoRes_ovia,probeM3_S,m3NoRes m1ThruTerm_S_m1NoRes_ovia,m1ThruTerm_S,m1NoRes m2ThruTerm_S_m2NoRes_ovia,m2ThruTerm_S,m2NoRes m3ThruTerm_S_m3NoRes_ovia,m3ThruTerm_S,m3NoRes v5M1_S_m1NoRes_ovia,v5M1_S,m1NoRes v5M2_S_m2NoRes_ovia,v5M2_S,m2NoRes v5M3_S_m3NoRes_ovia,v5M3_S,m3NoRes v12M1_S_m1NoRes_ovia,v12M1_S,m1NoRes v12M2_S_m2NoRes_ovia,v12M2_S,m2NoRes v12M3_S_m3NoRes_ovia,v12M3_S,m3NoRes v20M1_S_m1NoRes_ovia,v20M1_S,m1NoRes v20M2_S_m2NoRes_ovia,v20M2_S,m2NoRes v20M3_S_m3NoRes_ovia,v20M3_S,m3NoRes v40M1_S_m1NoRes_ovia,v40M1_S,m1NoRes v40M2_S_m2NoRes_ovia,v40M2_S,m2NoRes v40M3_S_m3NoRes_ovia,v40M3_S,m3NoRes extM1_S_m1NoRes_ovia,extM1_S,m1NoRes extM2_S_m2NoRes_ovia,extM2_S,m2NoRes extM3_S_m3NoRes_ovia,extM3_S,m3NoRes nyTerm_S_poly2NoRes_ovia,nyTerm_S,poly2NoRes ndTerm_S_nsd_ovia,ndTerm_S,nsd nwTermAll_S_nsd_ovia,nwTermAll_S,nsd pdTerm_S_psd_ovia,pdTerm_S,psd nd3Term_S_nsd_ovia,nd3Term_S,nsd pd3Term_S_psd_ovia,pd3Term_S,psd nl3NWTerm_S_poly1NoRes_ovia,nl3NWTerm_S,poly1NoRes nl3Term_S_poly1NoRes_ovia,nl3Term_S,poly1NoRes ny3Term_S_poly2NoRes_ovia,ny3Term_S,poly2NoRes ny3NWTerm_S_poly2NoRes_ovia,ny3NWTerm_S,poly2NoRes hy3Term_S_poly2NoRes_ovia,hy3Term_S,poly2NoRes hy3NWTerm_S_poly2NoRes_ovia,hy3NWTerm_S,poly2NoRes ppBotCap_S_poly1NoRes_ovia,ppBotCap_S,poly1NoRes ppTopCap_S_poly2NoRes_ovia,ppTopCap_S,poly2NoRes cnDiff_S_nsd_ovia,cnDiff_S,nsd cpDiff_S_psd_ovia,cpDiff_S,psd esqNwell_S_nsd_ovia,esqNwell_S,nsd esqMos_S_poly2NoRes_ovia,esqMos_S,poly2NoRes esqNsd_S_nsd_ovia,esqNsd_S,nsd shkAnode_S_psd_ovia,shkAnode_S,psd shkCath_S_nsd_ovia,shkCath_S,nsd pnpBase_S_nsd_ovia,pnpBase_S,nsd pnpEmitter_S_psd_ovia,pnpEmitter_S,psd pnpCollector_S_psd_ovia,pnpCollector_S,psd pzxtDrain_S_psd_ovia,pzxtDrain_S,psd pzxtSource_S_psd_ovia,pzxtSource_S,psd pvuDrain_S_psd_ovia,pvuDrain_S,psd pvuSource_S_psd_ovia,pvuSource_S,psd nzxDrain_S_nsd_ovia,nzxDrain_S,nsd nzxSource_S_nsd_ovia,nzxSource_S,nsd ntDrain_S_nsd_ovia,ntDrain_S,nsd ntSource_S_nsd_ovia,ntSource_S,nsd nvuDrain_S_nsd_ovia,nvuDrain_S,nsd nvuSource_S_nsd_ovia,nvuSource_S,nsd mp2llSD_S_psd_ovia,mp2llSD_S,psd mp2llGate_S_poly2NoRes_ovia,mp2llGate_S,poly2NoRes mp40vSource_S_psd_ovia,mp40vSource_S,psd mp40vDrain_S_psd_ovia,mp40vDrain_S,psd mp40vPoly1_S_poly1NoRes_ovia,mp40vPoly1_S,poly1NoRes mn40vGate_S_poly1NoRes_ovia,mn40vGate_S,poly1NoRes mn40vDrain_S_nsd_ovia,mn40vDrain_S,nsd mn40vSource_S_nsd_ovia,mn40vSource_S,nsd nmosSd_S_nsd_ovia,nmosSd_S,nsd pmosSd_S_psd_ovia,pmosSd_S,psd"
SRVIAS="nTubTie_ntubiNotRes_nsd nTubTie_ntubiNotRes_ntubNotRes_S nTubTie_nsd_ntubNotRes_S pTubTie pfieldTie paaCnt naaCnt p1Cnt VIA VI2 p2Cnt hyTerm_S_poly2NoRes_ovia nlTerm_S_poly1NoRes_ovia m1Term_S_m1NoRes_ovia m2Term_S_m2NoRes_ovia m3Term_S_m3NoRes_ovia probeM1_S_m1NoRes_ovia probeM2_S_m2NoRes_ovia probeM3_S_m3NoRes_ovia m1ThruTerm_S_m1NoRes_ovia m2ThruTerm_S_m2NoRes_ovia m3ThruTerm_S_m3NoRes_ovia v5M1_S_m1NoRes_ovia v5M2_S_m2NoRes_ovia v5M3_S_m3NoRes_ovia v12M1_S_m1NoRes_ovia v12M2_S_m2NoRes_ovia v12M3_S_m3NoRes_ovia v20M1_S_m1NoRes_ovia v20M2_S_m2NoRes_ovia v20M3_S_m3NoRes_ovia v40M1_S_m1NoRes_ovia v40M2_S_m2NoRes_ovia v40M3_S_m3NoRes_ovia extM1_S_m1NoRes_ovia extM2_S_m2NoRes_ovia extM3_S_m3NoRes_ovia nyTerm_S_poly2NoRes_ovia ndTerm_S_nsd_ovia nwTermAll_S_nsd_ovia pdTerm_S_psd_ovia nd3Term_S_nsd_ovia pd3Term_S_psd_ovia nl3NWTerm_S_poly1NoRes_ovia nl3Term_S_poly1NoRes_ovia ny3Term_S_poly2NoRes_ovia ny3NWTerm_S_poly2NoRes_ovia hy3Term_S_poly2NoRes_ovia hy3NWTerm_S_poly2NoRes_ovia ppBotCap_S_poly1NoRes_ovia ppTopCap_S_poly2NoRes_ovia cnDiff_S_nsd_ovia cpDiff_S_psd_ovia esqNwell_S_nsd_ovia esqMos_S_poly2NoRes_ovia esqNsd_S_nsd_ovia shkAnode_S_psd_ovia shkCath_S_nsd_ovia pnpBase_S_nsd_ovia pnpEmitter_S_psd_ovia pnpCollector_S_psd_ovia pzxtDrain_S_psd_ovia pzxtSource_S_psd_ovia pvuDrain_S_psd_ovia pvuSource_S_psd_ovia nzxDrain_S_nsd_ovia nzxSource_S_nsd_ovia ntDrain_S_nsd_ovia ntSource_S_nsd_ovia nvuDrain_S_nsd_ovia nvuSource_S_nsd_ovia mp2llSD_S_psd_ovia mp2llGate_S_poly2NoRes_ovia mp40vSource_S_psd_ovia mp40vDrain_S_psd_ovia mp40vPoly1_S_poly1NoRes_ovia mn40vGate_S_poly1NoRes_ovia mn40vDrain_S_nsd_ovia mn40vSource_S_nsd_ovia nmosSd_S_nsd_ovia pmosSd_S_psd_ovia"
RSOFTVIAS=
RVIAR="- - - - - 100 80 40 1 1 40 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -"
DAVIAS=
ARRAYVIASPACING=
VIAUNITAREA=
VIATC="- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -"
#
# REXVIASI - Vias which connect one or more resistive layers and corresponding
#            indices into the RINTERCONNECT list.  Indices are determined from
#            right to left.  The rightmost RINTERCONNECT layer's index is 1.
#
REXVIASI="VI2,4,5,t VIA,3,4,t esqMos_S_poly2NoRes_ovia,2 extM1_S_m1NoRes_ovia,3 extM2_S_m2NoRes_ovia,4 extM3_S_m3NoRes_ovia,5 hy3NWTerm_S_poly2NoRes_ovia,2 hy3Term_S_poly2NoRes_ovia,2 hyTerm_S_poly2NoRes_ovia,2 m1Term_S_m1NoRes_ovia,3 m1ThruTerm_S_m1NoRes_ovia,3 m2Term_S_m2NoRes_ovia,4 m2ThruTerm_S_m2NoRes_ovia,4 m3Term_S_m3NoRes_ovia,5 m3ThruTerm_S_m3NoRes_ovia,5 mn40vGate_S_poly1NoRes_ovia,1 mp2llGate_S_poly2NoRes_ovia,2 mp40vPoly1_S_poly1NoRes_ovia,1 naaCnt,3,t nl3NWTerm_S_poly1NoRes_ovia,1 nl3Term_S_poly1NoRes_ovia,1 nlTerm_S_poly1NoRes_ovia,1 ny3NWTerm_S_poly2NoRes_ovia,2 ny3Term_S_poly2NoRes_ovia,2 nyTerm_S_poly2NoRes_ovia,2 p1Cnt,1,3,t p2Cnt,2,3,t paaCnt,3,t ppBotCap_S_poly1NoRes_ovia,1 ppTopCap_S_poly2NoRes_ovia,2 probeM1_S_m1NoRes_ovia,3 probeM2_S_m2NoRes_ovia,4 probeM3_S_m3NoRes_ovia,5 v12M1_S_m1NoRes_ovia,3 v12M2_S_m2NoRes_ovia,4 v12M3_S_m3NoRes_ovia,5 v20M1_S_m1NoRes_ovia,3 v20M2_S_m2NoRes_ovia,4 v20M3_S_m3NoRes_ovia,5 v40M1_S_m1NoRes_ovia,3 v40M2_S_m2NoRes_ovia,4 v40M3_S_m3NoRes_ovia,5 v5M1_S_m1NoRes_ovia,3 v5M2_S_m2NoRes_ovia,4 v5M3_S_m3NoRes_ovia,5"
# NEBULAVIAS - Vias which take part in nebula cap extraction and the
#              corresponding indices into the TINTEREXT list.
NEBULAVIAS="paaCnt,2,5 naaCnt,2,5 p1Cnt,3,5 VIA,5,6 VI2,6,7 p2Cnt,4,5"
#
# ALLWIRES - list of connectable layers
#
ALLWIRES="cnDiff_S cpDiff_S esqMos_S esqNsd_S esqNwell_S extM1_S extM2_S extM3_S hy3NWTerm_S hy3Term_S hyTerm_S m1NoRes m1Term_S m1ThruTerm_S m2NoRes m2Term_S m2ThruTerm_S m3NoRes m3Term_S m3ThruTerm_S mn40vDrain_S mn40vGate_S mn40vSource_S mp2llGate_S mp2llSD_S mp40vDrain_S mp40vPoly1_S mp40vSource_S nd3Term_S ndTerm_S nl3NWTerm_S nl3Term_S nlTerm_S nmosSd_S nsd ntDrain_S ntSource_S ntubNotRes_S ntubiNotRes nvuDrain_S nvuSource_S nwTermAll_S ny3NWTerm_S ny3Term_S nyTerm_S nzxDrain_S nzxSource_S pd3Term_S pdTerm_S pfield pmosSd_S pnpBase_S pnpCollector_S pnpEmitter_S poly1NoRes poly2NoRes ppBotCap_S ppTopCap_S probeM1_S probeM2_S probeM3_S psd ptubs_S pvuDrain_S pvuSource_S pzxtDrain_S pzxtSource_S shkAnode_S shkCath_S v12M1_S v12M2_S v12M3_S v20M1_S v20M2_S v20M3_S v40M1_S v40M2_S v40M3_S v5M1_S v5M2_S v5M3_S"
#
# NRINTERCONNECT - connectable layers which are non-resistive
# NRINTERPROCESS - non-resistive connectable layers grouped according to common process mapping layers
#
NRINTERCONNECT="cnDiff_S cpDiff_S esqMos_S esqNsd_S esqNwell_S extM1_S extM2_S extM3_S hy3NWTerm_S hy3Term_S hyTerm_S m1Term_S m1ThruTerm_S m2Term_S m2ThruTerm_S m3Term_S m3ThruTerm_S mn40vDrain_S mn40vGate_S mn40vSource_S mp2llGate_S mp2llSD_S mp40vDrain_S mp40vPoly1_S mp40vSource_S nd3Term_S ndTerm_S nl3NWTerm_S nl3Term_S nlTerm_S nmosSd_S nsd ntDrain_S ntSource_S ntubNotRes_S ntubiNotRes nvuDrain_S nvuSource_S nwTermAll_S ny3NWTerm_S ny3Term_S nyTerm_S nzxDrain_S nzxSource_S pd3Term_S pdTerm_S pfield pmosSd_S pnpBase_S pnpCollector_S pnpEmitter_S ppBotCap_S ppTopCap_S probeM1_S probeM2_S probeM3_S psd ptubs_S pvuDrain_S pvuSource_S pzxtDrain_S pzxtSource_S shkAnode_S shkCath_S v12M1_S v12M2_S v12M3_S v20M1_S v20M2_S v20M3_S v40M1_S v40M2_S v40M3_S v5M1_S v5M2_S v5M3_S"
NRINTERPROCESS="cnDiff_S cpDiff_S esqMos_S esqNsd_S ptubs_S,ntubiNotRes,esqNwell_S extM1_S extM2_S extM3_S hy3NWTerm_S hy3Term_S hyTerm_S m1Term_S m1ThruTerm_S m2Term_S m2ThruTerm_S m3Term_S m3ThruTerm_S mn40vDrain_S mn40vGate_S mn40vSource_S mp2llGate_S mp2llSD_S mp40vDrain_S mp40vPoly1_S mp40vSource_S nd3Term_S ndTerm_S nl3NWTerm_S nl3Term_S nlTerm_S nmosSd_S nsd,psd,ntSource_S,ntDrain_S,nvuSource_S,nvuDrain_S,pvuSource_S,pvuDrain_S,nzxSource_S,nzxDrain_S,pzxtSource_S,pzxtDrain_S ntubNotRes_S nwTermAll_S ny3NWTerm_S ny3Term_S nyTerm_S pd3Term_S pdTerm_S pfield pmosSd_S pnpBase_S pnpCollector_S pnpEmitter_S ppBotCap_S ppTopCap_S probeM1_S probeM2_S probeM3_S shkAnode_S shkCath_S v12M1_S v12M2_S v12M3_S v20M1_S v20M2_S v20M3_S v40M1_S v40M2_S v40M3_S v5M1_S v5M2_S v5M3_S"
#
# RRVIAS - vias which connect a pair of resistive layers
# NRVIAS - vias which connect one resistive and one non-resistive layer and
#          the non-resistive layer.
# NNVIASI - vias which connect a pair of non-resistive layers and corresponding
#          indices into the NRINTERPROCESS list.  Indices are determined from
#          left to right.  The leftmost NRINTERPROCESS layer's index is 1
# NNSOFTVIASI - vias which sconnect a pair of non-resistive layers and
#          corresponding indices into the NRINTERPROCESS list.
#
RRVIAS="VI2,m3NoRes,m2NoRes VIA,m2NoRes,m1NoRes p1Cnt,m1NoRes,poly1NoRes p2Cnt,m1NoRes,poly2NoRes"
NRVIAS="esqMos_S_poly2NoRes_ovia,esqMos_S extM1_S_m1NoRes_ovia,extM1_S extM2_S_m2NoRes_ovia,extM2_S extM3_S_m3NoRes_ovia,extM3_S hy3NWTerm_S_poly2NoRes_ovia,hy3NWTerm_S hy3Term_S_poly2NoRes_ovia,hy3Term_S hyTerm_S_poly2NoRes_ovia,hyTerm_S m1Term_S_m1NoRes_ovia,m1Term_S m1ThruTerm_S_m1NoRes_ovia,m1ThruTerm_S m2Term_S_m2NoRes_ovia,m2Term_S m2ThruTerm_S_m2NoRes_ovia,m2ThruTerm_S m3Term_S_m3NoRes_ovia,m3Term_S m3ThruTerm_S_m3NoRes_ovia,m3ThruTerm_S mn40vGate_S_poly1NoRes_ovia,mn40vGate_S mp2llGate_S_poly2NoRes_ovia,mp2llGate_S mp40vPoly1_S_poly1NoRes_ovia,mp40vPoly1_S naaCnt,nsd nl3NWTerm_S_poly1NoRes_ovia,nl3NWTerm_S nl3Term_S_poly1NoRes_ovia,nl3Term_S nlTerm_S_poly1NoRes_ovia,nlTerm_S ny3NWTerm_S_poly2NoRes_ovia,ny3NWTerm_S ny3Term_S_poly2NoRes_ovia,ny3Term_S nyTerm_S_poly2NoRes_ovia,nyTerm_S paaCnt,psd ppBotCap_S_poly1NoRes_ovia,ppBotCap_S ppTopCap_S_poly2NoRes_ovia,ppTopCap_S probeM1_S_m1NoRes_ovia,probeM1_S probeM2_S_m2NoRes_ovia,probeM2_S probeM3_S_m3NoRes_ovia,probeM3_S v12M1_S_m1NoRes_ovia,v12M1_S v12M2_S_m2NoRes_ovia,v12M2_S v12M3_S_m3NoRes_ovia,v12M3_S v20M1_S_m1NoRes_ovia,v20M1_S v20M2_S_m2NoRes_ovia,v20M2_S v20M3_S_m3NoRes_ovia,v20M3_S v40M1_S_m1NoRes_ovia,v40M1_S v40M2_S_m2NoRes_ovia,v40M2_S v40M3_S_m3NoRes_ovia,v40M3_S v5M1_S_m1NoRes_ovia,v5M1_S v5M2_S_m2NoRes_ovia,v5M2_S v5M3_S_m3NoRes_ovia,v5M3_S"
NNVIASI="cnDiff_S_nsd_ovia,1,34 cpDiff_S_psd_ovia,2,35 esqNsd_S_nsd_ovia,4,34 esqNwell_S_nsd_ovia,7,34 mn40vDrain_S_nsd_ovia,20,34 mn40vSource_S_nsd_ovia,22,34 mp2llSD_S_psd_ovia,24,35 mp40vDrain_S_psd_ovia,25,35 mp40vSource_S_psd_ovia,27,35 nTubTie_nsd_ntubNotRes_S,34,46 nTubTie_ntubiNotRes_nsd,6,34 nTubTie_ntubiNotRes_ntubNotRes_S,6,46 nd3Term_S_nsd_ovia,28,34 ndTerm_S_nsd_ovia,29,34 nmosSd_S_nsd_ovia,33,34 ntDrain_S_nsd_ovia,37,34 ntSource_S_nsd_ovia,36,34 nvuDrain_S_nsd_ovia,39,34 nvuSource_S_nsd_ovia,38,34 nwTermAll_S_nsd_ovia,47,34 nzxDrain_S_nsd_ovia,43,34 nzxSource_S_nsd_ovia,42,34 pTubTie,5,35 pd3Term_S_psd_ovia,51,35 pdTerm_S_psd_ovia,52,35 pfieldTie,53,35 pmosSd_S_psd_ovia,54,35 pnpBase_S_nsd_ovia,55,34 pnpCollector_S_psd_ovia,56,35 pnpEmitter_S_psd_ovia,57,35 pvuDrain_S_psd_ovia,41,35 pvuSource_S_psd_ovia,40,35 pzxtDrain_S_psd_ovia,45,35 pzxtSource_S_psd_ovia,44,35 shkAnode_S_psd_ovia,63,35 shkCath_S_nsd_ovia,64,34"
NNSOFTVIASI=
#
# ACRVIAS - vias for which contact resistance is considered under ?addExplicitVias
# ACRMODEL - model names corresponding to ACRVIAS
# ACRPREFIX - prefices corresponding to ACRVIAS
# ACRVAL - resistance values corresponding to ACRVIAS
# TACRVIAS - vias for which contact resistance is always considered
ACRVIAS="paaCnt naaCnt p1Cnt VIA VI2 p2Cnt"
ACRMODEL="paaCnt naaCnt p1Cnt VIA VI2 p2Cnt"
ACRPREFIX="f g h i j k"
ACRVAL="100 80 40 1 1 40"
TACRVIAS=
#
# TINTEREXT - the set of interconnect layers which correspond to the layers 
#             specified in the process file
#
TINTEREXT="m3NoRes m2NoRes m1NoRes poly2NoRes poly1NoRes nsd,psd,ntSource_S,ntDrain_S,nvuSource_S,nvuDrain_S,pvuSource_S,pvuDrain_S,nzxSource_S,nzxDrain_S,pzxtSource_S,pzxtDrain_S ptubs_S,ntubiNotRes,esqNwell_S"
#
# SPROCESS - list of layers which are defined as substrate in the process file
#	     (must be in top-down order)
# SINTEREXT -list of extraction layers which correspond to the ${SPROCESS}
#            layers.  The number of elements in the SPROCESS and SINTEREXT
#            lists must be the same
#
SPROCESS="active fieldp"
SINTEREXT="nsd,psd,ntSource_S,ntDrain_S,nvuSource_S,nvuDrain_S,pvuSource_S,pvuDrain_S,nzxSource_S,nzxDrain_S,pzxtSource_S,pzxtDrain_S ptubs_S,ntubiNotRes,esqNwell_S"
#
# NRPROCESS - non resistive process layers (other than substrate)
# NRINTEREXT -non resistive extraction layers (other than substrate)
# NRINTERRANGE -non resistive separation range for 2d capacitance extraction
# NRINTERSEP -non resistive maximum separation for 2d capacitance extraction
# NRTHRESHSEP-non resistive 'infinity' threshhold.  Conductors separated
#             by this distance are treated as if isolated
#
NRPROCESS=
NRINTEREXT=
NRINTERRANGE=
NRINTERSEP=
NRTHRESHSEP=
#
# TPROCESS - list of layers defined in the process file (must be in top-down
#            order)
# PROCESSGROWAMT-process layer grow amount (must be positive & less than 1/2
#            the minimum design rule separation for the layer)
# PROCESSMINWIDTH-process layer minimum width
# PROCESSMINWIDTH-process layer minimum width
# PROCESSMAXWIDTH-process layer maximum width
# PROCESSEROSION-process layer erosion specification
# PROCESSTOPHEIGHT-process layer top-height specification (top height including
#         metal thickness,relative to deepmost substrate assuming all metal lyrs
#         are present; max possible height in case of non-planar dielectrics
# TOTALHEIGHT-height of non-substrate process layers and dielectrics
#
TPROCESS="m3 m2 m1 poly2 poly active fieldp"
PROCESSGROWAMT="- - - - - - -"
PROCESSMINWIDTH="0.8 0.7 0.6 2 0.6 - -"
PROCESSMAXWIDTH="6.4 5.6 4.8 16 4.8 - -"
PROCESSEROSION="- - - - - - -"
PROCESSTOPHEIGHT="5.51 3.64 1.97 1.069 0.68 0.33 0.33"
TOTALHEIGHT="5.18"
#
# STMPLAYERS - extraction layers which are used to stamp the layers in STMPTERMS
# STMPTERMS - extraction layers which get stamped with net info
#          each entry must have the form terminal-layer,stamping-layer
# STMPTYPES - either single (1) or multi (2) stamp type
# STMPOELAYERS - other ext_layers
#
STMPLAYERS=
STMPTYPES=
STMPTERMS=
STMPOELAYERS=
#
# 3d capacitance variables. Capacitance will be modeled for pairs of layers
# specified here.
#
# PROCESSCOMB - list of pairs, each entry must have the form: layer1,layer2
#	        and the members of each pair must be specified in top down
#	        order.  This information is extracted from the process file
# PROCESSCOMBRANGE - separation range between pairs specified in the PROCESSCOMB list.
# PROCESSCOMBSEP - separation between pairs specified in the PROCESSCOMB list.
#	        This information is also extracted from the process file
#
PROCESSCOMB="poly,poly2 poly,m1 poly,m2 poly2,m1 poly2,m2 m1,m2 m1,m3 m2,m3"
PROCESSCOMBRANGE="1.8 1.8 1.8 1.8 2.1 1.8 1.8 2.1"
PROCESSCOMBSEP="2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.7"
#
# Gate specifications. (See capgen -p[a])
#
# PGATE - process gate layers
# EXTGATE - extraction gate layers.  MOS and LDD device layers specified
#           in the process to extraction mapping file
#
PGATE="poly"
EXTGATE=""
#
# Gate capacitance blocking
#
# POLYGATES - gate,poly,diff layer triplets specified in capgen -p options
#
POLYGATES="gate,poly,active"
#
# Local interconnect capacitance blocking
#
# LILAYERS - li,poly layer pairs specified in capgen -no_vertical_caps option
#
LILAYERS="poly,poly2"
#
# Cap mask layer specifications. (See capgen -c)
#
# EXTMASK - extraction mask layers.  These layers are from the -c file
#           and act as filters to avoid counting again capacitance which
#           has already been included in the various canonical devices
#           Note: number of EXTMASK + EXTGATE + TPROCESS layers may not
#           exceed 16
#
EXTMASK=
#
# PAD specifications
#
PADDEV=
PADTERM=
#
# MOSFET Device specifications
#
MOSDEV="pzthnMos_MOS_47 pzMos_MOS_48 pvMos_MOS_51 nzMos_MOS_53 nzthnMos_MOS_54 nvMos_MOS_57 mp2llRec_MOS_59 nMos_MOS_62 pMos_MOS_63"
MOSSRCDRN="pzxtDrain_S pzxtDrain_S pvuDrain_S nzxDrain_S nzxDrain_S nvuDrain_S mp2llSD_S nmosSd_S pmosSd_S"
MOSGATE="poly1NoRes poly1NoRes poly1NoRes poly1NoRes poly1NoRes poly1NoRes mp2llGate_S poly1NoRes poly1NoRes"
MOSSUB="ntubNotRes_S ntubNotRes_S ntubNotRes_S ptubs_S ptubs_S ptubs_S ntubNotRes_S ptubs_S ntubNotRes_S"
MOSTYPE="pzthn pz pv nz nzthn nv mp2llNameMapping nmos pmos"
MOSMODEL="pzthn pz pv nz nzthn nv mp2llNameMapping nmos pmos"
MOSDF2MODEL="pzthn#20auLvs#20ami500hxtx pz#20auLvs#20ami500hxtx pv#20auLvs#20ami500hxtx nz#20auLvs#20ami500hxtx nzthn#20auLvs#20ami500hxtx nv#20auLvs#20ami500hxtx mp2ll#20auLvs#20ami500hxtx n#20auLvs#20ami500hxtx p#20auLvs#20ami500hxtx"
#
# LDD Device specifications
#
LDDDEV="pxMos_LDD_49 ptMos_LDD_50 puMos_LDD_52 nxMos_LDD_55 ntMos_LDD_56 nuMos_LDD_58 mp40vRec_LDD_60 mn40vMos_LDD_61"
LDDDRN="pzxtDrain_S pzxtDrain_S pvuDrain_S nzxDrain_S ntDrain_S nvuDrain_S mp40vDrain_S mn40vDrain_S"
LDDSRC="pzxtSource_S pzxtSource_S pvuSource_S nzxSource_S ntSource_S nvuSource_S mp40vSource_S mn40vSource_S"
LDDGATE="poly1NoRes poly1NoRes poly1NoRes poly1NoRes poly1NoRes poly1NoRes mp40vPoly1_S mn40vGate_S"
LDDSUB="ntubNotRes_S ntubNotRes_S ntubNotRes_S ptubs_S ptubs_S ptubs_S ntubNotRes_S ptubs_S"
LDDTYPE="px pt pu nx nt nu mp40v mn40v"
LDDMODEL="px pt pu nx nt nu mp40v mn40v"
LDDDF2MODEL="px#20auLvs#20ami500hxtx pt#20auLvs#20ami500hxtx pu#20auLvs#20ami500hxtx nx#20auLvs#20ami500hxtx nt#20auLvs#20ami500hxtx nu#20auLvs#20ami500hxtx mp40v#20auLvs#20ami500hxtx mn40v#20auLvs#20ami500hxtx"
#
# MOS model file (for ADVGEN)
#
MOSMODELFILE=
#
# BJT Device specifications
#
BJTDEV="pnpRec_BJT_46"
BJTCOL="pnpCollector_S"
BJTBASE="pnpBase_S"
BJTEMIT="pnpEmitter_S"
BJTSUB="-"
BJTTYPE="pnp"
BJTMODEL="pnp"
BJTDF2MODEL="pnp#20auLvs#20ami500hxtx"
BJTMF=
#
# RESISTOR Device specifications
#
RESDEV="pd3ResBody_RES_22 pdResBody_RES_23 nd3ResBody_RES_24 ndResBody_RES_25 nw3ResBody_RES_26 nwResBody_RES_27 nl3ResBody_RES_28 nl3NWResBody_RES_29 nlResBody_RES_30 ny3ResBody_RES_31 ny3NWResBody_RES_32 nyResBody_RES_33 hy3ResBody_RES_34 hy3NWResBody_RES_35 hyResBody_RES_36 m1ResBody_RES_37 m2ResBody_RES_38 m3ResBody_RES_39"
RESTERM="pd3Term_S pdTerm_S nd3Term_S ndTerm_S nwTermAll_S nwTermAll_S nl3Term_S nl3NWTerm_S nlTerm_S ny3Term_S ny3NWTerm_S nyTerm_S hy3Term_S hy3NWTerm_S hyTerm_S m1Term_S m2Term_S m3Term_S"
RESSUB="ntubNotRes_S - ptubs_S - ptubs_S - ptubs_S ntubNotRes_S - ptubs_S ntubNotRes_S - ptubs_S ntubNotRes_S - - - -"
RESTYPE="pd3 pd nd3 nd nw3 nw nl3 nl3_av2 nl ny3 ny3_av2 ny hy3 hy3_av2 hy mr or qr"
RESMODEL="pd3 pd nd3 nd nw3 nw nl3 nl3 nl ny3 ny3 ny hy3 hy3 hy mr or qr"
RESDF2MODEL="pres-3#20auLvs#20ami500hxtx res#20auLvs#20ami500hxtx res-3#20auLvs#20ami500hxtx res#20auLvs#20ami500hxtx res-3#20auLvs#20ami500hxtx res#20auLvs#20ami500hxtx res-3#20auLvs#20ami500hxtx res-3#20auLvs#20ami500hxtx res#20auLvs#20ami500hxtx res-3#20auLvs#20ami500hxtx res-3#20auLvs#20ami500hxtx res#20auLvs#20ami500hxtx res-3#20auLvs#20ami500hxtx res-3#20auLvs#20ami500hxtx res#20auLvs#20ami500hxtx res#20auLvs#20ami500hxtx res#20auLvs#20ami500hxtx res#20auLvs#20ami500hxtx"
RESPARAM="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"
#
# RES model file (for ADVGEN)
#
RESMODELFILE=
#
# CAP Device specifications
#
CAPDEV="ppCapBody_CAP_40 cnCapBody_CAP_42 cpCapBody_CAP_43"
CAPTERM1="ppTopCap_S poly1NoRes poly1NoRes"
CAPTERM2="ppBotCap_S cnDiff_S cpDiff_S"
CAPACONST="- - -"
CAPSUB="- - -"
CAPTYPE="pp cn cp"
CAPMODEL="pp cn cp"
CAPDF2MODEL="cap#20auLvs#20ami500hxtx cn#20auLvs#20ami500hxtx cp#20auLvs#20ami500hxtx"
CAPPARAM="1e-15 1e-15 1e-15"
CAPMF=
#
# DIODE Device specifications
#
DIODEV=
DIOTERM1=
DIOTERM2=
DIOSUB=
DIOTYPE=
DIOMODEL=
DIODF2MODEL=
DIOPARAM=
DIOMF=
#
# GENERIC Device specifications
#
GENDEV="probeM1MRK_Device_1 probeM2MRK_Device_2 probeM3MRK_Device_3 m1ThruBody_Device_4 m2ThruBody_Device_5 m3ThruBody_Device_6 v5M1MRK_Device_7 v5M2MRK_Device_8 v5M3MRK_Device_9 v12M1MRK_Device_10 v12M2MRK_Device_11 v12M3MRK_Device_12 v20M1MRK_Device_13 v20M2MRK_Device_14 v20M3MRK_Device_15 v40M1MRK_Device_16 v40M2MRK_Device_17 v40M3MRK_Device_18 extM1MRK_Device_19 extM2MRK_Device_20 extM3MRK_Device_21 cnvarNmos_Device_41 esqRec_Device_44 shkNwell_Device_45"
GENTERMS="probeM1_S probeM2_S probeM3_S m1ThruTerm_S,m1ThruTerm_S m2ThruTerm_S,m2ThruTerm_S m3ThruTerm_S,m3ThruTerm_S v5M1_S v5M2_S v5M3_S v12M1_S v12M2_S v12M3_S v20M1_S v20M2_S v20M3_S v40M1_S v40M2_S v40M3_S extM1_S extM2_S extM3_S poly1NoRes,nsd,ptubs_S esqMos_S,esqNsd_S,esqNsd_S,ptubs_S,esqNwell_S shkAnode_S,shkCath_S,ptubs_S"
GENMOS=
GENMOSSRC=
GENMOSDRN=
GENMOSGATE=
GENMOSSUB=
GENMOSSUB2=
GENMOSTYPE=
GENCDEV=
GENCTERMS=
GENCCONST=
GENRDEV=
GENRTERMS=
GENRCONST=
#
# Capgen pax command and .so files
#
COEFF="Y"
CAPCMD="${RCXBIN}/paxfile_coeff"
CAPSO="${RCXBIN}/cap.so"
LVSFILE="${RCXBIN}/lvsfile"
#
# Do not modify the following flags
#
CAP_SW3D="N"
CAP_CN3D="N"
#
# If CAP_CORRECTION=Y, material which forms
# canonical capacitors was included in parasitic
# extraction (subtract canonical capacitance from
# parasitic capacitance to avoid double counting)
#
CAP_CORRECTION="N"
NO_CAP_CORRECTION="N"
CANONICAL_RES_CAPS="N"
EXTRACT_MOS_DIFFUSION_AP_NW="Y"
AP_SCALE_FACTOR=
CDL="Y"
NEWPATTERN="Y"
NEBULASCALE=
#
# Variables for virtual metal fill
VMFCONN=
VMFFSEP=
VMFLAYERS=
VMFSSEPMAX=
VMFSSEPMIN=
VMFTYPE=
VMFWIDTH=
#
CONFORMAL="N"
#
LENGTH_UNITS="microns"
CAPS2DVERSION="* caps2d version: 7"
#
# CAPGENOPTS - command-line options used to generate the run-specific
#              RCXspiceINIT/RCXdspfINIT data files
#
CAPGENOPTS="-techdir /classes/ee620/ami500hakx.6.11/Rev6.11/rcx3 -lvs /home/zxw6805/ee620/zxw_mux2to1.xcn -p2lvs /classes/ee620/ami500hakx.6.11/Rev6.11/rcx3/p2lvsfile -p poly,gate,active -no_vertical_cap poly,poly2 -mos_diff_ap_nw -length_units microns -cdl /home/zxw6805/ee620/zxw_mux2to1"
#
# END: Initializations
#------------------------------------------
