export PATH=/fasthome/Xilinx/Vivado/2019.2/tps/lnx64/binutils-2.26/bin:/fasthome/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin:/fasthome/Xilinx/Vivado/2019.2/tps/win64/msys64/usr/bin:/fasthome/Xilinx/Vivado/2019.2/tps/win64/msys64/mingw64/bin:/fasthome/Xilinx/Vivado/2019.2/bin:/fasthome/Xilinx/Vivado/2019.2/lnx64/bin:/fasthome/Xilinx/Vivado/2019.2/lnx64/tools/bin:/fasthome/Xilinx/Vivado/2019.2/gnu/microblaze/lin/bin:/fasthome/Xilinx/Vivado/2019.2/bin:/fasthome/Xilinx/Vivado/2019.2/tps/lnx64/jre9.0.4/bin:/fasthome/Xilinx/Vitis/2019.2/bin:/fasthome/Xilinx/Vivado/2019.2/ids_lite/ISE/bin/lin64:/fasthome/Xilinx/Vivado/2019.2/tps/lnx64/binutils-2.26/bin:/fasthome/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin:/fasthome/Xilinx/Vivado/2019.2/tps/win64/msys64/usr/bin:/fasthome/Xilinx/Vivado/2019.2/tps/win64/msys64/mingw64/bin:/fasthome/Xilinx/Vivado/2019.2/lnx64/bin:/fasthome/Xilinx/Vivado/2019.2/lnx64/tools/bin:/usr/lib64/qt-3.3/bin:/usr/local/bin:/usr/bin:/usr/eda/synopsys/DesignCompiler/M-2016.12-SP1/bin:/usr/eda/synopsys/PrimeTime/M-2016.12-SP2/bin:/usr/eda/synopsys/SiliconSmart/L-2016.06-SP2-4/bin:/usr/eda/synopsys/LibraryCompiler/L-2016.06/bin:/usr/eda/synopsys/NanoTime/L-2016.06/bin:/usr/eda/synopsys/CustomSim/M-2017.03/bin:/usr/eda/mentor/calibre/aoi_cal_2015.4_16.11/bin:/usr/eda/mentor/questasim/10.4c_5/questasim/bin:/usr/local/MATLAB/R2016a/bin/:/usr/intel_parallel_studio/bin:/usr/eda/Xilinx-Vivado/Xilinx-Vivado2016.2/Vivado/2016.2/bin:/usr/eda/Xilinx-Vivado/Xilinx-Vivado2016.2/Vivado_HLS/2016.2/bin:/usr/eda/Xilinx-Vivado/Xilinx-Vivado2016.2/SDK/2016.2/bin:/usr/eda/Xilinx-SDAccel/SDAccel/2016.4/bin:/usr/local/EnergyPlus/EnergyPlus-8-5-0-links:/usr/local/bcvtb/bcvtb_v1.6/bin:/usr/eda/synopsys/hspice/K-2015.06-SP2/hspice/bin:/usr/sbin/:/usr/eda/flow:/usr/eda/mycommands:/usr/eda/cadence/IC_6.1.6.130/tools/bin:/usr/eda/cadence/IC_6.1.6.130/tools/dfII/bin:/usr/eda/cadence/RC_14.25.000/tools/bin:/usr/eda/cadence/EDI_14.26.000/bin:/usr/eda/cadence/MMSIM_14.10.765/bin:/usr/local/sbin:/home/foteini/.local/bin:/home/foteini/bin
export LD_LIBRARY_PATH=/fasthome/Xilinx/Vivado/2019.2/lnx64/tools/gdb_v7_2:/fasthome/Xilinx/Vivado/2019.2/tps/lnx64/dot-2.28/lib:/fasthome/Xilinx/Vivado/2019.2/lnx64/bin:/fasthome/Xilinx/Vivado/2019.2/lib/lnx64.o/Default:/fasthome/Xilinx/Vivado/2019.2/lib/lnx64.o:/fasthome/Xilinx/Vivado/2019.2/tps/lnx64/jre9.0.4/lib/:/fasthome/Xilinx/Vivado/2019.2/tps/lnx64/jre9.0.4/lib//server:/fasthome/Xilinx/Vivado/2019.2/lnx64/tools/gdb_v7_2:/fasthome/Xilinx/Vivado/2019.2/tps/lnx64/dot-2.28/lib:/fasthome/Xilinx/Vivado/2019.2/lnx64/bin:/fasthome/Xilinx/Vivado/2019.2/lib/lnx64.o/Default:/fasthome/Xilinx/Vivado/2019.2/lib/lnx64.o:/fasthome/Xilinx/Vivado/2019.2/tps/lnx64/jre9.0.4/lib/:/fasthome/Xilinx/Vivado/2019.2/tps/lnx64/jre9.0.4/lib//server:/usr/lib64/nx/X11/Xinerama:/usr/lib64/nx/X11:/fasthome/Xilinx/Vivado/2019.2/bin/../lnx64/tools/dot/lib:/fasthome/Xilinx/Vivado/2019.2/lnx64/tools/fpo_v7_0:/fasthome/Xilinx/Vivado/2019.2/lnx64/tools/fft_v9_1:/fasthome/Xilinx/Vivado/2019.2/lnx64/tools/opencv:/fasthome/Xilinx/Vivado/2019.2/lnx64/tools/fir_v7_0:/fasthome/Xilinx/Vivado/2019.2/lnx64/tools/dds_v6_0:/fasthome/Xilinx/Vivado/2019.2/lnx64/lib/csim:/fasthome/Xilinx/Vivado/2019.2/bin/../lnx64/tools/dot/lib:/fasthome/Xilinx/Vivado/2019.2/lnx64/tools/fpo_v7_0:/fasthome/Xilinx/Vivado/2019.2/lnx64/tools/fft_v9_1:/fasthome/Xilinx/Vivado/2019.2/lnx64/tools/opencv:/fasthome/Xilinx/Vivado/2019.2/lnx64/tools/fir_v7_0:/fasthome/Xilinx/Vivado/2019.2/lnx64/tools/dds_v6_0:/fasthome/Xilinx/Vivado/2019.2/lnx64/lib/csim
export HDI_APPROOT=/fasthome/Xilinx/Vivado/2019.2
export XILINX_OPENCL_CLANG=/fasthome/Xilinx/Vivado/2019.2/lnx64/tools/clang
export RDI_PLATFORM=lnx64
bugpoint -mlimit=32000  --load libhls_support.so  --load libhls_bugpoint.so  -hls -strip  -function-uniquify -auto-function-inline -globaldce  -ptrArgReplace -mem2reg -dce  -reset-lda  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -array-burst -promote-global-argument -dce  -ptrLegalization -axi4-lower -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm  -inst-simplify -dce  -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine  -dce   -deadargelim -doublePtrSimplify  -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr  -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -global-constprop -gvn -mem2reg -instcombine -dce  -loop-bound  -loop-merge -dce  -bitwidthmin  -deadargelim -dce  -canonicalize-dataflow -dce  -scalar-propagation -deadargelim -globaldce -mem2reg  -read-loop-dep  -interface-preproc -directive-preproc -interface-gen  -bram-byte-enable  -deadargelim -inst-simplify -dce  -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -loop-simplify -phi-opt -bitop-raise  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -loop-simplify  -mergereturn -inst-simplify -inst-rectify  -dce -load-elim -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -dce -loop-bound -loop-dep -read-loop-dep -dce  -check-stream -norm-name -legalize  -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm  /home/foteini/Workspace/SmithWaterman_HLS/SW/sw_prj/naive_solution/.autopilot/db/a.o.2.bc
llvm-dis bugpoint-reduced-simplified.bc 
