
testing19_L4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001438c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002f44  0801453c  0801453c  0002453c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017480  08017480  000303c8  2**0
                  CONTENTS
  4 .ARM          00000008  08017480  08017480  00027480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017488  08017488  000303c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017488  08017488  00027488  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801748c  0801748c  0002748c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003c8  20000000  08017490  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000287c  200003c8  08017858  000303c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002c44  08017858  00032c44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000303c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00036f9f  00000000  00000000  000303f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006da2  00000000  00000000  00067397  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002ee8  00000000  00000000  0006e140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002c28  00000000  00000000  00071028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003779c  00000000  00000000  00073c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00037bfe  00000000  00000000  000ab3ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00139949  00000000  00000000  000e2fea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0021c933  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cf90  00000000  00000000  0021c984  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200003c8 	.word	0x200003c8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08014524 	.word	0x08014524

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200003cc 	.word	0x200003cc
 80001ec:	08014524 	.word	0x08014524

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <AudioPlay_TransferComplete_CallBack>:
* @retval None
* @note This callback function has been registered during the audio playback
*       setup phase by calling the BSP_AUDIO_OUT_RegisterCallbacks function.
*/
void AudioPlay_TransferComplete_CallBack()
{
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0

	int a = 0;
 800059a:	2300      	movs	r3, #0
 800059c:	607b      	str	r3, [r7, #4]
//      }
//    }
//  }


}
 800059e:	bf00      	nop
 80005a0:	370c      	adds	r7, #12
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr

080005aa <AudioPlay_Error_CallBack>:
* @retval None
* @note This callback function has been registered during the audio playback
*       setup phase by calling the BSP_AUDIO_OUT_RegisterCallbacks function.
*/
void AudioPlay_Error_CallBack(void)
{
 80005aa:	b480      	push	{r7}
 80005ac:	b083      	sub	sp, #12
 80005ae:	af00      	add	r7, sp, #0

	int a = 0;
 80005b0:	2300      	movs	r3, #0
 80005b2:	607b      	str	r3, [r7, #4]

	/* Stop the program with an infinite loop */
  //Error_Handler();
}
 80005b4:	bf00      	nop
 80005b6:	370c      	adds	r7, #12
 80005b8:	46bd      	mov	sp, r7
 80005ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005be:	4770      	bx	lr

080005c0 <IDontKnow_CallBack>:



void IDontKnow_CallBack(void) {
 80005c0:	b480      	push	{r7}
 80005c2:	b083      	sub	sp, #12
 80005c4:	af00      	add	r7, sp, #0
	int a = 0;
 80005c6:	2300      	movs	r3, #0
 80005c8:	607b      	str	r3, [r7, #4]
}
 80005ca:	bf00      	nop
 80005cc:	370c      	adds	r7, #12
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
	...

080005d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d8:	b590      	push	{r4, r7, lr}
 80005da:	b087      	sub	sp, #28
 80005dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005de:	f006 f947 	bl	8006870 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e2:	f000 f91f 	bl	8000824 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80005e6:	f000 f97f 	bl	80008e8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ea:	f000 fecd 	bl	8001388 <MX_GPIO_Init>
  MX_ADC1_Init();
 80005ee:	f000 f9b1 	bl	8000954 <MX_ADC1_Init>
  MX_ADC2_Init();
 80005f2:	f000 fa25 	bl	8000a40 <MX_ADC2_Init>
  MX_ADC3_Init();
 80005f6:	f000 fa87 	bl	8000b08 <MX_ADC3_Init>
  MX_DCMI_Init();
 80005fa:	f000 fae9 	bl	8000bd0 <MX_DCMI_Init>
  MX_DFSDM1_Init();
 80005fe:	f000 fb1b 	bl	8000c38 <MX_DFSDM1_Init>
  MX_FMC_Init();
 8000602:	f000 fe13 	bl	800122c <MX_FMC_Init>
  MX_I2C1_Init();
 8000606:	f000 fb83 	bl	8000d10 <MX_I2C1_Init>
  MX_I2C2_Init();
 800060a:	f000 fbc1 	bl	8000d90 <MX_I2C2_Init>
  MX_LPUART1_UART_Init();
 800060e:	f000 fbff 	bl	8000e10 <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 8000612:	f000 fc2b 	bl	8000e6c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000616:	f000 fc59 	bl	8000ecc <MX_USART2_UART_Init>
  MX_QUADSPI_Init();
 800061a:	f000 fc87 	bl	8000f2c <MX_QUADSPI_Init>
  MX_SAI1_Init();
 800061e:	f000 fcb1 	bl	8000f84 <MX_SAI1_Init>
  MX_SDMMC1_SD_Init();
 8000622:	f000 fd57 	bl	80010d4 <MX_SDMMC1_SD_Init>
  MX_SPI1_Init();
 8000626:	f000 fd85 	bl	8001134 <MX_SPI1_Init>
  MX_SPI2_Init();
 800062a:	f000 fdc1 	bl	80011b0 <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 800062e:	f012 f9af 	bl	8012990 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  /* LCD Init */
	if (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE) == LCD_ERROR)
 8000632:	2001      	movs	r0, #1
 8000634:	f005 fb84 	bl	8005d40 <BSP_LCD_InitEx>
 8000638:	4603      	mov	r3, r0
 800063a:	2b01      	cmp	r3, #1
 800063c:	d101      	bne.n	8000642 <main+0x6a>
	{
		/* Initialization Error */
		Error_Handler();
 800063e:	f001 f81b 	bl	8001678 <Error_Handler>
	}

	// the lcd bsp includes the fontNN.c files in the Utilities directory
	// in that file, a struct is declared: FontNN
	BSP_LCD_SetFont(&Font20);
 8000642:	486a      	ldr	r0, [pc, #424]	; (80007ec <main+0x214>)
 8000644:	f005 fc4a 	bl	8005edc <BSP_LCD_SetFont>

	// the display is 240 px tall, XYZ px wide
	BSP_LCD_DisplayStringAt(0, 240 - 65, (uint8_t *)"Purple Ball", CENTER_MODE);
 8000648:	2301      	movs	r3, #1
 800064a:	4a69      	ldr	r2, [pc, #420]	; (80007f0 <main+0x218>)
 800064c:	21af      	movs	r1, #175	; 0xaf
 800064e:	2000      	movs	r0, #0
 8000650:	f005 fc7e 	bl	8005f50 <BSP_LCD_DisplayStringAt>



	// touchscreen init
	if(BSP_TS_InitEx(BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), LCD_ORIENTATION_LANDSCAPE) != TS_OK) {
 8000654:	f005 fc1a 	bl	8005e8c <BSP_LCD_GetXSize>
 8000658:	4603      	mov	r3, r0
 800065a:	b29c      	uxth	r4, r3
 800065c:	f005 fc22 	bl	8005ea4 <BSP_LCD_GetYSize>
 8000660:	4603      	mov	r3, r0
 8000662:	b29b      	uxth	r3, r3
 8000664:	2201      	movs	r2, #1
 8000666:	4619      	mov	r1, r3
 8000668:	4620      	mov	r0, r4
 800066a:	f005 ff97 	bl	800659c <BSP_TS_InitEx>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <main+0xa0>
		Error_Handler();
 8000674:	f001 f800 	bl	8001678 <Error_Handler>


	// audio init

	// should this go here? or after audio init?
	HAL_SAI_MspInit( &BSP_AUDIO_hSai_Tx );
 8000678:	485e      	ldr	r0, [pc, #376]	; (80007f4 <main+0x21c>)
 800067a:	f005 f997 	bl	80059ac <HAL_SAI_MspInit>
	// "The WAV audio format was developed by Microsoft and
	// has become one of the primary formats of uncompressed audio.
	// It stores audio at about 10 MB per minute at a 44.1 kHz
	// sample rate using stereo 16-bit samples." // 44.1 kHz
	// how do we know the audio frequency is correct?
	if(BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 80, AUDIO_FREQUENCY_44K) == AUDIO_ERROR ) {
 800067e:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000682:	2150      	movs	r1, #80	; 0x50
 8000684:	2001      	movs	r0, #1
 8000686:	f004 ff0b 	bl	80054a0 <BSP_AUDIO_OUT_Init>
 800068a:	4603      	mov	r3, r0
 800068c:	2b01      	cmp	r3, #1
 800068e:	d101      	bne.n	8000694 <main+0xbc>
	//if(BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 100, AUDIO_FREQUENCY_44K) == AUDIO_ERROR ) {
	//if(BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, DEFAULT_VOLMAX, AUDIO_FREQUENCY_44K) == AUDIO_ERROR ) {
		Error_Handler();
 8000690:	f000 fff2 	bl	8001678 <Error_Handler>
	}

	BSP_AUDIO_OUT_ChangeAudioConfig(BSP_AUDIO_OUT_NORMALMODE);//BSP_AUDIO_OUT_MONOMODE);
 8000694:	2002      	movs	r0, #2
 8000696:	f004 ffbd 	bl	8005614 <BSP_AUDIO_OUT_ChangeAudioConfig>

	if(BSP_AUDIO_OUT_SetOutputMode(OUTPUT_DEVICE_HEADPHONE) != AUDIO_OK) {
 800069a:	2001      	movs	r0, #1
 800069c:	f004 ffa2 	bl	80055e4 <BSP_AUDIO_OUT_SetOutputMode>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <main+0xd2>
		Error_Handler();
 80006a6:	f000 ffe7 	bl	8001678 <Error_Handler>

//	if(BSP_AUDIO_OUT_SetFrequency(  ) != AUDIO_OK) {
//		Error_Handler();
//	}

	BSP_AUDIO_OUT_RegisterCallbacks(AudioPlay_Error_CallBack,
 80006aa:	4a53      	ldr	r2, [pc, #332]	; (80007f8 <main+0x220>)
 80006ac:	4953      	ldr	r1, [pc, #332]	; (80007fc <main+0x224>)
 80006ae:	4854      	ldr	r0, [pc, #336]	; (8000800 <main+0x228>)
 80006b0:	f005 f822 	bl	80056f8 <BSP_AUDIO_OUT_RegisterCallbacks>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


  	BSP_TS_GetState(&ts_result);
 80006b4:	4853      	ldr	r0, [pc, #332]	; (8000804 <main+0x22c>)
 80006b6:	f005 ffc9 	bl	800664c <BSP_TS_GetState>

  	uint8_t num_touches = ts_result.touchDetected;
 80006ba:	4b52      	ldr	r3, [pc, #328]	; (8000804 <main+0x22c>)
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	74fb      	strb	r3, [r7, #19]

  	for(int i=0; i<num_touches; i++) {
 80006c0:	2300      	movs	r3, #0
 80006c2:	617b      	str	r3, [r7, #20]
 80006c4:	e01d      	b.n	8000702 <main+0x12a>
  		Point touch;
  		touch.X = ts_result.touchX[i];
 80006c6:	4a4f      	ldr	r2, [pc, #316]	; (8000804 <main+0x22c>)
 80006c8:	697b      	ldr	r3, [r7, #20]
 80006ca:	005b      	lsls	r3, r3, #1
 80006cc:	4413      	add	r3, r2
 80006ce:	885b      	ldrh	r3, [r3, #2]
 80006d0:	b21b      	sxth	r3, r3
 80006d2:	80bb      	strh	r3, [r7, #4]
  		touch.Y = ts_result.touchY[i];
 80006d4:	4a4b      	ldr	r2, [pc, #300]	; (8000804 <main+0x22c>)
 80006d6:	697b      	ldr	r3, [r7, #20]
 80006d8:	005b      	lsls	r3, r3, #1
 80006da:	4413      	add	r3, r2
 80006dc:	88db      	ldrh	r3, [r3, #6]
 80006de:	b21b      	sxth	r3, r3
 80006e0:	80fb      	strh	r3, [r7, #6]

  		BSP_LCD_SetTextColor( LCD_COLOR_BLUE );
 80006e2:	201f      	movs	r0, #31
 80006e4:	f005 fbea 	bl	8005ebc <BSP_LCD_SetTextColor>
  		BSP_LCD_FillCircle(touch.X, touch.Y, 10);
 80006e8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80006ec:	b29b      	uxth	r3, r3
 80006ee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80006f2:	b291      	uxth	r1, r2
 80006f4:	220a      	movs	r2, #10
 80006f6:	4618      	mov	r0, r3
 80006f8:	f005 fdc8 	bl	800628c <BSP_LCD_FillCircle>
  	for(int i=0; i<num_touches; i++) {
 80006fc:	697b      	ldr	r3, [r7, #20]
 80006fe:	3301      	adds	r3, #1
 8000700:	617b      	str	r3, [r7, #20]
 8000702:	7cfb      	ldrb	r3, [r7, #19]
 8000704:	697a      	ldr	r2, [r7, #20]
 8000706:	429a      	cmp	r2, r3
 8000708:	dbdd      	blt.n	80006c6 <main+0xee>
  	}


  	xpos+=10;
 800070a:	4b3f      	ldr	r3, [pc, #252]	; (8000808 <main+0x230>)
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	330a      	adds	r3, #10
 8000710:	b2da      	uxtb	r2, r3
 8000712:	4b3d      	ldr	r3, [pc, #244]	; (8000808 <main+0x230>)
 8000714:	701a      	strb	r2, [r3, #0]
		if(xpos > BSP_LCD_GetXSize()) {
 8000716:	4b3c      	ldr	r3, [pc, #240]	; (8000808 <main+0x230>)
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	461c      	mov	r4, r3
 800071c:	f005 fbb6 	bl	8005e8c <BSP_LCD_GetXSize>
 8000720:	4603      	mov	r3, r0
 8000722:	429c      	cmp	r4, r3
 8000724:	d929      	bls.n	800077a <main+0x1a2>

			flip = !flip;
 8000726:	4b39      	ldr	r3, [pc, #228]	; (800080c <main+0x234>)
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	2b00      	cmp	r3, #0
 800072c:	bf14      	ite	ne
 800072e:	2301      	movne	r3, #1
 8000730:	2300      	moveq	r3, #0
 8000732:	b2db      	uxtb	r3, r3
 8000734:	f083 0301 	eor.w	r3, r3, #1
 8000738:	b2db      	uxtb	r3, r3
 800073a:	f003 0301 	and.w	r3, r3, #1
 800073e:	b2da      	uxtb	r2, r3
 8000740:	4b32      	ldr	r3, [pc, #200]	; (800080c <main+0x234>)
 8000742:	701a      	strb	r2, [r3, #0]
			if(flip) {
 8000744:	4b31      	ldr	r3, [pc, #196]	; (800080c <main+0x234>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d013      	beq.n	8000774 <main+0x19c>

				if( BSP_AUDIO_OUT_SetMute(AUDIO_MUTE_OFF) == AUDIO_ERROR ) {
 800074c:	2000      	movs	r0, #0
 800074e:	f004 ff33 	bl	80055b8 <BSP_AUDIO_OUT_SetMute>
 8000752:	4603      	mov	r3, r0
 8000754:	2b01      	cmp	r3, #1
 8000756:	d101      	bne.n	800075c <main+0x184>
					int a2 = 0;
 8000758:	2300      	movs	r3, #0
 800075a:	60fb      	str	r3, [r7, #12]
				}

				if( BSP_AUDIO_OUT_Play( (uint16_t*)wav , sizeof(wav)) == AUDIO_ERROR) {
 800075c:	21a0      	movs	r1, #160	; 0xa0
 800075e:	482c      	ldr	r0, [pc, #176]	; (8000810 <main+0x238>)
 8000760:	f004 fefe 	bl	8005560 <BSP_AUDIO_OUT_Play>
 8000764:	4603      	mov	r3, r0
 8000766:	2b01      	cmp	r3, #1
 8000768:	d104      	bne.n	8000774 <main+0x19c>
				//if( BSP_AUDIO_OUT_Play( (uint16_t*)wav , 6) == AUDIO_ERROR) { // ? this one?
				//if( BSP_AUDIO_OUT_Play( (uint16_t*)wav[0] , 10) == AUDIO_ERROR) { // infinite loop
				//if( BSP_AUDIO_OUT_Play( (uint16_t*)&wav[0] , 10) == AUDIO_ERROR) { // infinite loop
					int a1 = 0;
 800076a:	2300      	movs	r3, #0
 800076c:	60bb      	str	r3, [r7, #8]
					printf("AUDIO_ERROR");
 800076e:	4829      	ldr	r0, [pc, #164]	; (8000814 <main+0x23c>)
 8000770:	f013 f82a 	bl	80137c8 <iprintf>
				}
			} else {
				//BSP_AUDIO_OUT_Stop(CODEC_PDWN_SW);
			}

			xpos = 0;
 8000774:	4b24      	ldr	r3, [pc, #144]	; (8000808 <main+0x230>)
 8000776:	2200      	movs	r2, #0
 8000778:	701a      	strb	r2, [r3, #0]
		}
		new.X = xpos;
 800077a:	4b23      	ldr	r3, [pc, #140]	; (8000808 <main+0x230>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	b21a      	sxth	r2, r3
 8000780:	4b25      	ldr	r3, [pc, #148]	; (8000818 <main+0x240>)
 8000782:	801a      	strh	r2, [r3, #0]
		new.Y = ypos;
 8000784:	4b25      	ldr	r3, [pc, #148]	; (800081c <main+0x244>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	b21a      	sxth	r2, r3
 800078a:	4b23      	ldr	r3, [pc, #140]	; (8000818 <main+0x240>)
 800078c:	805a      	strh	r2, [r3, #2]

		BSP_LCD_SetTextColor( LCD_COLOR_WHITE );
 800078e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000792:	f005 fb93 	bl	8005ebc <BSP_LCD_SetTextColor>
		BSP_LCD_FillCircle(prev.X, prev.Y, 20);
 8000796:	4b22      	ldr	r3, [pc, #136]	; (8000820 <main+0x248>)
 8000798:	f9b3 3000 	ldrsh.w	r3, [r3]
 800079c:	b29b      	uxth	r3, r3
 800079e:	4a20      	ldr	r2, [pc, #128]	; (8000820 <main+0x248>)
 80007a0:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80007a4:	b291      	uxth	r1, r2
 80007a6:	2214      	movs	r2, #20
 80007a8:	4618      	mov	r0, r3
 80007aa:	f005 fd6f 	bl	800628c <BSP_LCD_FillCircle>

		//HAL_Delay(100);

		BSP_LCD_SetTextColor( LCD_COLOR_DARKMAGENTA );
 80007ae:	f248 0010 	movw	r0, #32784	; 0x8010
 80007b2:	f005 fb83 	bl	8005ebc <BSP_LCD_SetTextColor>
		BSP_LCD_FillCircle(new.X, new.Y, 20);
 80007b6:	4b18      	ldr	r3, [pc, #96]	; (8000818 <main+0x240>)
 80007b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007bc:	b29b      	uxth	r3, r3
 80007be:	4a16      	ldr	r2, [pc, #88]	; (8000818 <main+0x240>)
 80007c0:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80007c4:	b291      	uxth	r1, r2
 80007c6:	2214      	movs	r2, #20
 80007c8:	4618      	mov	r0, r3
 80007ca:	f005 fd5f 	bl	800628c <BSP_LCD_FillCircle>

		HAL_Delay(100);
 80007ce:	2064      	movs	r0, #100	; 0x64
 80007d0:	f006 f8c2 	bl	8006958 <HAL_Delay>

		prev.X = new.X;
 80007d4:	4b10      	ldr	r3, [pc, #64]	; (8000818 <main+0x240>)
 80007d6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80007da:	4b11      	ldr	r3, [pc, #68]	; (8000820 <main+0x248>)
 80007dc:	801a      	strh	r2, [r3, #0]
		prev.Y = new.Y;
 80007de:	4b0e      	ldr	r3, [pc, #56]	; (8000818 <main+0x240>)
 80007e0:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 80007e4:	4b0e      	ldr	r3, [pc, #56]	; (8000820 <main+0x248>)
 80007e6:	805a      	strh	r2, [r3, #2]
  {
 80007e8:	e764      	b.n	80006b4 <main+0xdc>
 80007ea:	bf00      	nop
 80007ec:	200001c4 	.word	0x200001c4
 80007f0:	0801453c 	.word	0x0801453c
 80007f4:	20000ed0 	.word	0x20000ed0
 80007f8:	08000595 	.word	0x08000595
 80007fc:	080005c1 	.word	0x080005c1
 8000800:	080005ab 	.word	0x080005ab
 8000804:	20000b70 	.word	0x20000b70
 8000808:	20000b64 	.word	0x20000b64
 800080c:	20000b7a 	.word	0x20000b7a
 8000810:	20000000 	.word	0x20000000
 8000814:	08014548 	.word	0x08014548
 8000818:	20000b6c 	.word	0x20000b6c
 800081c:	200000a0 	.word	0x200000a0
 8000820:	20000b68 	.word	0x20000b68

08000824 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b096      	sub	sp, #88	; 0x58
 8000828:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800082a:	f107 0314 	add.w	r3, r7, #20
 800082e:	2244      	movs	r2, #68	; 0x44
 8000830:	2100      	movs	r1, #0
 8000832:	4618      	mov	r0, r3
 8000834:	f012 fee0 	bl	80135f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000838:	463b      	mov	r3, r7
 800083a:	2200      	movs	r2, #0
 800083c:	601a      	str	r2, [r3, #0]
 800083e:	605a      	str	r2, [r3, #4]
 8000840:	609a      	str	r2, [r3, #8]
 8000842:	60da      	str	r2, [r3, #12]
 8000844:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000846:	f44f 7000 	mov.w	r0, #512	; 0x200
 800084a:	f00a f85d 	bl	800a908 <HAL_PWREx_ControlVoltageScaling>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000854:	f000 ff10 	bl	8001678 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000858:	f00a f838 	bl	800a8cc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800085c:	4b21      	ldr	r3, [pc, #132]	; (80008e4 <SystemClock_Config+0xc0>)
 800085e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000862:	4a20      	ldr	r2, [pc, #128]	; (80008e4 <SystemClock_Config+0xc0>)
 8000864:	f023 0318 	bic.w	r3, r3, #24
 8000868:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800086c:	2314      	movs	r3, #20
 800086e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000870:	2301      	movs	r3, #1
 8000872:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000874:	2301      	movs	r3, #1
 8000876:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000878:	2300      	movs	r3, #0
 800087a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800087c:	2360      	movs	r3, #96	; 0x60
 800087e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000880:	2302      	movs	r3, #2
 8000882:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000884:	2301      	movs	r3, #1
 8000886:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000888:	2301      	movs	r3, #1
 800088a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 800088c:	2328      	movs	r3, #40	; 0x28
 800088e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000890:	2302      	movs	r3, #2
 8000892:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000894:	2302      	movs	r3, #2
 8000896:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000898:	2302      	movs	r3, #2
 800089a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800089c:	f107 0314 	add.w	r3, r7, #20
 80008a0:	4618      	mov	r0, r3
 80008a2:	f00a f969 	bl	800ab78 <HAL_RCC_OscConfig>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80008ac:	f000 fee4 	bl	8001678 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008b0:	230f      	movs	r3, #15
 80008b2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008b4:	2303      	movs	r3, #3
 80008b6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008b8:	2300      	movs	r3, #0
 80008ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008bc:	2300      	movs	r3, #0
 80008be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008c0:	2300      	movs	r3, #0
 80008c2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008c4:	463b      	mov	r3, r7
 80008c6:	2104      	movs	r1, #4
 80008c8:	4618      	mov	r0, r3
 80008ca:	f00a fd6f 	bl	800b3ac <HAL_RCC_ClockConfig>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80008d4:	f000 fed0 	bl	8001678 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80008d8:	f00c f938 	bl	800cb4c <HAL_RCCEx_EnableMSIPLLMode>
}
 80008dc:	bf00      	nop
 80008de:	3758      	adds	r7, #88	; 0x58
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	40021000 	.word	0x40021000

080008e8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b0a4      	sub	sp, #144	; 0x90
 80008ec:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008ee:	1d3b      	adds	r3, r7, #4
 80008f0:	228c      	movs	r2, #140	; 0x8c
 80008f2:	2100      	movs	r1, #0
 80008f4:	4618      	mov	r0, r3
 80008f6:	f012 fe7f 	bl	80135f8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_USB
 80008fa:	4b14      	ldr	r3, [pc, #80]	; (800094c <PeriphCommonClock_Config+0x64>)
 80008fc:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 80008fe:	2300      	movs	r3, #0
 8000900:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000902:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000906:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800090a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800090e:	677b      	str	r3, [r7, #116]	; 0x74
  PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLSAI1;
 8000910:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000914:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000916:	2301      	movs	r3, #1
 8000918:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800091a:	2301      	movs	r3, #1
 800091c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800091e:	2318      	movs	r3, #24
 8000920:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV12;
 8000922:	230c      	movs	r3, #12
 8000924:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000926:	2302      	movs	r3, #2
 8000928:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800092a:	2302      	movs	r3, #2
 800092c:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 800092e:	4b08      	ldr	r3, [pc, #32]	; (8000950 <PeriphCommonClock_Config+0x68>)
 8000930:	623b      	str	r3, [r7, #32]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000932:	1d3b      	adds	r3, r7, #4
 8000934:	4618      	mov	r0, r3
 8000936:	f00a ff5d 	bl	800b7f4 <HAL_RCCEx_PeriphCLKConfig>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8000940:	f000 fe9a 	bl	8001678 <Error_Handler>
  }
}
 8000944:	bf00      	nop
 8000946:	3790      	adds	r7, #144	; 0x90
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	00086800 	.word	0x00086800
 8000950:	01110000 	.word	0x01110000

08000954 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b08a      	sub	sp, #40	; 0x28
 8000958:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800095a:	f107 031c 	add.w	r3, r7, #28
 800095e:	2200      	movs	r2, #0
 8000960:	601a      	str	r2, [r3, #0]
 8000962:	605a      	str	r2, [r3, #4]
 8000964:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000966:	1d3b      	adds	r3, r7, #4
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]
 8000970:	60da      	str	r2, [r3, #12]
 8000972:	611a      	str	r2, [r3, #16]
 8000974:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000976:	4b2f      	ldr	r3, [pc, #188]	; (8000a34 <MX_ADC1_Init+0xe0>)
 8000978:	4a2f      	ldr	r2, [pc, #188]	; (8000a38 <MX_ADC1_Init+0xe4>)
 800097a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800097c:	4b2d      	ldr	r3, [pc, #180]	; (8000a34 <MX_ADC1_Init+0xe0>)
 800097e:	2200      	movs	r2, #0
 8000980:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000982:	4b2c      	ldr	r3, [pc, #176]	; (8000a34 <MX_ADC1_Init+0xe0>)
 8000984:	2200      	movs	r2, #0
 8000986:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000988:	4b2a      	ldr	r3, [pc, #168]	; (8000a34 <MX_ADC1_Init+0xe0>)
 800098a:	2200      	movs	r2, #0
 800098c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800098e:	4b29      	ldr	r3, [pc, #164]	; (8000a34 <MX_ADC1_Init+0xe0>)
 8000990:	2200      	movs	r2, #0
 8000992:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000994:	4b27      	ldr	r3, [pc, #156]	; (8000a34 <MX_ADC1_Init+0xe0>)
 8000996:	2204      	movs	r2, #4
 8000998:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800099a:	4b26      	ldr	r3, [pc, #152]	; (8000a34 <MX_ADC1_Init+0xe0>)
 800099c:	2200      	movs	r2, #0
 800099e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80009a0:	4b24      	ldr	r3, [pc, #144]	; (8000a34 <MX_ADC1_Init+0xe0>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80009a6:	4b23      	ldr	r3, [pc, #140]	; (8000a34 <MX_ADC1_Init+0xe0>)
 80009a8:	2201      	movs	r2, #1
 80009aa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009ac:	4b21      	ldr	r3, [pc, #132]	; (8000a34 <MX_ADC1_Init+0xe0>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009b4:	4b1f      	ldr	r3, [pc, #124]	; (8000a34 <MX_ADC1_Init+0xe0>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009ba:	4b1e      	ldr	r3, [pc, #120]	; (8000a34 <MX_ADC1_Init+0xe0>)
 80009bc:	2200      	movs	r2, #0
 80009be:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80009c0:	4b1c      	ldr	r3, [pc, #112]	; (8000a34 <MX_ADC1_Init+0xe0>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009c8:	4b1a      	ldr	r3, [pc, #104]	; (8000a34 <MX_ADC1_Init+0xe0>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80009ce:	4b19      	ldr	r3, [pc, #100]	; (8000a34 <MX_ADC1_Init+0xe0>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009d6:	4817      	ldr	r0, [pc, #92]	; (8000a34 <MX_ADC1_Init+0xe0>)
 80009d8:	f006 f982 	bl	8006ce0 <HAL_ADC_Init>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80009e2:	f000 fe49 	bl	8001678 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80009e6:	2300      	movs	r3, #0
 80009e8:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80009ea:	f107 031c 	add.w	r3, r7, #28
 80009ee:	4619      	mov	r1, r3
 80009f0:	4810      	ldr	r0, [pc, #64]	; (8000a34 <MX_ADC1_Init+0xe0>)
 80009f2:	f006 ff01 	bl	80077f8 <HAL_ADCEx_MultiModeConfigChannel>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80009fc:	f000 fe3c 	bl	8001678 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000a00:	4b0e      	ldr	r3, [pc, #56]	; (8000a3c <MX_ADC1_Init+0xe8>)
 8000a02:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a04:	2306      	movs	r3, #6
 8000a06:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a0c:	237f      	movs	r3, #127	; 0x7f
 8000a0e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a10:	2304      	movs	r3, #4
 8000a12:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000a14:	2300      	movs	r3, #0
 8000a16:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a18:	1d3b      	adds	r3, r7, #4
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4805      	ldr	r0, [pc, #20]	; (8000a34 <MX_ADC1_Init+0xe0>)
 8000a1e:	f006 fab9 	bl	8006f94 <HAL_ADC_ConfigChannel>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000a28:	f000 fe26 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a2c:	bf00      	nop
 8000a2e:	3728      	adds	r7, #40	; 0x28
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	200003e4 	.word	0x200003e4
 8000a38:	50040000 	.word	0x50040000
 8000a3c:	10c00010 	.word	0x10c00010

08000a40 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a46:	463b      	mov	r3, r7
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	605a      	str	r2, [r3, #4]
 8000a4e:	609a      	str	r2, [r3, #8]
 8000a50:	60da      	str	r2, [r3, #12]
 8000a52:	611a      	str	r2, [r3, #16]
 8000a54:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000a56:	4b29      	ldr	r3, [pc, #164]	; (8000afc <MX_ADC2_Init+0xbc>)
 8000a58:	4a29      	ldr	r2, [pc, #164]	; (8000b00 <MX_ADC2_Init+0xc0>)
 8000a5a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000a5c:	4b27      	ldr	r3, [pc, #156]	; (8000afc <MX_ADC2_Init+0xbc>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000a62:	4b26      	ldr	r3, [pc, #152]	; (8000afc <MX_ADC2_Init+0xbc>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a68:	4b24      	ldr	r3, [pc, #144]	; (8000afc <MX_ADC2_Init+0xbc>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a6e:	4b23      	ldr	r3, [pc, #140]	; (8000afc <MX_ADC2_Init+0xbc>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a74:	4b21      	ldr	r3, [pc, #132]	; (8000afc <MX_ADC2_Init+0xbc>)
 8000a76:	2204      	movs	r2, #4
 8000a78:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000a7a:	4b20      	ldr	r3, [pc, #128]	; (8000afc <MX_ADC2_Init+0xbc>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000a80:	4b1e      	ldr	r3, [pc, #120]	; (8000afc <MX_ADC2_Init+0xbc>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000a86:	4b1d      	ldr	r3, [pc, #116]	; (8000afc <MX_ADC2_Init+0xbc>)
 8000a88:	2201      	movs	r2, #1
 8000a8a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000a8c:	4b1b      	ldr	r3, [pc, #108]	; (8000afc <MX_ADC2_Init+0xbc>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a94:	4b19      	ldr	r3, [pc, #100]	; (8000afc <MX_ADC2_Init+0xbc>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a9a:	4b18      	ldr	r3, [pc, #96]	; (8000afc <MX_ADC2_Init+0xbc>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000aa0:	4b16      	ldr	r3, [pc, #88]	; (8000afc <MX_ADC2_Init+0xbc>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000aa8:	4b14      	ldr	r3, [pc, #80]	; (8000afc <MX_ADC2_Init+0xbc>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8000aae:	4b13      	ldr	r3, [pc, #76]	; (8000afc <MX_ADC2_Init+0xbc>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000ab6:	4811      	ldr	r0, [pc, #68]	; (8000afc <MX_ADC2_Init+0xbc>)
 8000ab8:	f006 f912 	bl	8006ce0 <HAL_ADC_Init>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8000ac2:	f000 fdd9 	bl	8001678 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000ac6:	4b0f      	ldr	r3, [pc, #60]	; (8000b04 <MX_ADC2_Init+0xc4>)
 8000ac8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000aca:	2306      	movs	r3, #6
 8000acc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ad2:	237f      	movs	r3, #127	; 0x7f
 8000ad4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ad6:	2304      	movs	r3, #4
 8000ad8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000ada:	2300      	movs	r3, #0
 8000adc:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000ade:	463b      	mov	r3, r7
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4806      	ldr	r0, [pc, #24]	; (8000afc <MX_ADC2_Init+0xbc>)
 8000ae4:	f006 fa56 	bl	8006f94 <HAL_ADC_ConfigChannel>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 8000aee:	f000 fdc3 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000af2:	bf00      	nop
 8000af4:	3718      	adds	r7, #24
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	2000044c 	.word	0x2000044c
 8000b00:	50040100 	.word	0x50040100
 8000b04:	25b00200 	.word	0x25b00200

08000b08 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b086      	sub	sp, #24
 8000b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b0e:	463b      	mov	r3, r7
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	605a      	str	r2, [r3, #4]
 8000b16:	609a      	str	r2, [r3, #8]
 8000b18:	60da      	str	r2, [r3, #12]
 8000b1a:	611a      	str	r2, [r3, #16]
 8000b1c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000b1e:	4b29      	ldr	r3, [pc, #164]	; (8000bc4 <MX_ADC3_Init+0xbc>)
 8000b20:	4a29      	ldr	r2, [pc, #164]	; (8000bc8 <MX_ADC3_Init+0xc0>)
 8000b22:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b24:	4b27      	ldr	r3, [pc, #156]	; (8000bc4 <MX_ADC3_Init+0xbc>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000b2a:	4b26      	ldr	r3, [pc, #152]	; (8000bc4 <MX_ADC3_Init+0xbc>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b30:	4b24      	ldr	r3, [pc, #144]	; (8000bc4 <MX_ADC3_Init+0xbc>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b36:	4b23      	ldr	r3, [pc, #140]	; (8000bc4 <MX_ADC3_Init+0xbc>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b3c:	4b21      	ldr	r3, [pc, #132]	; (8000bc4 <MX_ADC3_Init+0xbc>)
 8000b3e:	2204      	movs	r2, #4
 8000b40:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000b42:	4b20      	ldr	r3, [pc, #128]	; (8000bc4 <MX_ADC3_Init+0xbc>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000b48:	4b1e      	ldr	r3, [pc, #120]	; (8000bc4 <MX_ADC3_Init+0xbc>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 8000b4e:	4b1d      	ldr	r3, [pc, #116]	; (8000bc4 <MX_ADC3_Init+0xbc>)
 8000b50:	2201      	movs	r2, #1
 8000b52:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000b54:	4b1b      	ldr	r3, [pc, #108]	; (8000bc4 <MX_ADC3_Init+0xbc>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b5c:	4b19      	ldr	r3, [pc, #100]	; (8000bc4 <MX_ADC3_Init+0xbc>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b62:	4b18      	ldr	r3, [pc, #96]	; (8000bc4 <MX_ADC3_Init+0xbc>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000b68:	4b16      	ldr	r3, [pc, #88]	; (8000bc4 <MX_ADC3_Init+0xbc>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b70:	4b14      	ldr	r3, [pc, #80]	; (8000bc4 <MX_ADC3_Init+0xbc>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8000b76:	4b13      	ldr	r3, [pc, #76]	; (8000bc4 <MX_ADC3_Init+0xbc>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000b7e:	4811      	ldr	r0, [pc, #68]	; (8000bc4 <MX_ADC3_Init+0xbc>)
 8000b80:	f006 f8ae 	bl	8006ce0 <HAL_ADC_Init>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <MX_ADC3_Init+0x86>
  {
    Error_Handler();
 8000b8a:	f000 fd75 	bl	8001678 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000b8e:	4b0f      	ldr	r3, [pc, #60]	; (8000bcc <MX_ADC3_Init+0xc4>)
 8000b90:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b92:	2306      	movs	r3, #6
 8000b94:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000b96:	2300      	movs	r3, #0
 8000b98:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b9a:	237f      	movs	r3, #127	; 0x7f
 8000b9c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b9e:	2304      	movs	r3, #4
 8000ba0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000ba6:	463b      	mov	r3, r7
 8000ba8:	4619      	mov	r1, r3
 8000baa:	4806      	ldr	r0, [pc, #24]	; (8000bc4 <MX_ADC3_Init+0xbc>)
 8000bac:	f006 f9f2 	bl	8006f94 <HAL_ADC_ConfigChannel>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 8000bb6:	f000 fd5f 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000bba:	bf00      	nop
 8000bbc:	3718      	adds	r7, #24
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	200004b4 	.word	0x200004b4
 8000bc8:	50040200 	.word	0x50040200
 8000bcc:	36902000 	.word	0x36902000

08000bd0 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000bd4:	4b16      	ldr	r3, [pc, #88]	; (8000c30 <MX_DCMI_Init+0x60>)
 8000bd6:	4a17      	ldr	r2, [pc, #92]	; (8000c34 <MX_DCMI_Init+0x64>)
 8000bd8:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000bda:	4b15      	ldr	r3, [pc, #84]	; (8000c30 <MX_DCMI_Init+0x60>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000be0:	4b13      	ldr	r3, [pc, #76]	; (8000c30 <MX_DCMI_Init+0x60>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8000be6:	4b12      	ldr	r3, [pc, #72]	; (8000c30 <MX_DCMI_Init+0x60>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8000bec:	4b10      	ldr	r3, [pc, #64]	; (8000c30 <MX_DCMI_Init+0x60>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000bf2:	4b0f      	ldr	r3, [pc, #60]	; (8000c30 <MX_DCMI_Init+0x60>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000bf8:	4b0d      	ldr	r3, [pc, #52]	; (8000c30 <MX_DCMI_Init+0x60>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000bfe:	4b0c      	ldr	r3, [pc, #48]	; (8000c30 <MX_DCMI_Init+0x60>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000c04:	4b0a      	ldr	r3, [pc, #40]	; (8000c30 <MX_DCMI_Init+0x60>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	625a      	str	r2, [r3, #36]	; 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8000c0a:	4b09      	ldr	r3, [pc, #36]	; (8000c30 <MX_DCMI_Init+0x60>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8000c10:	4b07      	ldr	r3, [pc, #28]	; (8000c30 <MX_DCMI_Init+0x60>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	62da      	str	r2, [r3, #44]	; 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8000c16:	4b06      	ldr	r3, [pc, #24]	; (8000c30 <MX_DCMI_Init+0x60>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000c1c:	4804      	ldr	r0, [pc, #16]	; (8000c30 <MX_DCMI_Init+0x60>)
 8000c1e:	f006 ffdf 	bl	8007be0 <HAL_DCMI_Init>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8000c28:	f000 fd26 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000c2c:	bf00      	nop
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	2000051c 	.word	0x2000051c
 8000c34:	50050000 	.word	0x50050000

08000c38 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000c3c:	4b30      	ldr	r3, [pc, #192]	; (8000d00 <MX_DFSDM1_Init+0xc8>)
 8000c3e:	4a31      	ldr	r2, [pc, #196]	; (8000d04 <MX_DFSDM1_Init+0xcc>)
 8000c40:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000c42:	4b2f      	ldr	r3, [pc, #188]	; (8000d00 <MX_DFSDM1_Init+0xc8>)
 8000c44:	2201      	movs	r2, #1
 8000c46:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000c48:	4b2d      	ldr	r3, [pc, #180]	; (8000d00 <MX_DFSDM1_Init+0xc8>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000c4e:	4b2c      	ldr	r3, [pc, #176]	; (8000d00 <MX_DFSDM1_Init+0xc8>)
 8000c50:	2202      	movs	r2, #2
 8000c52:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000c54:	4b2a      	ldr	r3, [pc, #168]	; (8000d00 <MX_DFSDM1_Init+0xc8>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000c5a:	4b29      	ldr	r3, [pc, #164]	; (8000d00 <MX_DFSDM1_Init+0xc8>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000c60:	4b27      	ldr	r3, [pc, #156]	; (8000d00 <MX_DFSDM1_Init+0xc8>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000c66:	4b26      	ldr	r3, [pc, #152]	; (8000d00 <MX_DFSDM1_Init+0xc8>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000c6c:	4b24      	ldr	r3, [pc, #144]	; (8000d00 <MX_DFSDM1_Init+0xc8>)
 8000c6e:	2204      	movs	r2, #4
 8000c70:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000c72:	4b23      	ldr	r3, [pc, #140]	; (8000d00 <MX_DFSDM1_Init+0xc8>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000c78:	4b21      	ldr	r3, [pc, #132]	; (8000d00 <MX_DFSDM1_Init+0xc8>)
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000c7e:	4b20      	ldr	r3, [pc, #128]	; (8000d00 <MX_DFSDM1_Init+0xc8>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000c84:	4b1e      	ldr	r3, [pc, #120]	; (8000d00 <MX_DFSDM1_Init+0xc8>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000c8a:	481d      	ldr	r0, [pc, #116]	; (8000d00 <MX_DFSDM1_Init+0xc8>)
 8000c8c:	f007 f82e 	bl	8007cec <HAL_DFSDM_ChannelInit>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 8000c96:	f000 fcef 	bl	8001678 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8000c9a:	4b1b      	ldr	r3, [pc, #108]	; (8000d08 <MX_DFSDM1_Init+0xd0>)
 8000c9c:	4a1b      	ldr	r2, [pc, #108]	; (8000d0c <MX_DFSDM1_Init+0xd4>)
 8000c9e:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8000ca0:	4b19      	ldr	r3, [pc, #100]	; (8000d08 <MX_DFSDM1_Init+0xd0>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000ca6:	4b18      	ldr	r3, [pc, #96]	; (8000d08 <MX_DFSDM1_Init+0xd0>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 8000cac:	4b16      	ldr	r3, [pc, #88]	; (8000d08 <MX_DFSDM1_Init+0xd0>)
 8000cae:	2202      	movs	r2, #2
 8000cb0:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000cb2:	4b15      	ldr	r3, [pc, #84]	; (8000d08 <MX_DFSDM1_Init+0xd0>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000cb8:	4b13      	ldr	r3, [pc, #76]	; (8000d08 <MX_DFSDM1_Init+0xd0>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000cbe:	4b12      	ldr	r3, [pc, #72]	; (8000d08 <MX_DFSDM1_Init+0xd0>)
 8000cc0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cc4:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000cc6:	4b10      	ldr	r3, [pc, #64]	; (8000d08 <MX_DFSDM1_Init+0xd0>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000ccc:	4b0e      	ldr	r3, [pc, #56]	; (8000d08 <MX_DFSDM1_Init+0xd0>)
 8000cce:	2204      	movs	r2, #4
 8000cd0:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000cd2:	4b0d      	ldr	r3, [pc, #52]	; (8000d08 <MX_DFSDM1_Init+0xd0>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8000cd8:	4b0b      	ldr	r3, [pc, #44]	; (8000d08 <MX_DFSDM1_Init+0xd0>)
 8000cda:	2201      	movs	r2, #1
 8000cdc:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8000cde:	4b0a      	ldr	r3, [pc, #40]	; (8000d08 <MX_DFSDM1_Init+0xd0>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8000ce4:	4b08      	ldr	r3, [pc, #32]	; (8000d08 <MX_DFSDM1_Init+0xd0>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8000cea:	4807      	ldr	r0, [pc, #28]	; (8000d08 <MX_DFSDM1_Init+0xd0>)
 8000cec:	f006 fffe 	bl	8007cec <HAL_DFSDM_ChannelInit>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_DFSDM1_Init+0xc2>
  {
    Error_Handler();
 8000cf6:	f000 fcbf 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20000580 	.word	0x20000580
 8000d04:	40016020 	.word	0x40016020
 8000d08:	200005b8 	.word	0x200005b8
 8000d0c:	40016040 	.word	0x40016040

08000d10 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d14:	4b1b      	ldr	r3, [pc, #108]	; (8000d84 <MX_I2C1_Init+0x74>)
 8000d16:	4a1c      	ldr	r2, [pc, #112]	; (8000d88 <MX_I2C1_Init+0x78>)
 8000d18:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000d1a:	4b1a      	ldr	r3, [pc, #104]	; (8000d84 <MX_I2C1_Init+0x74>)
 8000d1c:	4a1b      	ldr	r2, [pc, #108]	; (8000d8c <MX_I2C1_Init+0x7c>)
 8000d1e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d20:	4b18      	ldr	r3, [pc, #96]	; (8000d84 <MX_I2C1_Init+0x74>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d26:	4b17      	ldr	r3, [pc, #92]	; (8000d84 <MX_I2C1_Init+0x74>)
 8000d28:	2201      	movs	r2, #1
 8000d2a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d2c:	4b15      	ldr	r3, [pc, #84]	; (8000d84 <MX_I2C1_Init+0x74>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d32:	4b14      	ldr	r3, [pc, #80]	; (8000d84 <MX_I2C1_Init+0x74>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d38:	4b12      	ldr	r3, [pc, #72]	; (8000d84 <MX_I2C1_Init+0x74>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d3e:	4b11      	ldr	r3, [pc, #68]	; (8000d84 <MX_I2C1_Init+0x74>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d44:	4b0f      	ldr	r3, [pc, #60]	; (8000d84 <MX_I2C1_Init+0x74>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d4a:	480e      	ldr	r0, [pc, #56]	; (8000d84 <MX_I2C1_Init+0x74>)
 8000d4c:	f007 fcc0 	bl	80086d0 <HAL_I2C_Init>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000d56:	f000 fc8f 	bl	8001678 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	4809      	ldr	r0, [pc, #36]	; (8000d84 <MX_I2C1_Init+0x74>)
 8000d5e:	f008 fb5f 	bl	8009420 <HAL_I2CEx_ConfigAnalogFilter>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d68:	f000 fc86 	bl	8001678 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4805      	ldr	r0, [pc, #20]	; (8000d84 <MX_I2C1_Init+0x74>)
 8000d70:	f008 fba1 	bl	80094b6 <HAL_I2CEx_ConfigDigitalFilter>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d7a:	f000 fc7d 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	200005f0 	.word	0x200005f0
 8000d88:	40005400 	.word	0x40005400
 8000d8c:	10909cec 	.word	0x10909cec

08000d90 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000d94:	4b1b      	ldr	r3, [pc, #108]	; (8000e04 <MX_I2C2_Init+0x74>)
 8000d96:	4a1c      	ldr	r2, [pc, #112]	; (8000e08 <MX_I2C2_Init+0x78>)
 8000d98:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8000d9a:	4b1a      	ldr	r3, [pc, #104]	; (8000e04 <MX_I2C2_Init+0x74>)
 8000d9c:	4a1b      	ldr	r2, [pc, #108]	; (8000e0c <MX_I2C2_Init+0x7c>)
 8000d9e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000da0:	4b18      	ldr	r3, [pc, #96]	; (8000e04 <MX_I2C2_Init+0x74>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000da6:	4b17      	ldr	r3, [pc, #92]	; (8000e04 <MX_I2C2_Init+0x74>)
 8000da8:	2201      	movs	r2, #1
 8000daa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000dac:	4b15      	ldr	r3, [pc, #84]	; (8000e04 <MX_I2C2_Init+0x74>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000db2:	4b14      	ldr	r3, [pc, #80]	; (8000e04 <MX_I2C2_Init+0x74>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000db8:	4b12      	ldr	r3, [pc, #72]	; (8000e04 <MX_I2C2_Init+0x74>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000dbe:	4b11      	ldr	r3, [pc, #68]	; (8000e04 <MX_I2C2_Init+0x74>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dc4:	4b0f      	ldr	r3, [pc, #60]	; (8000e04 <MX_I2C2_Init+0x74>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000dca:	480e      	ldr	r0, [pc, #56]	; (8000e04 <MX_I2C2_Init+0x74>)
 8000dcc:	f007 fc80 	bl	80086d0 <HAL_I2C_Init>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000dd6:	f000 fc4f 	bl	8001678 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000dda:	2100      	movs	r1, #0
 8000ddc:	4809      	ldr	r0, [pc, #36]	; (8000e04 <MX_I2C2_Init+0x74>)
 8000dde:	f008 fb1f 	bl	8009420 <HAL_I2CEx_ConfigAnalogFilter>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000de8:	f000 fc46 	bl	8001678 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000dec:	2100      	movs	r1, #0
 8000dee:	4805      	ldr	r0, [pc, #20]	; (8000e04 <MX_I2C2_Init+0x74>)
 8000df0:	f008 fb61 	bl	80094b6 <HAL_I2CEx_ConfigDigitalFilter>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000dfa:	f000 fc3d 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	20000644 	.word	0x20000644
 8000e08:	40005800 	.word	0x40005800
 8000e0c:	10909cec 	.word	0x10909cec

08000e10 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000e14:	4b12      	ldr	r3, [pc, #72]	; (8000e60 <MX_LPUART1_UART_Init+0x50>)
 8000e16:	4a13      	ldr	r2, [pc, #76]	; (8000e64 <MX_LPUART1_UART_Init+0x54>)
 8000e18:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8000e1a:	4b11      	ldr	r3, [pc, #68]	; (8000e60 <MX_LPUART1_UART_Init+0x50>)
 8000e1c:	4a12      	ldr	r2, [pc, #72]	; (8000e68 <MX_LPUART1_UART_Init+0x58>)
 8000e1e:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8000e20:	4b0f      	ldr	r3, [pc, #60]	; (8000e60 <MX_LPUART1_UART_Init+0x50>)
 8000e22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e26:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000e28:	4b0d      	ldr	r3, [pc, #52]	; (8000e60 <MX_LPUART1_UART_Init+0x50>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000e2e:	4b0c      	ldr	r3, [pc, #48]	; (8000e60 <MX_LPUART1_UART_Init+0x50>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000e34:	4b0a      	ldr	r3, [pc, #40]	; (8000e60 <MX_LPUART1_UART_Init+0x50>)
 8000e36:	220c      	movs	r2, #12
 8000e38:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e3a:	4b09      	ldr	r3, [pc, #36]	; (8000e60 <MX_LPUART1_UART_Init+0x50>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e40:	4b07      	ldr	r3, [pc, #28]	; (8000e60 <MX_LPUART1_UART_Init+0x50>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e46:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <MX_LPUART1_UART_Init+0x50>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000e4c:	4804      	ldr	r0, [pc, #16]	; (8000e60 <MX_LPUART1_UART_Init+0x50>)
 8000e4e:	f00d fb70 	bl	800e532 <HAL_UART_Init>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000e58:	f000 fc0e 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000e5c:	bf00      	nop
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	20000698 	.word	0x20000698
 8000e64:	40008000 	.word	0x40008000
 8000e68:	00033324 	.word	0x00033324

08000e6c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e70:	4b14      	ldr	r3, [pc, #80]	; (8000ec4 <MX_USART1_UART_Init+0x58>)
 8000e72:	4a15      	ldr	r2, [pc, #84]	; (8000ec8 <MX_USART1_UART_Init+0x5c>)
 8000e74:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e76:	4b13      	ldr	r3, [pc, #76]	; (8000ec4 <MX_USART1_UART_Init+0x58>)
 8000e78:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e7c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e7e:	4b11      	ldr	r3, [pc, #68]	; (8000ec4 <MX_USART1_UART_Init+0x58>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e84:	4b0f      	ldr	r3, [pc, #60]	; (8000ec4 <MX_USART1_UART_Init+0x58>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e8a:	4b0e      	ldr	r3, [pc, #56]	; (8000ec4 <MX_USART1_UART_Init+0x58>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e90:	4b0c      	ldr	r3, [pc, #48]	; (8000ec4 <MX_USART1_UART_Init+0x58>)
 8000e92:	220c      	movs	r2, #12
 8000e94:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8000e96:	4b0b      	ldr	r3, [pc, #44]	; (8000ec4 <MX_USART1_UART_Init+0x58>)
 8000e98:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000e9c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e9e:	4b09      	ldr	r3, [pc, #36]	; (8000ec4 <MX_USART1_UART_Init+0x58>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ea4:	4b07      	ldr	r3, [pc, #28]	; (8000ec4 <MX_USART1_UART_Init+0x58>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000eaa:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <MX_USART1_UART_Init+0x58>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000eb0:	4804      	ldr	r0, [pc, #16]	; (8000ec4 <MX_USART1_UART_Init+0x58>)
 8000eb2:	f00d fb3e 	bl	800e532 <HAL_UART_Init>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 8000ebc:	f000 fbdc 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ec0:	bf00      	nop
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	2000071c 	.word	0x2000071c
 8000ec8:	40013800 	.word	0x40013800

08000ecc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ed0:	4b14      	ldr	r3, [pc, #80]	; (8000f24 <MX_USART2_UART_Init+0x58>)
 8000ed2:	4a15      	ldr	r2, [pc, #84]	; (8000f28 <MX_USART2_UART_Init+0x5c>)
 8000ed4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ed6:	4b13      	ldr	r3, [pc, #76]	; (8000f24 <MX_USART2_UART_Init+0x58>)
 8000ed8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000edc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ede:	4b11      	ldr	r3, [pc, #68]	; (8000f24 <MX_USART2_UART_Init+0x58>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ee4:	4b0f      	ldr	r3, [pc, #60]	; (8000f24 <MX_USART2_UART_Init+0x58>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000eea:	4b0e      	ldr	r3, [pc, #56]	; (8000f24 <MX_USART2_UART_Init+0x58>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ef0:	4b0c      	ldr	r3, [pc, #48]	; (8000f24 <MX_USART2_UART_Init+0x58>)
 8000ef2:	220c      	movs	r2, #12
 8000ef4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ef6:	4b0b      	ldr	r3, [pc, #44]	; (8000f24 <MX_USART2_UART_Init+0x58>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000efc:	4b09      	ldr	r3, [pc, #36]	; (8000f24 <MX_USART2_UART_Init+0x58>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f02:	4b08      	ldr	r3, [pc, #32]	; (8000f24 <MX_USART2_UART_Init+0x58>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f08:	4b06      	ldr	r3, [pc, #24]	; (8000f24 <MX_USART2_UART_Init+0x58>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f0e:	4805      	ldr	r0, [pc, #20]	; (8000f24 <MX_USART2_UART_Init+0x58>)
 8000f10:	f00d fb0f 	bl	800e532 <HAL_UART_Init>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000f1a:	f000 fbad 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f1e:	bf00      	nop
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	200007a0 	.word	0x200007a0
 8000f28:	40004400 	.word	0x40004400

08000f2c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000f30:	4b12      	ldr	r3, [pc, #72]	; (8000f7c <MX_QUADSPI_Init+0x50>)
 8000f32:	4a13      	ldr	r2, [pc, #76]	; (8000f80 <MX_QUADSPI_Init+0x54>)
 8000f34:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000f36:	4b11      	ldr	r3, [pc, #68]	; (8000f7c <MX_QUADSPI_Init+0x50>)
 8000f38:	2202      	movs	r2, #2
 8000f3a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000f3c:	4b0f      	ldr	r3, [pc, #60]	; (8000f7c <MX_QUADSPI_Init+0x50>)
 8000f3e:	2204      	movs	r2, #4
 8000f40:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000f42:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <MX_QUADSPI_Init+0x50>)
 8000f44:	2210      	movs	r2, #16
 8000f46:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000f48:	4b0c      	ldr	r3, [pc, #48]	; (8000f7c <MX_QUADSPI_Init+0x50>)
 8000f4a:	2217      	movs	r2, #23
 8000f4c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000f4e:	4b0b      	ldr	r3, [pc, #44]	; (8000f7c <MX_QUADSPI_Init+0x50>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000f54:	4b09      	ldr	r3, [pc, #36]	; (8000f7c <MX_QUADSPI_Init+0x50>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000f5a:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <MX_QUADSPI_Init+0x50>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000f60:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <MX_QUADSPI_Init+0x50>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000f66:	4805      	ldr	r0, [pc, #20]	; (8000f7c <MX_QUADSPI_Init+0x50>)
 8000f68:	f009 fd44 	bl	800a9f4 <HAL_QSPI_Init>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8000f72:	f000 fb81 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000824 	.word	0x20000824
 8000f80:	a0001000 	.word	0xa0001000

08000f84 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000f88:	4b4d      	ldr	r3, [pc, #308]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000f8a:	4a4e      	ldr	r2, [pc, #312]	; (80010c4 <MX_SAI1_Init+0x140>)
 8000f8c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000f8e:	4b4c      	ldr	r3, [pc, #304]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000f94:	4b4a      	ldr	r3, [pc, #296]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8000f9a:	4b49      	ldr	r3, [pc, #292]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000f9c:	2240      	movs	r2, #64	; 0x40
 8000f9e:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000fa0:	4b47      	ldr	r3, [pc, #284]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000fa6:	4b46      	ldr	r3, [pc, #280]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000fac:	4b44      	ldr	r3, [pc, #272]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000fb2:	4b43      	ldr	r3, [pc, #268]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000fb8:	4b41      	ldr	r3, [pc, #260]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000fbe:	4b40      	ldr	r3, [pc, #256]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000fc4:	4b3e      	ldr	r3, [pc, #248]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000fc6:	4a40      	ldr	r2, [pc, #256]	; (80010c8 <MX_SAI1_Init+0x144>)
 8000fc8:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000fca:	4b3d      	ldr	r3, [pc, #244]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000fd0:	4b3b      	ldr	r3, [pc, #236]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000fd6:	4b3a      	ldr	r3, [pc, #232]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000fdc:	4b38      	ldr	r3, [pc, #224]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8000fe2:	4b37      	ldr	r3, [pc, #220]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000fe4:	2208      	movs	r2, #8
 8000fe6:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8000fe8:	4b35      	ldr	r3, [pc, #212]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000fea:	2201      	movs	r2, #1
 8000fec:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000fee:	4b34      	ldr	r3, [pc, #208]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000ff4:	4b32      	ldr	r3, [pc, #200]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000ffa:	4b31      	ldr	r3, [pc, #196]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8001000:	4b2f      	ldr	r3, [pc, #188]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8001002:	2200      	movs	r2, #0
 8001004:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001006:	4b2e      	ldr	r3, [pc, #184]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8001008:	2200      	movs	r2, #0
 800100a:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 800100c:	4b2c      	ldr	r3, [pc, #176]	; (80010c0 <MX_SAI1_Init+0x13c>)
 800100e:	2201      	movs	r2, #1
 8001010:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8001012:	4b2b      	ldr	r3, [pc, #172]	; (80010c0 <MX_SAI1_Init+0x13c>)
 8001014:	2200      	movs	r2, #0
 8001016:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8001018:	4829      	ldr	r0, [pc, #164]	; (80010c0 <MX_SAI1_Init+0x13c>)
 800101a:	f00c f877 	bl	800d10c <HAL_SAI_Init>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 8001024:	f000 fb28 	bl	8001678 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8001028:	4b28      	ldr	r3, [pc, #160]	; (80010cc <MX_SAI1_Init+0x148>)
 800102a:	4a29      	ldr	r2, [pc, #164]	; (80010d0 <MX_SAI1_Init+0x14c>)
 800102c:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 800102e:	4b27      	ldr	r3, [pc, #156]	; (80010cc <MX_SAI1_Init+0x148>)
 8001030:	2200      	movs	r2, #0
 8001032:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8001034:	4b25      	ldr	r3, [pc, #148]	; (80010cc <MX_SAI1_Init+0x148>)
 8001036:	2203      	movs	r2, #3
 8001038:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 800103a:	4b24      	ldr	r3, [pc, #144]	; (80010cc <MX_SAI1_Init+0x148>)
 800103c:	2240      	movs	r2, #64	; 0x40
 800103e:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001040:	4b22      	ldr	r3, [pc, #136]	; (80010cc <MX_SAI1_Init+0x148>)
 8001042:	2200      	movs	r2, #0
 8001044:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001046:	4b21      	ldr	r3, [pc, #132]	; (80010cc <MX_SAI1_Init+0x148>)
 8001048:	2200      	movs	r2, #0
 800104a:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 800104c:	4b1f      	ldr	r3, [pc, #124]	; (80010cc <MX_SAI1_Init+0x148>)
 800104e:	2201      	movs	r2, #1
 8001050:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001052:	4b1e      	ldr	r3, [pc, #120]	; (80010cc <MX_SAI1_Init+0x148>)
 8001054:	2200      	movs	r2, #0
 8001056:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001058:	4b1c      	ldr	r3, [pc, #112]	; (80010cc <MX_SAI1_Init+0x148>)
 800105a:	2200      	movs	r2, #0
 800105c:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800105e:	4b1b      	ldr	r3, [pc, #108]	; (80010cc <MX_SAI1_Init+0x148>)
 8001060:	2200      	movs	r2, #0
 8001062:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001064:	4b19      	ldr	r3, [pc, #100]	; (80010cc <MX_SAI1_Init+0x148>)
 8001066:	2200      	movs	r2, #0
 8001068:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 800106a:	4b18      	ldr	r3, [pc, #96]	; (80010cc <MX_SAI1_Init+0x148>)
 800106c:	2200      	movs	r2, #0
 800106e:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001070:	4b16      	ldr	r3, [pc, #88]	; (80010cc <MX_SAI1_Init+0x148>)
 8001072:	2200      	movs	r2, #0
 8001074:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 8001076:	4b15      	ldr	r3, [pc, #84]	; (80010cc <MX_SAI1_Init+0x148>)
 8001078:	2208      	movs	r2, #8
 800107a:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 800107c:	4b13      	ldr	r3, [pc, #76]	; (80010cc <MX_SAI1_Init+0x148>)
 800107e:	2201      	movs	r2, #1
 8001080:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001082:	4b12      	ldr	r3, [pc, #72]	; (80010cc <MX_SAI1_Init+0x148>)
 8001084:	2200      	movs	r2, #0
 8001086:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001088:	4b10      	ldr	r3, [pc, #64]	; (80010cc <MX_SAI1_Init+0x148>)
 800108a:	2200      	movs	r2, #0
 800108c:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800108e:	4b0f      	ldr	r3, [pc, #60]	; (80010cc <MX_SAI1_Init+0x148>)
 8001090:	2200      	movs	r2, #0
 8001092:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8001094:	4b0d      	ldr	r3, [pc, #52]	; (80010cc <MX_SAI1_Init+0x148>)
 8001096:	2200      	movs	r2, #0
 8001098:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800109a:	4b0c      	ldr	r3, [pc, #48]	; (80010cc <MX_SAI1_Init+0x148>)
 800109c:	2200      	movs	r2, #0
 800109e:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 80010a0:	4b0a      	ldr	r3, [pc, #40]	; (80010cc <MX_SAI1_Init+0x148>)
 80010a2:	2201      	movs	r2, #1
 80010a4:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 80010a6:	4b09      	ldr	r3, [pc, #36]	; (80010cc <MX_SAI1_Init+0x148>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 80010ac:	4807      	ldr	r0, [pc, #28]	; (80010cc <MX_SAI1_Init+0x148>)
 80010ae:	f00c f82d 	bl	800d10c <HAL_SAI_Init>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 80010b8:	f000 fade 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20000870 	.word	0x20000870
 80010c4:	40015404 	.word	0x40015404
 80010c8:	0002ee00 	.word	0x0002ee00
 80010cc:	200008f4 	.word	0x200008f4
 80010d0:	40015424 	.word	0x40015424

080010d4 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80010d8:	4b14      	ldr	r3, [pc, #80]	; (800112c <MX_SDMMC1_SD_Init+0x58>)
 80010da:	4a15      	ldr	r2, [pc, #84]	; (8001130 <MX_SDMMC1_SD_Init+0x5c>)
 80010dc:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80010de:	4b13      	ldr	r3, [pc, #76]	; (800112c <MX_SDMMC1_SD_Init+0x58>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 80010e4:	4b11      	ldr	r3, [pc, #68]	; (800112c <MX_SDMMC1_SD_Init+0x58>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80010ea:	4b10      	ldr	r3, [pc, #64]	; (800112c <MX_SDMMC1_SD_Init+0x58>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 80010f0:	4b0e      	ldr	r3, [pc, #56]	; (800112c <MX_SDMMC1_SD_Init+0x58>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80010f6:	4b0d      	ldr	r3, [pc, #52]	; (800112c <MX_SDMMC1_SD_Init+0x58>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 80010fc:	4b0b      	ldr	r3, [pc, #44]	; (800112c <MX_SDMMC1_SD_Init+0x58>)
 80010fe:	2200      	movs	r2, #0
 8001100:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8001102:	480a      	ldr	r0, [pc, #40]	; (800112c <MX_SDMMC1_SD_Init+0x58>)
 8001104:	f00c fb38 	bl	800d778 <HAL_SD_Init>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_SDMMC1_SD_Init+0x3e>
  {
    Error_Handler();
 800110e:	f000 fab3 	bl	8001678 <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8001112:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001116:	4805      	ldr	r0, [pc, #20]	; (800112c <MX_SDMMC1_SD_Init+0x58>)
 8001118:	f00c fda8 	bl	800dc6c <HAL_SD_ConfigWideBusOperation>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_SDMMC1_SD_Init+0x52>
  {
    Error_Handler();
 8001122:	f000 faa9 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	20000978 	.word	0x20000978
 8001130:	40012800 	.word	0x40012800

08001134 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001138:	4b1b      	ldr	r3, [pc, #108]	; (80011a8 <MX_SPI1_Init+0x74>)
 800113a:	4a1c      	ldr	r2, [pc, #112]	; (80011ac <MX_SPI1_Init+0x78>)
 800113c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800113e:	4b1a      	ldr	r3, [pc, #104]	; (80011a8 <MX_SPI1_Init+0x74>)
 8001140:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001144:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001146:	4b18      	ldr	r3, [pc, #96]	; (80011a8 <MX_SPI1_Init+0x74>)
 8001148:	2200      	movs	r2, #0
 800114a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800114c:	4b16      	ldr	r3, [pc, #88]	; (80011a8 <MX_SPI1_Init+0x74>)
 800114e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001152:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001154:	4b14      	ldr	r3, [pc, #80]	; (80011a8 <MX_SPI1_Init+0x74>)
 8001156:	2200      	movs	r2, #0
 8001158:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800115a:	4b13      	ldr	r3, [pc, #76]	; (80011a8 <MX_SPI1_Init+0x74>)
 800115c:	2200      	movs	r2, #0
 800115e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001160:	4b11      	ldr	r3, [pc, #68]	; (80011a8 <MX_SPI1_Init+0x74>)
 8001162:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001166:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001168:	4b0f      	ldr	r3, [pc, #60]	; (80011a8 <MX_SPI1_Init+0x74>)
 800116a:	2200      	movs	r2, #0
 800116c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800116e:	4b0e      	ldr	r3, [pc, #56]	; (80011a8 <MX_SPI1_Init+0x74>)
 8001170:	2200      	movs	r2, #0
 8001172:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001174:	4b0c      	ldr	r3, [pc, #48]	; (80011a8 <MX_SPI1_Init+0x74>)
 8001176:	2200      	movs	r2, #0
 8001178:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800117a:	4b0b      	ldr	r3, [pc, #44]	; (80011a8 <MX_SPI1_Init+0x74>)
 800117c:	2200      	movs	r2, #0
 800117e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001180:	4b09      	ldr	r3, [pc, #36]	; (80011a8 <MX_SPI1_Init+0x74>)
 8001182:	2207      	movs	r2, #7
 8001184:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001186:	4b08      	ldr	r3, [pc, #32]	; (80011a8 <MX_SPI1_Init+0x74>)
 8001188:	2200      	movs	r2, #0
 800118a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800118c:	4b06      	ldr	r3, [pc, #24]	; (80011a8 <MX_SPI1_Init+0x74>)
 800118e:	2208      	movs	r2, #8
 8001190:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001192:	4805      	ldr	r0, [pc, #20]	; (80011a8 <MX_SPI1_Init+0x74>)
 8001194:	f00d f8e2 	bl	800e35c <HAL_SPI_Init>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800119e:	f000 fa6b 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	200009fc 	.word	0x200009fc
 80011ac:	40013000 	.word	0x40013000

080011b0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80011b4:	4b1b      	ldr	r3, [pc, #108]	; (8001224 <MX_SPI2_Init+0x74>)
 80011b6:	4a1c      	ldr	r2, [pc, #112]	; (8001228 <MX_SPI2_Init+0x78>)
 80011b8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80011ba:	4b1a      	ldr	r3, [pc, #104]	; (8001224 <MX_SPI2_Init+0x74>)
 80011bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011c0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80011c2:	4b18      	ldr	r3, [pc, #96]	; (8001224 <MX_SPI2_Init+0x74>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80011c8:	4b16      	ldr	r3, [pc, #88]	; (8001224 <MX_SPI2_Init+0x74>)
 80011ca:	f44f 7240 	mov.w	r2, #768	; 0x300
 80011ce:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011d0:	4b14      	ldr	r3, [pc, #80]	; (8001224 <MX_SPI2_Init+0x74>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011d6:	4b13      	ldr	r3, [pc, #76]	; (8001224 <MX_SPI2_Init+0x74>)
 80011d8:	2200      	movs	r2, #0
 80011da:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80011dc:	4b11      	ldr	r3, [pc, #68]	; (8001224 <MX_SPI2_Init+0x74>)
 80011de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011e2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011e4:	4b0f      	ldr	r3, [pc, #60]	; (8001224 <MX_SPI2_Init+0x74>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011ea:	4b0e      	ldr	r3, [pc, #56]	; (8001224 <MX_SPI2_Init+0x74>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80011f0:	4b0c      	ldr	r3, [pc, #48]	; (8001224 <MX_SPI2_Init+0x74>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011f6:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <MX_SPI2_Init+0x74>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80011fc:	4b09      	ldr	r3, [pc, #36]	; (8001224 <MX_SPI2_Init+0x74>)
 80011fe:	2207      	movs	r2, #7
 8001200:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001202:	4b08      	ldr	r3, [pc, #32]	; (8001224 <MX_SPI2_Init+0x74>)
 8001204:	2200      	movs	r2, #0
 8001206:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001208:	4b06      	ldr	r3, [pc, #24]	; (8001224 <MX_SPI2_Init+0x74>)
 800120a:	2208      	movs	r2, #8
 800120c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800120e:	4805      	ldr	r0, [pc, #20]	; (8001224 <MX_SPI2_Init+0x74>)
 8001210:	f00d f8a4 	bl	800e35c <HAL_SPI_Init>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800121a:	f000 fa2d 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	20000a60 	.word	0x20000a60
 8001228:	40003800 	.word	0x40003800

0800122c <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b088      	sub	sp, #32
 8001230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8001232:	463b      	mov	r3, r7
 8001234:	2220      	movs	r2, #32
 8001236:	2100      	movs	r1, #0
 8001238:	4618      	mov	r0, r3
 800123a:	f012 f9dd 	bl	80135f8 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 800123e:	4b4f      	ldr	r3, [pc, #316]	; (800137c <MX_FMC_Init+0x150>)
 8001240:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001244:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8001246:	4b4d      	ldr	r3, [pc, #308]	; (800137c <MX_FMC_Init+0x150>)
 8001248:	4a4d      	ldr	r2, [pc, #308]	; (8001380 <MX_FMC_Init+0x154>)
 800124a:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK2;
 800124c:	4b4b      	ldr	r3, [pc, #300]	; (800137c <MX_FMC_Init+0x150>)
 800124e:	2202      	movs	r2, #2
 8001250:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8001252:	4b4a      	ldr	r3, [pc, #296]	; (800137c <MX_FMC_Init+0x150>)
 8001254:	2200      	movs	r2, #0
 8001256:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8001258:	4b48      	ldr	r3, [pc, #288]	; (800137c <MX_FMC_Init+0x150>)
 800125a:	2200      	movs	r2, #0
 800125c:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 800125e:	4b47      	ldr	r3, [pc, #284]	; (800137c <MX_FMC_Init+0x150>)
 8001260:	2210      	movs	r2, #16
 8001262:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8001264:	4b45      	ldr	r3, [pc, #276]	; (800137c <MX_FMC_Init+0x150>)
 8001266:	2200      	movs	r2, #0
 8001268:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 800126a:	4b44      	ldr	r3, [pc, #272]	; (800137c <MX_FMC_Init+0x150>)
 800126c:	2200      	movs	r2, #0
 800126e:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8001270:	4b42      	ldr	r3, [pc, #264]	; (800137c <MX_FMC_Init+0x150>)
 8001272:	2200      	movs	r2, #0
 8001274:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 8001276:	4b41      	ldr	r3, [pc, #260]	; (800137c <MX_FMC_Init+0x150>)
 8001278:	2200      	movs	r2, #0
 800127a:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 800127c:	4b3f      	ldr	r3, [pc, #252]	; (800137c <MX_FMC_Init+0x150>)
 800127e:	2200      	movs	r2, #0
 8001280:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8001282:	4b3e      	ldr	r3, [pc, #248]	; (800137c <MX_FMC_Init+0x150>)
 8001284:	2200      	movs	r2, #0
 8001286:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001288:	4b3c      	ldr	r3, [pc, #240]	; (800137c <MX_FMC_Init+0x150>)
 800128a:	2200      	movs	r2, #0
 800128c:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 800128e:	4b3b      	ldr	r3, [pc, #236]	; (800137c <MX_FMC_Init+0x150>)
 8001290:	2200      	movs	r2, #0
 8001292:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001294:	4b39      	ldr	r3, [pc, #228]	; (800137c <MX_FMC_Init+0x150>)
 8001296:	2200      	movs	r2, #0
 8001298:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 800129a:	4b38      	ldr	r3, [pc, #224]	; (800137c <MX_FMC_Init+0x150>)
 800129c:	2200      	movs	r2, #0
 800129e:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 80012a0:	4b36      	ldr	r3, [pc, #216]	; (800137c <MX_FMC_Init+0x150>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 80012a6:	230f      	movs	r3, #15
 80012a8:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 80012aa:	230f      	movs	r3, #15
 80012ac:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 80012ae:	23ff      	movs	r3, #255	; 0xff
 80012b0:	60bb      	str	r3, [r7, #8]
  Timing.BusTurnAroundDuration = 15;
 80012b2:	230f      	movs	r3, #15
 80012b4:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80012b6:	2310      	movs	r3, #16
 80012b8:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80012ba:	2311      	movs	r3, #17
 80012bc:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 80012be:	2300      	movs	r3, #0
 80012c0:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80012c2:	463b      	mov	r3, r7
 80012c4:	2200      	movs	r2, #0
 80012c6:	4619      	mov	r1, r3
 80012c8:	482c      	ldr	r0, [pc, #176]	; (800137c <MX_FMC_Init+0x150>)
 80012ca:	f00d f8ea 	bl	800e4a2 <HAL_SRAM_Init>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_FMC_Init+0xac>
  {
    Error_Handler( );
 80012d4:	f000 f9d0 	bl	8001678 <Error_Handler>
  }

  /** Perform the SRAM2 memory initialization sequence
  */
  hsram2.Instance = FMC_NORSRAM_DEVICE;
 80012d8:	4b2a      	ldr	r3, [pc, #168]	; (8001384 <MX_FMC_Init+0x158>)
 80012da:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80012de:	601a      	str	r2, [r3, #0]
  hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 80012e0:	4b28      	ldr	r3, [pc, #160]	; (8001384 <MX_FMC_Init+0x158>)
 80012e2:	4a27      	ldr	r2, [pc, #156]	; (8001380 <MX_FMC_Init+0x154>)
 80012e4:	605a      	str	r2, [r3, #4]
  /* hsram2.Init */
  hsram2.Init.NSBank = FMC_NORSRAM_BANK1;
 80012e6:	4b27      	ldr	r3, [pc, #156]	; (8001384 <MX_FMC_Init+0x158>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	609a      	str	r2, [r3, #8]
  hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 80012ec:	4b25      	ldr	r3, [pc, #148]	; (8001384 <MX_FMC_Init+0x158>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	60da      	str	r2, [r3, #12]
  hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 80012f2:	4b24      	ldr	r3, [pc, #144]	; (8001384 <MX_FMC_Init+0x158>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	611a      	str	r2, [r3, #16]
  hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80012f8:	4b22      	ldr	r3, [pc, #136]	; (8001384 <MX_FMC_Init+0x158>)
 80012fa:	2210      	movs	r2, #16
 80012fc:	615a      	str	r2, [r3, #20]
  hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 80012fe:	4b21      	ldr	r3, [pc, #132]	; (8001384 <MX_FMC_Init+0x158>)
 8001300:	2200      	movs	r2, #0
 8001302:	619a      	str	r2, [r3, #24]
  hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8001304:	4b1f      	ldr	r3, [pc, #124]	; (8001384 <MX_FMC_Init+0x158>)
 8001306:	2200      	movs	r2, #0
 8001308:	61da      	str	r2, [r3, #28]
  hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 800130a:	4b1e      	ldr	r3, [pc, #120]	; (8001384 <MX_FMC_Init+0x158>)
 800130c:	2200      	movs	r2, #0
 800130e:	621a      	str	r2, [r3, #32]
  hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8001310:	4b1c      	ldr	r3, [pc, #112]	; (8001384 <MX_FMC_Init+0x158>)
 8001312:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001316:	625a      	str	r2, [r3, #36]	; 0x24
  hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8001318:	4b1a      	ldr	r3, [pc, #104]	; (8001384 <MX_FMC_Init+0x158>)
 800131a:	2200      	movs	r2, #0
 800131c:	629a      	str	r2, [r3, #40]	; 0x28
  hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 800131e:	4b19      	ldr	r3, [pc, #100]	; (8001384 <MX_FMC_Init+0x158>)
 8001320:	2200      	movs	r2, #0
 8001322:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001324:	4b17      	ldr	r3, [pc, #92]	; (8001384 <MX_FMC_Init+0x158>)
 8001326:	2200      	movs	r2, #0
 8001328:	631a      	str	r2, [r3, #48]	; 0x30
  hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 800132a:	4b16      	ldr	r3, [pc, #88]	; (8001384 <MX_FMC_Init+0x158>)
 800132c:	2200      	movs	r2, #0
 800132e:	635a      	str	r2, [r3, #52]	; 0x34
  hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001330:	4b14      	ldr	r3, [pc, #80]	; (8001384 <MX_FMC_Init+0x158>)
 8001332:	2200      	movs	r2, #0
 8001334:	639a      	str	r2, [r3, #56]	; 0x38
  hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8001336:	4b13      	ldr	r3, [pc, #76]	; (8001384 <MX_FMC_Init+0x158>)
 8001338:	2200      	movs	r2, #0
 800133a:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 800133c:	4b11      	ldr	r3, [pc, #68]	; (8001384 <MX_FMC_Init+0x158>)
 800133e:	2200      	movs	r2, #0
 8001340:	641a      	str	r2, [r3, #64]	; 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 8001342:	230f      	movs	r3, #15
 8001344:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8001346:	230f      	movs	r3, #15
 8001348:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 800134a:	23ff      	movs	r3, #255	; 0xff
 800134c:	60bb      	str	r3, [r7, #8]
  Timing.BusTurnAroundDuration = 15;
 800134e:	230f      	movs	r3, #15
 8001350:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001352:	2310      	movs	r3, #16
 8001354:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001356:	2311      	movs	r3, #17
 8001358:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 800135a:	2300      	movs	r3, #0
 800135c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
 800135e:	463b      	mov	r3, r7
 8001360:	2200      	movs	r2, #0
 8001362:	4619      	mov	r1, r3
 8001364:	4807      	ldr	r0, [pc, #28]	; (8001384 <MX_FMC_Init+0x158>)
 8001366:	f00d f89c 	bl	800e4a2 <HAL_SRAM_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_FMC_Init+0x148>
  {
    Error_Handler( );
 8001370:	f000 f982 	bl	8001678 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001374:	bf00      	nop
 8001376:	3720      	adds	r7, #32
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	20000ac4 	.word	0x20000ac4
 8001380:	a0000104 	.word	0xa0000104
 8001384:	20000b14 	.word	0x20000b14

08001388 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b08e      	sub	sp, #56	; 0x38
 800138c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800138e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	609a      	str	r2, [r3, #8]
 800139a:	60da      	str	r2, [r3, #12]
 800139c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800139e:	4baf      	ldr	r3, [pc, #700]	; (800165c <MX_GPIO_Init+0x2d4>)
 80013a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a2:	4aae      	ldr	r2, [pc, #696]	; (800165c <MX_GPIO_Init+0x2d4>)
 80013a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013aa:	4bac      	ldr	r3, [pc, #688]	; (800165c <MX_GPIO_Init+0x2d4>)
 80013ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013b2:	623b      	str	r3, [r7, #32]
 80013b4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013b6:	4ba9      	ldr	r3, [pc, #676]	; (800165c <MX_GPIO_Init+0x2d4>)
 80013b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ba:	4aa8      	ldr	r2, [pc, #672]	; (800165c <MX_GPIO_Init+0x2d4>)
 80013bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013c2:	4ba6      	ldr	r3, [pc, #664]	; (800165c <MX_GPIO_Init+0x2d4>)
 80013c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013ca:	61fb      	str	r3, [r7, #28]
 80013cc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013ce:	4ba3      	ldr	r3, [pc, #652]	; (800165c <MX_GPIO_Init+0x2d4>)
 80013d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d2:	4aa2      	ldr	r2, [pc, #648]	; (800165c <MX_GPIO_Init+0x2d4>)
 80013d4:	f043 0310 	orr.w	r3, r3, #16
 80013d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013da:	4ba0      	ldr	r3, [pc, #640]	; (800165c <MX_GPIO_Init+0x2d4>)
 80013dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013de:	f003 0310 	and.w	r3, r3, #16
 80013e2:	61bb      	str	r3, [r7, #24]
 80013e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e6:	4b9d      	ldr	r3, [pc, #628]	; (800165c <MX_GPIO_Init+0x2d4>)
 80013e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ea:	4a9c      	ldr	r2, [pc, #624]	; (800165c <MX_GPIO_Init+0x2d4>)
 80013ec:	f043 0302 	orr.w	r3, r3, #2
 80013f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013f2:	4b9a      	ldr	r3, [pc, #616]	; (800165c <MX_GPIO_Init+0x2d4>)
 80013f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	617b      	str	r3, [r7, #20]
 80013fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013fe:	4b97      	ldr	r3, [pc, #604]	; (800165c <MX_GPIO_Init+0x2d4>)
 8001400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001402:	4a96      	ldr	r2, [pc, #600]	; (800165c <MX_GPIO_Init+0x2d4>)
 8001404:	f043 0301 	orr.w	r3, r3, #1
 8001408:	64d3      	str	r3, [r2, #76]	; 0x4c
 800140a:	4b94      	ldr	r3, [pc, #592]	; (800165c <MX_GPIO_Init+0x2d4>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140e:	f003 0301 	and.w	r3, r3, #1
 8001412:	613b      	str	r3, [r7, #16]
 8001414:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001416:	4b91      	ldr	r3, [pc, #580]	; (800165c <MX_GPIO_Init+0x2d4>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800141a:	4a90      	ldr	r2, [pc, #576]	; (800165c <MX_GPIO_Init+0x2d4>)
 800141c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001420:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001422:	4b8e      	ldr	r3, [pc, #568]	; (800165c <MX_GPIO_Init+0x2d4>)
 8001424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001426:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 800142e:	f009 fad1 	bl	800a9d4 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001432:	4b8a      	ldr	r3, [pc, #552]	; (800165c <MX_GPIO_Init+0x2d4>)
 8001434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001436:	4a89      	ldr	r2, [pc, #548]	; (800165c <MX_GPIO_Init+0x2d4>)
 8001438:	f043 0308 	orr.w	r3, r3, #8
 800143c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800143e:	4b87      	ldr	r3, [pc, #540]	; (800165c <MX_GPIO_Init+0x2d4>)
 8001440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001442:	f003 0308 	and.w	r3, r3, #8
 8001446:	60bb      	str	r3, [r7, #8]
 8001448:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800144a:	4b84      	ldr	r3, [pc, #528]	; (800165c <MX_GPIO_Init+0x2d4>)
 800144c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800144e:	4a83      	ldr	r2, [pc, #524]	; (800165c <MX_GPIO_Init+0x2d4>)
 8001450:	f043 0304 	orr.w	r3, r3, #4
 8001454:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001456:	4b81      	ldr	r3, [pc, #516]	; (800165c <MX_GPIO_Init+0x2d4>)
 8001458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800145a:	f003 0304 	and.w	r3, r3, #4
 800145e:	607b      	str	r3, [r7, #4]
 8001460:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001462:	4b7e      	ldr	r3, [pc, #504]	; (800165c <MX_GPIO_Init+0x2d4>)
 8001464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001466:	4a7d      	ldr	r2, [pc, #500]	; (800165c <MX_GPIO_Init+0x2d4>)
 8001468:	f043 0320 	orr.w	r3, r3, #32
 800146c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800146e:	4b7b      	ldr	r3, [pc, #492]	; (800165c <MX_GPIO_Init+0x2d4>)
 8001470:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001472:	f003 0320 	and.w	r3, r3, #32
 8001476:	603b      	str	r3, [r7, #0]
 8001478:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
 800147a:	2200      	movs	r2, #0
 800147c:	2101      	movs	r1, #1
 800147e:	4878      	ldr	r0, [pc, #480]	; (8001660 <MX_GPIO_Init+0x2d8>)
 8001480:	f007 f90e 	bl	80086a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MFX_WAKEUP_Pin|LCD_PWR_ON_Pin|MIC_VDD_Pin, GPIO_PIN_RESET);
 8001484:	2200      	movs	r2, #0
 8001486:	2143      	movs	r1, #67	; 0x43
 8001488:	4876      	ldr	r0, [pc, #472]	; (8001664 <MX_GPIO_Init+0x2dc>)
 800148a:	f007 f909 	bl	80086a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 800148e:	2200      	movs	r2, #0
 8001490:	2140      	movs	r1, #64	; 0x40
 8001492:	4875      	ldr	r0, [pc, #468]	; (8001668 <MX_GPIO_Init+0x2e0>)
 8001494:	f007 f904 	bl	80086a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001498:	2200      	movs	r2, #0
 800149a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800149e:	4873      	ldr	r0, [pc, #460]	; (800166c <MX_GPIO_Init+0x2e4>)
 80014a0:	f007 f8fe 	bl	80086a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : JOY_DOWN_Pin JOY_LEFT_Pin JOY_UP_Pin */
  GPIO_InitStruct.Pin = JOY_DOWN_Pin|JOY_LEFT_Pin|JOY_UP_Pin;
 80014a4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014aa:	2300      	movs	r3, #0
 80014ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80014ae:	2302      	movs	r3, #2
 80014b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80014b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014b6:	4619      	mov	r1, r3
 80014b8:	4869      	ldr	r0, [pc, #420]	; (8001660 <MX_GPIO_Init+0x2d8>)
 80014ba:	f006 fe6d 	bl	8008198 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_INT_Pin */
  GPIO_InitStruct.Pin = STMOD_INT_Pin;
 80014be:	2304      	movs	r3, #4
 80014c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014c2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80014c6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(STMOD_INT_GPIO_Port, &GPIO_InitStruct);
 80014cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014d0:	4619      	mov	r1, r3
 80014d2:	4864      	ldr	r0, [pc, #400]	; (8001664 <MX_GPIO_Init+0x2dc>)
 80014d4:	f006 fe60 	bl	8008198 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 80014d8:	2301      	movs	r3, #1
 80014da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014dc:	2301      	movs	r3, #1
 80014de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e4:	2300      	movs	r3, #0
 80014e6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 80014e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ec:	4619      	mov	r1, r3
 80014ee:	485c      	ldr	r0, [pc, #368]	; (8001660 <MX_GPIO_Init+0x2d8>)
 80014f0:	f006 fe52 	bl	8008198 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 80014f4:	2340      	movs	r3, #64	; 0x40
 80014f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f8:	2302      	movs	r3, #2
 80014fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fc:	2300      	movs	r3, #0
 80014fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001500:	2300      	movs	r3, #0
 8001502:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001504:	2303      	movs	r3, #3
 8001506:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001508:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800150c:	4619      	mov	r1, r3
 800150e:	4854      	ldr	r0, [pc, #336]	; (8001660 <MX_GPIO_Init+0x2d8>)
 8001510:	f006 fe42 	bl	8008198 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D3_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin|ARD_D9_Pin;
 8001514:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001518:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800151a:	2302      	movs	r3, #2
 800151c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151e:	2300      	movs	r3, #0
 8001520:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001522:	2300      	movs	r3, #0
 8001524:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001526:	2303      	movs	r3, #3
 8001528:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800152a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800152e:	4619      	mov	r1, r3
 8001530:	484c      	ldr	r0, [pc, #304]	; (8001664 <MX_GPIO_Init+0x2dc>)
 8001532:	f006 fe31 	bl	8008198 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 8001536:	f44f 7300 	mov.w	r3, #512	; 0x200
 800153a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153c:	2302      	movs	r3, #2
 800153e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001540:	2300      	movs	r3, #0
 8001542:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001544:	2300      	movs	r3, #0
 8001546:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001548:	2302      	movs	r3, #2
 800154a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 800154c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001550:	4619      	mov	r1, r3
 8001552:	4846      	ldr	r0, [pc, #280]	; (800166c <MX_GPIO_Init+0x2e4>)
 8001554:	f006 fe20 	bl	8008198 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_TE_Pin */
  GPIO_InitStruct.Pin = LCD_TE_Pin;
 8001558:	2380      	movs	r3, #128	; 0x80
 800155a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800155c:	2300      	movs	r3, #0
 800155e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(LCD_TE_GPIO_Port, &GPIO_InitStruct);
 8001564:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001568:	4619      	mov	r1, r3
 800156a:	483e      	ldr	r0, [pc, #248]	; (8001664 <MX_GPIO_Init+0x2dc>)
 800156c:	f006 fe14 	bl	8008198 <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_WAKEUP_Pin LCD_PWR_ON_Pin MIC_VDD_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin|LCD_PWR_ON_Pin|MIC_VDD_Pin;
 8001570:	2343      	movs	r3, #67	; 0x43
 8001572:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001574:	2301      	movs	r3, #1
 8001576:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001578:	2300      	movs	r3, #0
 800157a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157c:	2300      	movs	r3, #0
 800157e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001580:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001584:	4619      	mov	r1, r3
 8001586:	4837      	ldr	r0, [pc, #220]	; (8001664 <MX_GPIO_Init+0x2dc>)
 8001588:	f006 fe06 	bl	8008198 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_RST_Pin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 800158c:	2340      	movs	r3, #64	; 0x40
 800158e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001590:	2301      	movs	r3, #1
 8001592:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001598:	2300      	movs	r3, #0
 800159a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 800159c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015a0:	4619      	mov	r1, r3
 80015a2:	4831      	ldr	r0, [pc, #196]	; (8001668 <MX_GPIO_Init+0x2e0>)
 80015a4:	f006 fdf8 	bl	8008198 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTP_INT_Pin */
  GPIO_InitStruct.Pin = CTP_INT_Pin;
 80015a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80015ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015ae:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80015b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b4:	2300      	movs	r3, #0
 80015b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CTP_INT_GPIO_Port, &GPIO_InitStruct);
 80015b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015bc:	4619      	mov	r1, r3
 80015be:	482c      	ldr	r0, [pc, #176]	; (8001670 <MX_GPIO_Init+0x2e8>)
 80015c0:	f006 fdea 	bl	8008198 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_CLK_Pin */
  GPIO_InitStruct.Pin = DCMI_CLK_Pin;
 80015c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ca:	2302      	movs	r3, #2
 80015cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ce:	2300      	movs	r3, #0
 80015d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d2:	2300      	movs	r3, #0
 80015d4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LPTIM2;
 80015d6:	230e      	movs	r3, #14
 80015d8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DCMI_CLK_GPIO_Port, &GPIO_InitStruct);
 80015da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015de:	4619      	mov	r1, r3
 80015e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015e4:	f006 fdd8 	bl	8008198 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 80015e8:	2320      	movs	r3, #32
 80015ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015ec:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80015f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f2:	2300      	movs	r3, #0
 80015f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 80015f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015fa:	4619      	mov	r1, r3
 80015fc:	481a      	ldr	r0, [pc, #104]	; (8001668 <MX_GPIO_Init+0x2e0>)
 80015fe:	f006 fdcb 	bl	8008198 <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_RIGHT_Pin */
  GPIO_InitStruct.Pin = JOY_RIGHT_Pin;
 8001602:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001606:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001608:	2300      	movs	r3, #0
 800160a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800160c:	2302      	movs	r3, #2
 800160e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(JOY_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8001610:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001614:	4619      	mov	r1, r3
 8001616:	4817      	ldr	r0, [pc, #92]	; (8001674 <MX_GPIO_Init+0x2ec>)
 8001618:	f006 fdbe 	bl	8008198 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_RESET_Pin */
  GPIO_InitStruct.Pin = STMOD_RESET_Pin;
 800161c:	2304      	movs	r3, #4
 800161e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001620:	2300      	movs	r3, #0
 8001622:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001624:	2300      	movs	r3, #0
 8001626:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(STMOD_RESET_GPIO_Port, &GPIO_InitStruct);
 8001628:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800162c:	4619      	mov	r1, r3
 800162e:	480f      	ldr	r0, [pc, #60]	; (800166c <MX_GPIO_Init+0x2e4>)
 8001630:	f006 fdb2 	bl	8008198 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001634:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001638:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800163a:	2311      	movs	r3, #17
 800163c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163e:	2300      	movs	r3, #0
 8001640:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001642:	2300      	movs	r3, #0
 8001644:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001646:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800164a:	4619      	mov	r1, r3
 800164c:	4807      	ldr	r0, [pc, #28]	; (800166c <MX_GPIO_Init+0x2e4>)
 800164e:	f006 fda3 	bl	8008198 <HAL_GPIO_Init>

}
 8001652:	bf00      	nop
 8001654:	3738      	adds	r7, #56	; 0x38
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	40021000 	.word	0x40021000
 8001660:	48002000 	.word	0x48002000
 8001664:	48001c00 	.word	0x48001c00
 8001668:	48000800 	.word	0x48000800
 800166c:	48000400 	.word	0x48000400
 8001670:	48001800 	.word	0x48001800
 8001674:	48001400 	.word	0x48001400

08001678 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800167c:	b672      	cpsid	i
}
 800167e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001680:	e7fe      	b.n	8001680 <Error_Handler+0x8>
	...

08001684 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800168a:	4b0f      	ldr	r3, [pc, #60]	; (80016c8 <HAL_MspInit+0x44>)
 800168c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800168e:	4a0e      	ldr	r2, [pc, #56]	; (80016c8 <HAL_MspInit+0x44>)
 8001690:	f043 0301 	orr.w	r3, r3, #1
 8001694:	6613      	str	r3, [r2, #96]	; 0x60
 8001696:	4b0c      	ldr	r3, [pc, #48]	; (80016c8 <HAL_MspInit+0x44>)
 8001698:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	607b      	str	r3, [r7, #4]
 80016a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016a2:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <HAL_MspInit+0x44>)
 80016a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016a6:	4a08      	ldr	r2, [pc, #32]	; (80016c8 <HAL_MspInit+0x44>)
 80016a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016ac:	6593      	str	r3, [r2, #88]	; 0x58
 80016ae:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <HAL_MspInit+0x44>)
 80016b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016b6:	603b      	str	r3, [r7, #0]
 80016b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	40021000 	.word	0x40021000

080016cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b08e      	sub	sp, #56	; 0x38
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
 80016e2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a59      	ldr	r2, [pc, #356]	; (8001850 <HAL_ADC_MspInit+0x184>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d12d      	bne.n	800174a <HAL_ADC_MspInit+0x7e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 80016ee:	4b59      	ldr	r3, [pc, #356]	; (8001854 <HAL_ADC_MspInit+0x188>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	3301      	adds	r3, #1
 80016f4:	4a57      	ldr	r2, [pc, #348]	; (8001854 <HAL_ADC_MspInit+0x188>)
 80016f6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80016f8:	4b56      	ldr	r3, [pc, #344]	; (8001854 <HAL_ADC_MspInit+0x188>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d10b      	bne.n	8001718 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001700:	4b55      	ldr	r3, [pc, #340]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 8001702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001704:	4a54      	ldr	r2, [pc, #336]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 8001706:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800170a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800170c:	4b52      	ldr	r3, [pc, #328]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 800170e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001710:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001714:	623b      	str	r3, [r7, #32]
 8001716:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001718:	4b4f      	ldr	r3, [pc, #316]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 800171a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800171c:	4a4e      	ldr	r2, [pc, #312]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 800171e:	f043 0304 	orr.w	r3, r3, #4
 8001722:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001724:	4b4c      	ldr	r3, [pc, #304]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 8001726:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001728:	f003 0304 	and.w	r3, r3, #4
 800172c:	61fb      	str	r3, [r7, #28]
 800172e:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN13
    PC3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ARD_A0_Pin|ARD_A2_Pin;
 8001730:	2318      	movs	r3, #24
 8001732:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001734:	230b      	movs	r3, #11
 8001736:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800173c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001740:	4619      	mov	r1, r3
 8001742:	4846      	ldr	r0, [pc, #280]	; (800185c <HAL_ADC_MspInit+0x190>)
 8001744:	f006 fd28 	bl	8008198 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001748:	e07e      	b.n	8001848 <HAL_ADC_MspInit+0x17c>
  else if(hadc->Instance==ADC2)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a44      	ldr	r2, [pc, #272]	; (8001860 <HAL_ADC_MspInit+0x194>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d146      	bne.n	80017e2 <HAL_ADC_MspInit+0x116>
    HAL_RCC_ADC_CLK_ENABLED++;
 8001754:	4b3f      	ldr	r3, [pc, #252]	; (8001854 <HAL_ADC_MspInit+0x188>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	3301      	adds	r3, #1
 800175a:	4a3e      	ldr	r2, [pc, #248]	; (8001854 <HAL_ADC_MspInit+0x188>)
 800175c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800175e:	4b3d      	ldr	r3, [pc, #244]	; (8001854 <HAL_ADC_MspInit+0x188>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2b01      	cmp	r3, #1
 8001764:	d10b      	bne.n	800177e <HAL_ADC_MspInit+0xb2>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001766:	4b3c      	ldr	r3, [pc, #240]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 8001768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800176a:	4a3b      	ldr	r2, [pc, #236]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 800176c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001770:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001772:	4b39      	ldr	r3, [pc, #228]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 8001774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001776:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800177a:	61bb      	str	r3, [r7, #24]
 800177c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800177e:	4b36      	ldr	r3, [pc, #216]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 8001780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001782:	4a35      	ldr	r2, [pc, #212]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 8001784:	f043 0304 	orr.w	r3, r3, #4
 8001788:	64d3      	str	r3, [r2, #76]	; 0x4c
 800178a:	4b33      	ldr	r3, [pc, #204]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 800178c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800178e:	f003 0304 	and.w	r3, r3, #4
 8001792:	617b      	str	r3, [r7, #20]
 8001794:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001796:	4b30      	ldr	r3, [pc, #192]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 8001798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800179a:	4a2f      	ldr	r2, [pc, #188]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 800179c:	f043 0301 	orr.w	r3, r3, #1
 80017a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017a2:	4b2d      	ldr	r3, [pc, #180]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 80017a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	613b      	str	r3, [r7, #16]
 80017ac:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARD_A5_Pin|GPIO_PIN_1;
 80017ae:	2303      	movs	r3, #3
 80017b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80017b2:	230b      	movs	r3, #11
 80017b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017be:	4619      	mov	r1, r3
 80017c0:	4826      	ldr	r0, [pc, #152]	; (800185c <HAL_ADC_MspInit+0x190>)
 80017c2:	f006 fce9 	bl	8008198 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = STMOD_ADC_Pin|ARD_A4_Pin;
 80017c6:	2312      	movs	r3, #18
 80017c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80017ca:	230b      	movs	r3, #11
 80017cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ce:	2300      	movs	r3, #0
 80017d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017d6:	4619      	mov	r1, r3
 80017d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017dc:	f006 fcdc 	bl	8008198 <HAL_GPIO_Init>
}
 80017e0:	e032      	b.n	8001848 <HAL_ADC_MspInit+0x17c>
  else if(hadc->Instance==ADC3)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a1f      	ldr	r2, [pc, #124]	; (8001864 <HAL_ADC_MspInit+0x198>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d12d      	bne.n	8001848 <HAL_ADC_MspInit+0x17c>
    HAL_RCC_ADC_CLK_ENABLED++;
 80017ec:	4b19      	ldr	r3, [pc, #100]	; (8001854 <HAL_ADC_MspInit+0x188>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	3301      	adds	r3, #1
 80017f2:	4a18      	ldr	r2, [pc, #96]	; (8001854 <HAL_ADC_MspInit+0x188>)
 80017f4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80017f6:	4b17      	ldr	r3, [pc, #92]	; (8001854 <HAL_ADC_MspInit+0x188>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	2b01      	cmp	r3, #1
 80017fc:	d10b      	bne.n	8001816 <HAL_ADC_MspInit+0x14a>
      __HAL_RCC_ADC_CLK_ENABLE();
 80017fe:	4b16      	ldr	r3, [pc, #88]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 8001800:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001802:	4a15      	ldr	r2, [pc, #84]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 8001804:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001808:	64d3      	str	r3, [r2, #76]	; 0x4c
 800180a:	4b13      	ldr	r3, [pc, #76]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 800180c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800180e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001816:	4b10      	ldr	r3, [pc, #64]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 8001818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800181a:	4a0f      	ldr	r2, [pc, #60]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 800181c:	f043 0320 	orr.w	r3, r3, #32
 8001820:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001822:	4b0d      	ldr	r3, [pc, #52]	; (8001858 <HAL_ADC_MspInit+0x18c>)
 8001824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001826:	f003 0320 	and.w	r3, r3, #32
 800182a:	60bb      	str	r3, [r7, #8]
 800182c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARD_A3_Pin;
 800182e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001832:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001834:	230b      	movs	r3, #11
 8001836:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARD_A3_GPIO_Port, &GPIO_InitStruct);
 800183c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001840:	4619      	mov	r1, r3
 8001842:	4809      	ldr	r0, [pc, #36]	; (8001868 <HAL_ADC_MspInit+0x19c>)
 8001844:	f006 fca8 	bl	8008198 <HAL_GPIO_Init>
}
 8001848:	bf00      	nop
 800184a:	3738      	adds	r7, #56	; 0x38
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	50040000 	.word	0x50040000
 8001854:	20000b7c 	.word	0x20000b7c
 8001858:	40021000 	.word	0x40021000
 800185c:	48000800 	.word	0x48000800
 8001860:	50040100 	.word	0x50040100
 8001864:	50040200 	.word	0x50040200
 8001868:	48001400 	.word	0x48001400

0800186c <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b08c      	sub	sp, #48	; 0x30
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001874:	f107 031c 	add.w	r3, r7, #28
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
 800187c:	605a      	str	r2, [r3, #4]
 800187e:	609a      	str	r2, [r3, #8]
 8001880:	60da      	str	r2, [r3, #12]
 8001882:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a33      	ldr	r2, [pc, #204]	; (8001958 <HAL_DCMI_MspInit+0xec>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d160      	bne.n	8001950 <HAL_DCMI_MspInit+0xe4>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 800188e:	4b33      	ldr	r3, [pc, #204]	; (800195c <HAL_DCMI_MspInit+0xf0>)
 8001890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001892:	4a32      	ldr	r2, [pc, #200]	; (800195c <HAL_DCMI_MspInit+0xf0>)
 8001894:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001898:	64d3      	str	r3, [r2, #76]	; 0x4c
 800189a:	4b30      	ldr	r3, [pc, #192]	; (800195c <HAL_DCMI_MspInit+0xf0>)
 800189c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800189e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018a2:	61bb      	str	r3, [r7, #24]
 80018a4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOH_CLK_ENABLE();
 80018a6:	4b2d      	ldr	r3, [pc, #180]	; (800195c <HAL_DCMI_MspInit+0xf0>)
 80018a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018aa:	4a2c      	ldr	r2, [pc, #176]	; (800195c <HAL_DCMI_MspInit+0xf0>)
 80018ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018b2:	4b2a      	ldr	r3, [pc, #168]	; (800195c <HAL_DCMI_MspInit+0xf0>)
 80018b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018ba:	617b      	str	r3, [r7, #20]
 80018bc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80018be:	4b27      	ldr	r3, [pc, #156]	; (800195c <HAL_DCMI_MspInit+0xf0>)
 80018c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018c2:	4a26      	ldr	r2, [pc, #152]	; (800195c <HAL_DCMI_MspInit+0xf0>)
 80018c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018ca:	4b24      	ldr	r3, [pc, #144]	; (800195c <HAL_DCMI_MspInit+0xf0>)
 80018cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018d2:	613b      	str	r3, [r7, #16]
 80018d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80018d6:	4b21      	ldr	r3, [pc, #132]	; (800195c <HAL_DCMI_MspInit+0xf0>)
 80018d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018da:	4a20      	ldr	r2, [pc, #128]	; (800195c <HAL_DCMI_MspInit+0xf0>)
 80018dc:	f043 0310 	orr.w	r3, r3, #16
 80018e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018e2:	4b1e      	ldr	r3, [pc, #120]	; (800195c <HAL_DCMI_MspInit+0xf0>)
 80018e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e6:	f003 0310 	and.w	r3, r3, #16
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]
    PH5     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    PH11     ------> DCMI_D2
    PH8     ------> DCMI_HSYNC
    */
    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_PIXCK_Pin
 80018ee:	f645 7320 	movw	r3, #24352	; 0x5f20
 80018f2:	61fb      	str	r3, [r7, #28]
                          |DCMI_D1_Pin|DCMI_D2_Pin|DCMI_HSYNC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f4:	2302      	movs	r3, #2
 80018f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f8:	2300      	movs	r3, #0
 80018fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fc:	2300      	movs	r3, #0
 80018fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8001900:	230a      	movs	r3, #10
 8001902:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001904:	f107 031c 	add.w	r3, r7, #28
 8001908:	4619      	mov	r1, r3
 800190a:	4815      	ldr	r0, [pc, #84]	; (8001960 <HAL_DCMI_MspInit+0xf4>)
 800190c:	f006 fc44 	bl	8008198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D7_Pin|DCMI_D5_Pin|DCMI_VSYNC_Pin;
 8001910:	23b0      	movs	r3, #176	; 0xb0
 8001912:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001914:	2302      	movs	r3, #2
 8001916:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001918:	2300      	movs	r3, #0
 800191a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191c:	2300      	movs	r3, #0
 800191e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8001920:	230a      	movs	r3, #10
 8001922:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001924:	f107 031c 	add.w	r3, r7, #28
 8001928:	4619      	mov	r1, r3
 800192a:	480e      	ldr	r0, [pc, #56]	; (8001964 <HAL_DCMI_MspInit+0xf8>)
 800192c:	f006 fc34 	bl	8008198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D6_Pin;
 8001930:	2320      	movs	r3, #32
 8001932:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001934:	2302      	movs	r3, #2
 8001936:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193c:	2300      	movs	r3, #0
 800193e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8001940:	230a      	movs	r3, #10
 8001942:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DCMI_D6_GPIO_Port, &GPIO_InitStruct);
 8001944:	f107 031c 	add.w	r3, r7, #28
 8001948:	4619      	mov	r1, r3
 800194a:	4807      	ldr	r0, [pc, #28]	; (8001968 <HAL_DCMI_MspInit+0xfc>)
 800194c:	f006 fc24 	bl	8008198 <HAL_GPIO_Init>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 8001950:	bf00      	nop
 8001952:	3730      	adds	r7, #48	; 0x30
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	50050000 	.word	0x50050000
 800195c:	40021000 	.word	0x40021000
 8001960:	48001c00 	.word	0x48001c00
 8001964:	48002000 	.word	0x48002000
 8001968:	48001000 	.word	0x48001000

0800196c <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b0ae      	sub	sp, #184	; 0xb8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001974:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001978:	2200      	movs	r2, #0
 800197a:	601a      	str	r2, [r3, #0]
 800197c:	605a      	str	r2, [r3, #4]
 800197e:	609a      	str	r2, [r3, #8]
 8001980:	60da      	str	r2, [r3, #12]
 8001982:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001984:	f107 0318 	add.w	r3, r7, #24
 8001988:	228c      	movs	r2, #140	; 0x8c
 800198a:	2100      	movs	r1, #0
 800198c:	4618      	mov	r0, r3
 800198e:	f011 fe33 	bl	80135f8 <memset>
  if(DFSDM1_Init == 0)
 8001992:	4b36      	ldr	r3, [pc, #216]	; (8001a6c <HAL_DFSDM_ChannelMspInit+0x100>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d163      	bne.n	8001a62 <HAL_DFSDM_ChannelMspInit+0xf6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800199a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800199e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80019a0:	2300      	movs	r3, #0
 80019a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019a6:	f107 0318 	add.w	r3, r7, #24
 80019aa:	4618      	mov	r0, r3
 80019ac:	f009 ff22 	bl	800b7f4 <HAL_RCCEx_PeriphCLKConfig>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80019b6:	f7ff fe5f 	bl	8001678 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80019ba:	4b2d      	ldr	r3, [pc, #180]	; (8001a70 <HAL_DFSDM_ChannelMspInit+0x104>)
 80019bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019be:	4a2c      	ldr	r2, [pc, #176]	; (8001a70 <HAL_DFSDM_ChannelMspInit+0x104>)
 80019c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80019c4:	6613      	str	r3, [r2, #96]	; 0x60
 80019c6:	4b2a      	ldr	r3, [pc, #168]	; (8001a70 <HAL_DFSDM_ChannelMspInit+0x104>)
 80019c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80019ce:	617b      	str	r3, [r7, #20]
 80019d0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019d2:	4b27      	ldr	r3, [pc, #156]	; (8001a70 <HAL_DFSDM_ChannelMspInit+0x104>)
 80019d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019d6:	4a26      	ldr	r2, [pc, #152]	; (8001a70 <HAL_DFSDM_ChannelMspInit+0x104>)
 80019d8:	f043 0304 	orr.w	r3, r3, #4
 80019dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019de:	4b24      	ldr	r3, [pc, #144]	; (8001a70 <HAL_DFSDM_ChannelMspInit+0x104>)
 80019e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019e2:	f003 0304 	and.w	r3, r3, #4
 80019e6:	613b      	str	r3, [r7, #16]
 80019e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ea:	4b21      	ldr	r3, [pc, #132]	; (8001a70 <HAL_DFSDM_ChannelMspInit+0x104>)
 80019ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ee:	4a20      	ldr	r2, [pc, #128]	; (8001a70 <HAL_DFSDM_ChannelMspInit+0x104>)
 80019f0:	f043 0302 	orr.w	r3, r3, #2
 80019f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019f6:	4b1e      	ldr	r3, [pc, #120]	; (8001a70 <HAL_DFSDM_ChannelMspInit+0x104>)
 80019f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PC7     ------> DFSDM1_DATIN3
    PC2     ------> DFSDM1_CKOUT
    PB12     ------> DFSDM1_DATIN1
    */
    GPIO_InitStruct.Pin = DATIN3_Pin|DF_CKOUT_Pin;
 8001a02:	2384      	movs	r3, #132	; 0x84
 8001a04:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a08:	2302      	movs	r3, #2
 8001a0a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a14:	2300      	movs	r3, #0
 8001a16:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001a1a:	2306      	movs	r3, #6
 8001a1c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a20:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001a24:	4619      	mov	r1, r3
 8001a26:	4813      	ldr	r0, [pc, #76]	; (8001a74 <HAL_DFSDM_ChannelMspInit+0x108>)
 8001a28:	f006 fbb6 	bl	8008198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DFDATIN1_Pin;
 8001a2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a30:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a34:	2302      	movs	r3, #2
 8001a36:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a40:	2300      	movs	r3, #0
 8001a42:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001a46:	2306      	movs	r3, #6
 8001a48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(DFDATIN1_GPIO_Port, &GPIO_InitStruct);
 8001a4c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001a50:	4619      	mov	r1, r3
 8001a52:	4809      	ldr	r0, [pc, #36]	; (8001a78 <HAL_DFSDM_ChannelMspInit+0x10c>)
 8001a54:	f006 fba0 	bl	8008198 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001a58:	4b04      	ldr	r3, [pc, #16]	; (8001a6c <HAL_DFSDM_ChannelMspInit+0x100>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	4a03      	ldr	r2, [pc, #12]	; (8001a6c <HAL_DFSDM_ChannelMspInit+0x100>)
 8001a60:	6013      	str	r3, [r2, #0]
  }

}
 8001a62:	bf00      	nop
 8001a64:	37b8      	adds	r7, #184	; 0xb8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	20000b80 	.word	0x20000b80
 8001a70:	40021000 	.word	0x40021000
 8001a74:	48000800 	.word	0x48000800
 8001a78:	48000400 	.word	0x48000400

08001a7c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b0b0      	sub	sp, #192	; 0xc0
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a84:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
 8001a92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a94:	f107 0320 	add.w	r3, r7, #32
 8001a98:	228c      	movs	r2, #140	; 0x8c
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f011 fdab 	bl	80135f8 <memset>
  if(hi2c->Instance==I2C1)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a53      	ldr	r2, [pc, #332]	; (8001bf4 <HAL_I2C_MspInit+0x178>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d13c      	bne.n	8001b26 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001aac:	2340      	movs	r3, #64	; 0x40
 8001aae:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ab4:	f107 0320 	add.w	r3, r7, #32
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f009 fe9b 	bl	800b7f4 <HAL_RCCEx_PeriphCLKConfig>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001ac4:	f7ff fdd8 	bl	8001678 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac8:	4b4b      	ldr	r3, [pc, #300]	; (8001bf8 <HAL_I2C_MspInit+0x17c>)
 8001aca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001acc:	4a4a      	ldr	r2, [pc, #296]	; (8001bf8 <HAL_I2C_MspInit+0x17c>)
 8001ace:	f043 0302 	orr.w	r3, r3, #2
 8001ad2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ad4:	4b48      	ldr	r3, [pc, #288]	; (8001bf8 <HAL_I2C_MspInit+0x17c>)
 8001ad6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ad8:	f003 0302 	and.w	r3, r3, #2
 8001adc:	61fb      	str	r3, [r7, #28]
 8001ade:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001ae0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001ae4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ae8:	2312      	movs	r3, #18
 8001aea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aee:	2301      	movs	r3, #1
 8001af0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af4:	2303      	movs	r3, #3
 8001af6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001afa:	2304      	movs	r3, #4
 8001afc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b00:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001b04:	4619      	mov	r1, r3
 8001b06:	483d      	ldr	r0, [pc, #244]	; (8001bfc <HAL_I2C_MspInit+0x180>)
 8001b08:	f006 fb46 	bl	8008198 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b0c:	4b3a      	ldr	r3, [pc, #232]	; (8001bf8 <HAL_I2C_MspInit+0x17c>)
 8001b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b10:	4a39      	ldr	r2, [pc, #228]	; (8001bf8 <HAL_I2C_MspInit+0x17c>)
 8001b12:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b16:	6593      	str	r3, [r2, #88]	; 0x58
 8001b18:	4b37      	ldr	r3, [pc, #220]	; (8001bf8 <HAL_I2C_MspInit+0x17c>)
 8001b1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b20:	61bb      	str	r3, [r7, #24]
 8001b22:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001b24:	e061      	b.n	8001bea <HAL_I2C_MspInit+0x16e>
  else if(hi2c->Instance==I2C2)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a35      	ldr	r2, [pc, #212]	; (8001c00 <HAL_I2C_MspInit+0x184>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d15c      	bne.n	8001bea <HAL_I2C_MspInit+0x16e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001b30:	2380      	movs	r3, #128	; 0x80
 8001b32:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001b34:	2300      	movs	r3, #0
 8001b36:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b38:	f107 0320 	add.w	r3, r7, #32
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f009 fe59 	bl	800b7f4 <HAL_RCCEx_PeriphCLKConfig>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8001b48:	f7ff fd96 	bl	8001678 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b4c:	4b2a      	ldr	r3, [pc, #168]	; (8001bf8 <HAL_I2C_MspInit+0x17c>)
 8001b4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b50:	4a29      	ldr	r2, [pc, #164]	; (8001bf8 <HAL_I2C_MspInit+0x17c>)
 8001b52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b56:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b58:	4b27      	ldr	r3, [pc, #156]	; (8001bf8 <HAL_I2C_MspInit+0x17c>)
 8001b5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b60:	617b      	str	r3, [r7, #20]
 8001b62:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b64:	4b24      	ldr	r3, [pc, #144]	; (8001bf8 <HAL_I2C_MspInit+0x17c>)
 8001b66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b68:	4a23      	ldr	r2, [pc, #140]	; (8001bf8 <HAL_I2C_MspInit+0x17c>)
 8001b6a:	f043 0302 	orr.w	r3, r3, #2
 8001b6e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b70:	4b21      	ldr	r3, [pc, #132]	; (8001bf8 <HAL_I2C_MspInit+0x17c>)
 8001b72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b74:	f003 0302 	and.w	r3, r3, #2
 8001b78:	613b      	str	r3, [r7, #16]
 8001b7a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin;
 8001b7c:	2310      	movs	r3, #16
 8001b7e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b82:	2312      	movs	r3, #18
 8001b84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001b94:	2304      	movs	r3, #4
 8001b96:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(I2C2_SCL_GPIO_Port, &GPIO_InitStruct);
 8001b9a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4818      	ldr	r0, [pc, #96]	; (8001c04 <HAL_I2C_MspInit+0x188>)
 8001ba2:	f006 faf9 	bl	8008198 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C2_SDA_Pin;
 8001ba6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001baa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bae:	2312      	movs	r3, #18
 8001bb0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001bc0:	2304      	movs	r3, #4
 8001bc2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(I2C2_SDA_GPIO_Port, &GPIO_InitStruct);
 8001bc6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001bca:	4619      	mov	r1, r3
 8001bcc:	480b      	ldr	r0, [pc, #44]	; (8001bfc <HAL_I2C_MspInit+0x180>)
 8001bce:	f006 fae3 	bl	8008198 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001bd2:	4b09      	ldr	r3, [pc, #36]	; (8001bf8 <HAL_I2C_MspInit+0x17c>)
 8001bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bd6:	4a08      	ldr	r2, [pc, #32]	; (8001bf8 <HAL_I2C_MspInit+0x17c>)
 8001bd8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001bdc:	6593      	str	r3, [r2, #88]	; 0x58
 8001bde:	4b06      	ldr	r3, [pc, #24]	; (8001bf8 <HAL_I2C_MspInit+0x17c>)
 8001be0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001be2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	68fb      	ldr	r3, [r7, #12]
}
 8001bea:	bf00      	nop
 8001bec:	37c0      	adds	r7, #192	; 0xc0
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40005400 	.word	0x40005400
 8001bf8:	40021000 	.word	0x40021000
 8001bfc:	48000400 	.word	0x48000400
 8001c00:	40005800 	.word	0x40005800
 8001c04:	48001c00 	.word	0x48001c00

08001c08 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a15      	ldr	r2, [pc, #84]	; (8001c6c <HAL_I2C_MspDeInit+0x64>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d10f      	bne.n	8001c3a <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001c1a:	4b15      	ldr	r3, [pc, #84]	; (8001c70 <HAL_I2C_MspDeInit+0x68>)
 8001c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c1e:	4a14      	ldr	r2, [pc, #80]	; (8001c70 <HAL_I2C_MspDeInit+0x68>)
 8001c20:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001c24:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(I2C1_SCL_GPIO_Port, I2C1_SCL_Pin);
 8001c26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c2a:	4812      	ldr	r0, [pc, #72]	; (8001c74 <HAL_I2C_MspDeInit+0x6c>)
 8001c2c:	f006 fc46 	bl	80084bc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(I2C1_SDA_GPIO_Port, I2C1_SDA_Pin);
 8001c30:	2180      	movs	r1, #128	; 0x80
 8001c32:	4810      	ldr	r0, [pc, #64]	; (8001c74 <HAL_I2C_MspDeInit+0x6c>)
 8001c34:	f006 fc42 	bl	80084bc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001c38:	e013      	b.n	8001c62 <HAL_I2C_MspDeInit+0x5a>
  else if(hi2c->Instance==I2C2)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a0e      	ldr	r2, [pc, #56]	; (8001c78 <HAL_I2C_MspDeInit+0x70>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d10e      	bne.n	8001c62 <HAL_I2C_MspDeInit+0x5a>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001c44:	4b0a      	ldr	r3, [pc, #40]	; (8001c70 <HAL_I2C_MspDeInit+0x68>)
 8001c46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c48:	4a09      	ldr	r2, [pc, #36]	; (8001c70 <HAL_I2C_MspDeInit+0x68>)
 8001c4a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001c4e:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(I2C2_SCL_GPIO_Port, I2C2_SCL_Pin);
 8001c50:	2110      	movs	r1, #16
 8001c52:	480a      	ldr	r0, [pc, #40]	; (8001c7c <HAL_I2C_MspDeInit+0x74>)
 8001c54:	f006 fc32 	bl	80084bc <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(I2C2_SDA_GPIO_Port, I2C2_SDA_Pin);
 8001c58:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c5c:	4805      	ldr	r0, [pc, #20]	; (8001c74 <HAL_I2C_MspDeInit+0x6c>)
 8001c5e:	f006 fc2d 	bl	80084bc <HAL_GPIO_DeInit>
}
 8001c62:	bf00      	nop
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40005400 	.word	0x40005400
 8001c70:	40021000 	.word	0x40021000
 8001c74:	48000400 	.word	0x48000400
 8001c78:	40005800 	.word	0x40005800
 8001c7c:	48001c00 	.word	0x48001c00

08001c80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b0b2      	sub	sp, #200	; 0xc8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c88:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]
 8001c90:	605a      	str	r2, [r3, #4]
 8001c92:	609a      	str	r2, [r3, #8]
 8001c94:	60da      	str	r2, [r3, #12]
 8001c96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c98:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c9c:	228c      	movs	r2, #140	; 0x8c
 8001c9e:	2100      	movs	r1, #0
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f011 fca9 	bl	80135f8 <memset>
  if(huart->Instance==LPUART1)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a86      	ldr	r2, [pc, #536]	; (8001ec4 <HAL_UART_MspInit+0x244>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d13e      	bne.n	8001d2e <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001cb0:	2320      	movs	r3, #32
 8001cb2:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cb8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f009 fd99 	bl	800b7f4 <HAL_RCCEx_PeriphCLKConfig>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001cc8:	f7ff fcd6 	bl	8001678 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001ccc:	4b7e      	ldr	r3, [pc, #504]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001cce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cd0:	4a7d      	ldr	r2, [pc, #500]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001cd2:	f043 0301 	orr.w	r3, r3, #1
 8001cd6:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001cd8:	4b7b      	ldr	r3, [pc, #492]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001cda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cdc:	f003 0301 	and.w	r3, r3, #1
 8001ce0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ce4:	4b78      	ldr	r3, [pc, #480]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001ce6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce8:	4a77      	ldr	r2, [pc, #476]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001cea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001cee:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cf0:	4b75      	ldr	r3, [pc, #468]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001cf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cf8:	623b      	str	r3, [r7, #32]
 8001cfa:	6a3b      	ldr	r3, [r7, #32]
    HAL_PWREx_EnableVddIO2();
 8001cfc:	f008 fe6a 	bl	800a9d4 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG8     ------> LPUART1_RX
    PG7     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 8001d00:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001d04:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d14:	2303      	movs	r3, #3
 8001d16:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001d1a:	2308      	movs	r3, #8
 8001d1c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001d20:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001d24:	4619      	mov	r1, r3
 8001d26:	4869      	ldr	r0, [pc, #420]	; (8001ecc <HAL_UART_MspInit+0x24c>)
 8001d28:	f006 fa36 	bl	8008198 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d2c:	e0c6      	b.n	8001ebc <HAL_UART_MspInit+0x23c>
  else if(huart->Instance==USART1)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a67      	ldr	r2, [pc, #412]	; (8001ed0 <HAL_UART_MspInit+0x250>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d15f      	bne.n	8001df8 <HAL_UART_MspInit+0x178>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d40:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d44:	4618      	mov	r0, r3
 8001d46:	f009 fd55 	bl	800b7f4 <HAL_RCCEx_PeriphCLKConfig>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8001d50:	f7ff fc92 	bl	8001678 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d54:	4b5c      	ldr	r3, [pc, #368]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001d56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d58:	4a5b      	ldr	r2, [pc, #364]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001d5a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d5e:	6613      	str	r3, [r2, #96]	; 0x60
 8001d60:	4b59      	ldr	r3, [pc, #356]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001d62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d68:	61fb      	str	r3, [r7, #28]
 8001d6a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d6c:	4b56      	ldr	r3, [pc, #344]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001d6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d70:	4a55      	ldr	r2, [pc, #340]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001d72:	f043 0302 	orr.w	r3, r3, #2
 8001d76:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d78:	4b53      	ldr	r3, [pc, #332]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001d7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d7c:	f003 0302 	and.w	r3, r3, #2
 8001d80:	61bb      	str	r3, [r7, #24]
 8001d82:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d84:	4b50      	ldr	r3, [pc, #320]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001d86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d88:	4a4f      	ldr	r2, [pc, #316]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001d8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d8e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d90:	4b4d      	ldr	r3, [pc, #308]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001d92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d98:	617b      	str	r3, [r7, #20]
 8001d9a:	697b      	ldr	r3, [r7, #20]
    HAL_PWREx_EnableVddIO2();
 8001d9c:	f008 fe1a 	bl	800a9d4 <HAL_PWREx_EnableVddIO2>
    GPIO_InitStruct.Pin = USART1_TX_Pin;
 8001da0:	2340      	movs	r3, #64	; 0x40
 8001da2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da6:	2302      	movs	r3, #2
 8001da8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dac:	2300      	movs	r3, #0
 8001dae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db2:	2303      	movs	r3, #3
 8001db4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001db8:	2307      	movs	r3, #7
 8001dba:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(USART1_TX_GPIO_Port, &GPIO_InitStruct);
 8001dbe:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4843      	ldr	r0, [pc, #268]	; (8001ed4 <HAL_UART_MspInit+0x254>)
 8001dc6:	f006 f9e7 	bl	8008198 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART1_RX_Pin|UART1_CTS_Pin|UART1_RTS_Pin;
 8001dca:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001dce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dde:	2303      	movs	r3, #3
 8001de0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001de4:	2307      	movs	r3, #7
 8001de6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001dea:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001dee:	4619      	mov	r1, r3
 8001df0:	4836      	ldr	r0, [pc, #216]	; (8001ecc <HAL_UART_MspInit+0x24c>)
 8001df2:	f006 f9d1 	bl	8008198 <HAL_GPIO_Init>
}
 8001df6:	e061      	b.n	8001ebc <HAL_UART_MspInit+0x23c>
  else if(huart->Instance==USART2)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a36      	ldr	r2, [pc, #216]	; (8001ed8 <HAL_UART_MspInit+0x258>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d15c      	bne.n	8001ebc <HAL_UART_MspInit+0x23c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001e02:	2302      	movs	r3, #2
 8001e04:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e06:	2300      	movs	r3, #0
 8001e08:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f009 fcf0 	bl	800b7f4 <HAL_RCCEx_PeriphCLKConfig>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <HAL_UART_MspInit+0x19e>
      Error_Handler();
 8001e1a:	f7ff fc2d 	bl	8001678 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e1e:	4b2a      	ldr	r3, [pc, #168]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e22:	4a29      	ldr	r2, [pc, #164]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001e24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e28:	6593      	str	r3, [r2, #88]	; 0x58
 8001e2a:	4b27      	ldr	r3, [pc, #156]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e32:	613b      	str	r3, [r7, #16]
 8001e34:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e36:	4b24      	ldr	r3, [pc, #144]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e3a:	4a23      	ldr	r2, [pc, #140]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001e3c:	f043 0308 	orr.w	r3, r3, #8
 8001e40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e42:	4b21      	ldr	r3, [pc, #132]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e46:	f003 0308 	and.w	r3, r3, #8
 8001e4a:	60fb      	str	r3, [r7, #12]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4e:	4b1e      	ldr	r3, [pc, #120]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001e50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e52:	4a1d      	ldr	r2, [pc, #116]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001e54:	f043 0301 	orr.w	r3, r3, #1
 8001e58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e5a:	4b1b      	ldr	r3, [pc, #108]	; (8001ec8 <HAL_UART_MspInit+0x248>)
 8001e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	60bb      	str	r3, [r7, #8]
 8001e64:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART2_RX_Pin;
 8001e66:	2340      	movs	r3, #64	; 0x40
 8001e68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e72:	2300      	movs	r3, #0
 8001e74:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e7e:	2307      	movs	r3, #7
 8001e80:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(USART2_RX_GPIO_Port, &GPIO_InitStruct);
 8001e84:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001e88:	4619      	mov	r1, r3
 8001e8a:	4814      	ldr	r0, [pc, #80]	; (8001edc <HAL_UART_MspInit+0x25c>)
 8001e8c:	f006 f984 	bl	8008198 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART2_TX_Pin;
 8001e90:	2304      	movs	r3, #4
 8001e92:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e96:	2302      	movs	r3, #2
 8001e98:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ea8:	2307      	movs	r3, #7
 8001eaa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(USART2_TX_GPIO_Port, &GPIO_InitStruct);
 8001eae:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eb8:	f006 f96e 	bl	8008198 <HAL_GPIO_Init>
}
 8001ebc:	bf00      	nop
 8001ebe:	37c8      	adds	r7, #200	; 0xc8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	40008000 	.word	0x40008000
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	48001800 	.word	0x48001800
 8001ed0:	40013800 	.word	0x40013800
 8001ed4:	48000400 	.word	0x48000400
 8001ed8:	40004400 	.word	0x40004400
 8001edc:	48000c00 	.word	0x48000c00

08001ee0 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b08a      	sub	sp, #40	; 0x28
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee8:	f107 0314 	add.w	r3, r7, #20
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	60da      	str	r2, [r3, #12]
 8001ef6:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a26      	ldr	r2, [pc, #152]	; (8001f98 <HAL_QSPI_MspInit+0xb8>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d145      	bne.n	8001f8e <HAL_QSPI_MspInit+0xae>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001f02:	4b26      	ldr	r3, [pc, #152]	; (8001f9c <HAL_QSPI_MspInit+0xbc>)
 8001f04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f06:	4a25      	ldr	r2, [pc, #148]	; (8001f9c <HAL_QSPI_MspInit+0xbc>)
 8001f08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f0c:	6513      	str	r3, [r2, #80]	; 0x50
 8001f0e:	4b23      	ldr	r3, [pc, #140]	; (8001f9c <HAL_QSPI_MspInit+0xbc>)
 8001f10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f16:	613b      	str	r3, [r7, #16]
 8001f18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f1a:	4b20      	ldr	r3, [pc, #128]	; (8001f9c <HAL_QSPI_MspInit+0xbc>)
 8001f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f1e:	4a1f      	ldr	r2, [pc, #124]	; (8001f9c <HAL_QSPI_MspInit+0xbc>)
 8001f20:	f043 0302 	orr.w	r3, r3, #2
 8001f24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f26:	4b1d      	ldr	r3, [pc, #116]	; (8001f9c <HAL_QSPI_MspInit+0xbc>)
 8001f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f2a:	f003 0302 	and.w	r3, r3, #2
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f32:	4b1a      	ldr	r3, [pc, #104]	; (8001f9c <HAL_QSPI_MspInit+0xbc>)
 8001f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f36:	4a19      	ldr	r2, [pc, #100]	; (8001f9c <HAL_QSPI_MspInit+0xbc>)
 8001f38:	f043 0301 	orr.w	r3, r3, #1
 8001f3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f3e:	4b17      	ldr	r3, [pc, #92]	; (8001f9c <HAL_QSPI_MspInit+0xbc>)
 8001f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	60bb      	str	r3, [r7, #8]
 8001f48:	68bb      	ldr	r3, [r7, #8]
    PA7     ------> QUADSPI_BK1_IO2
    PB1     ------> QUADSPI_BK1_IO0
    PA3     ------> QUADSPI_CLK
    PA6     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin|QSPI_BK1_IO1_Pin|QSPI_BK1_IO0_Pin;
 8001f4a:	f640 0303 	movw	r3, #2051	; 0x803
 8001f4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f50:	2302      	movs	r3, #2
 8001f52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001f5c:	230a      	movs	r3, #10
 8001f5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f60:	f107 0314 	add.w	r3, r7, #20
 8001f64:	4619      	mov	r1, r3
 8001f66:	480e      	ldr	r0, [pc, #56]	; (8001fa0 <HAL_QSPI_MspInit+0xc0>)
 8001f68:	f006 f916 	bl	8008198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO2_Pin|QSPI_CLK_Pin|QSPI_BK1_IO3_Pin;
 8001f6c:	23c8      	movs	r3, #200	; 0xc8
 8001f6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f70:	2302      	movs	r3, #2
 8001f72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001f7c:	230a      	movs	r3, #10
 8001f7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f80:	f107 0314 	add.w	r3, r7, #20
 8001f84:	4619      	mov	r1, r3
 8001f86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f8a:	f006 f905 	bl	8008198 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001f8e:	bf00      	nop
 8001f90:	3728      	adds	r7, #40	; 0x28
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	a0001000 	.word	0xa0001000
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	48000400 	.word	0x48000400

08001fa4 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b08a      	sub	sp, #40	; 0x28
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	60da      	str	r2, [r3, #12]
 8001fba:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a25      	ldr	r2, [pc, #148]	; (8002058 <HAL_SD_MspInit+0xb4>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d144      	bne.n	8002050 <HAL_SD_MspInit+0xac>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001fc6:	4b25      	ldr	r3, [pc, #148]	; (800205c <HAL_SD_MspInit+0xb8>)
 8001fc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fca:	4a24      	ldr	r2, [pc, #144]	; (800205c <HAL_SD_MspInit+0xb8>)
 8001fcc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fd0:	6613      	str	r3, [r2, #96]	; 0x60
 8001fd2:	4b22      	ldr	r3, [pc, #136]	; (800205c <HAL_SD_MspInit+0xb8>)
 8001fd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fda:	613b      	str	r3, [r7, #16]
 8001fdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fde:	4b1f      	ldr	r3, [pc, #124]	; (800205c <HAL_SD_MspInit+0xb8>)
 8001fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe2:	4a1e      	ldr	r2, [pc, #120]	; (800205c <HAL_SD_MspInit+0xb8>)
 8001fe4:	f043 0308 	orr.w	r3, r3, #8
 8001fe8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fea:	4b1c      	ldr	r3, [pc, #112]	; (800205c <HAL_SD_MspInit+0xb8>)
 8001fec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fee:	f003 0308 	and.w	r3, r3, #8
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ff6:	4b19      	ldr	r3, [pc, #100]	; (800205c <HAL_SD_MspInit+0xb8>)
 8001ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ffa:	4a18      	ldr	r2, [pc, #96]	; (800205c <HAL_SD_MspInit+0xb8>)
 8001ffc:	f043 0304 	orr.w	r3, r3, #4
 8002000:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002002:	4b16      	ldr	r3, [pc, #88]	; (800205c <HAL_SD_MspInit+0xb8>)
 8002004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002006:	f003 0304 	and.w	r3, r3, #4
 800200a:	60bb      	str	r3, [r7, #8]
 800200c:	68bb      	ldr	r3, [r7, #8]
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = uSD_CMD_Pin;
 800200e:	2304      	movs	r3, #4
 8002010:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002012:	2302      	movs	r3, #2
 8002014:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002016:	2300      	movs	r3, #0
 8002018:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800201a:	2303      	movs	r3, #3
 800201c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800201e:	230c      	movs	r3, #12
 8002020:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 8002022:	f107 0314 	add.w	r3, r7, #20
 8002026:	4619      	mov	r1, r3
 8002028:	480d      	ldr	r0, [pc, #52]	; (8002060 <HAL_SD_MspInit+0xbc>)
 800202a:	f006 f8b5 	bl	8008198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = uSD_D2_Pin|uSD_D3_Pin|uSD_CLK_Pin|uSD_D1_Pin
 800202e:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002032:	617b      	str	r3, [r7, #20]
                          |uSD_D0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002034:	2302      	movs	r3, #2
 8002036:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002038:	2300      	movs	r3, #0
 800203a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800203c:	2303      	movs	r3, #3
 800203e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002040:	230c      	movs	r3, #12
 8002042:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002044:	f107 0314 	add.w	r3, r7, #20
 8002048:	4619      	mov	r1, r3
 800204a:	4806      	ldr	r0, [pc, #24]	; (8002064 <HAL_SD_MspInit+0xc0>)
 800204c:	f006 f8a4 	bl	8008198 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8002050:	bf00      	nop
 8002052:	3728      	adds	r7, #40	; 0x28
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	40012800 	.word	0x40012800
 800205c:	40021000 	.word	0x40021000
 8002060:	48000c00 	.word	0x48000c00
 8002064:	48000800 	.word	0x48000800

08002068 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b08e      	sub	sp, #56	; 0x38
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002070:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	605a      	str	r2, [r3, #4]
 800207a:	609a      	str	r2, [r3, #8]
 800207c:	60da      	str	r2, [r3, #12]
 800207e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a4b      	ldr	r2, [pc, #300]	; (80021b4 <HAL_SPI_MspInit+0x14c>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d146      	bne.n	8002118 <HAL_SPI_MspInit+0xb0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800208a:	4b4b      	ldr	r3, [pc, #300]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 800208c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800208e:	4a4a      	ldr	r2, [pc, #296]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 8002090:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002094:	6613      	str	r3, [r2, #96]	; 0x60
 8002096:	4b48      	ldr	r3, [pc, #288]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 8002098:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800209a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800209e:	623b      	str	r3, [r7, #32]
 80020a0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020a2:	4b45      	ldr	r3, [pc, #276]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 80020a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020a6:	4a44      	ldr	r2, [pc, #272]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 80020a8:	f043 0302 	orr.w	r3, r3, #2
 80020ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020ae:	4b42      	ldr	r3, [pc, #264]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 80020b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	61fb      	str	r3, [r7, #28]
 80020b8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ba:	4b3f      	ldr	r3, [pc, #252]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 80020bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020be:	4a3e      	ldr	r2, [pc, #248]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 80020c0:	f043 0301 	orr.w	r3, r3, #1
 80020c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020c6:	4b3c      	ldr	r3, [pc, #240]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 80020c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	61bb      	str	r3, [r7, #24]
 80020d0:	69bb      	ldr	r3, [r7, #24]
    PB4 (NJTRST)     ------> SPI1_MISO
    PA15 (JTDI)     ------> SPI1_NSS
    PB5     ------> SPI1_MOSI
    PA5     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 80020d2:	2330      	movs	r3, #48	; 0x30
 80020d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d6:	2302      	movs	r3, #2
 80020d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020da:	2300      	movs	r3, #0
 80020dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020de:	2303      	movs	r3, #3
 80020e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80020e2:	2305      	movs	r3, #5
 80020e4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020ea:	4619      	mov	r1, r3
 80020ec:	4833      	ldr	r0, [pc, #204]	; (80021bc <HAL_SPI_MspInit+0x154>)
 80020ee:	f006 f853 	bl	8008198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D13_Pin;
 80020f2:	f248 0320 	movw	r3, #32800	; 0x8020
 80020f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f8:	2302      	movs	r3, #2
 80020fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fc:	2300      	movs	r3, #0
 80020fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002100:	2303      	movs	r3, #3
 8002102:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002104:	2305      	movs	r3, #5
 8002106:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002108:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800210c:	4619      	mov	r1, r3
 800210e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002112:	f006 f841 	bl	8008198 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002116:	e049      	b.n	80021ac <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI2)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a28      	ldr	r2, [pc, #160]	; (80021c0 <HAL_SPI_MspInit+0x158>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d144      	bne.n	80021ac <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002122:	4b25      	ldr	r3, [pc, #148]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 8002124:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002126:	4a24      	ldr	r2, [pc, #144]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 8002128:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800212c:	6593      	str	r3, [r2, #88]	; 0x58
 800212e:	4b22      	ldr	r3, [pc, #136]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 8002130:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002132:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002136:	617b      	str	r3, [r7, #20]
 8002138:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800213a:	4b1f      	ldr	r3, [pc, #124]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 800213c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800213e:	4a1e      	ldr	r2, [pc, #120]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 8002140:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002144:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002146:	4b1c      	ldr	r3, [pc, #112]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 8002148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800214a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800214e:	613b      	str	r3, [r7, #16]
 8002150:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002152:	4b19      	ldr	r3, [pc, #100]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 8002154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002156:	4a18      	ldr	r2, [pc, #96]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 8002158:	f043 0302 	orr.w	r3, r3, #2
 800215c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800215e:	4b16      	ldr	r3, [pc, #88]	; (80021b8 <HAL_SPI_MspInit+0x150>)
 8002160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002162:	f003 0302 	and.w	r3, r3, #2
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_CLK_Pin;
 800216a:	2306      	movs	r3, #6
 800216c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216e:	2302      	movs	r3, #2
 8002170:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002172:	2300      	movs	r3, #0
 8002174:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002176:	2303      	movs	r3, #3
 8002178:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800217a:	2305      	movs	r3, #5
 800217c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800217e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002182:	4619      	mov	r1, r3
 8002184:	480f      	ldr	r0, [pc, #60]	; (80021c4 <HAL_SPI_MspInit+0x15c>)
 8002186:	f006 f807 	bl	8008198 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI2_MOSI_Pin;
 800218a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800218e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002190:	2302      	movs	r3, #2
 8002192:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002194:	2300      	movs	r3, #0
 8002196:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002198:	2303      	movs	r3, #3
 800219a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800219c:	2305      	movs	r3, #5
 800219e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SPI2_MOSI_GPIO_Port, &GPIO_InitStruct);
 80021a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021a4:	4619      	mov	r1, r3
 80021a6:	4805      	ldr	r0, [pc, #20]	; (80021bc <HAL_SPI_MspInit+0x154>)
 80021a8:	f005 fff6 	bl	8008198 <HAL_GPIO_Init>
}
 80021ac:	bf00      	nop
 80021ae:	3738      	adds	r7, #56	; 0x38
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	40013000 	.word	0x40013000
 80021b8:	40021000 	.word	0x40021000
 80021bc:	48000400 	.word	0x48000400
 80021c0:	40003800 	.word	0x40003800
 80021c4:	48002000 	.word	0x48002000

080021c8 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b086      	sub	sp, #24
 80021cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80021ce:	1d3b      	adds	r3, r7, #4
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	609a      	str	r2, [r3, #8]
 80021d8:	60da      	str	r2, [r3, #12]
 80021da:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80021dc:	4b2b      	ldr	r3, [pc, #172]	; (800228c <HAL_FMC_MspInit+0xc4>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d14f      	bne.n	8002284 <HAL_FMC_MspInit+0xbc>
    return;
  }
  FMC_Initialized = 1;
 80021e4:	4b29      	ldr	r3, [pc, #164]	; (800228c <HAL_FMC_MspInit+0xc4>)
 80021e6:	2201      	movs	r2, #1
 80021e8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80021ea:	4b29      	ldr	r3, [pc, #164]	; (8002290 <HAL_FMC_MspInit+0xc8>)
 80021ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021ee:	4a28      	ldr	r2, [pc, #160]	; (8002290 <HAL_FMC_MspInit+0xc8>)
 80021f0:	f043 0301 	orr.w	r3, r3, #1
 80021f4:	6513      	str	r3, [r2, #80]	; 0x50
 80021f6:	4b26      	ldr	r3, [pc, #152]	; (8002290 <HAL_FMC_MspInit+0xc8>)
 80021f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021fa:	f003 0301 	and.w	r3, r3, #1
 80021fe:	603b      	str	r3, [r7, #0]
 8002200:	683b      	ldr	r3, [r7, #0]
  PF13   ------> FMC_A7
  PE12   ------> FMC_D9
  PF12   ------> FMC_A6
  PE11   ------> FMC_D8
  */
  GPIO_InitStruct.Pin = PSRAM_NBL0_Pin|PSRAM_NBL1_Pin|D7_Pin|D6_Pin
 8002202:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002206:	607b      	str	r3, [r7, #4]
                          |D12_Pin|D5_Pin|D11_Pin|D4_Pin
                          |D10_Pin|D9_Pin|D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002208:	2302      	movs	r3, #2
 800220a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220c:	2300      	movs	r3, #0
 800220e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002210:	2303      	movs	r3, #3
 8002212:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002214:	230c      	movs	r3, #12
 8002216:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002218:	1d3b      	adds	r3, r7, #4
 800221a:	4619      	mov	r1, r3
 800221c:	481d      	ldr	r0, [pc, #116]	; (8002294 <HAL_FMC_MspInit+0xcc>)
 800221e:	f005 ffbb 	bl	8008198 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_NE_Pin|PSRAM_A11_Pin|PSRAM_A10_Pin|PSRAM_A15_Pin
 8002222:	f240 233f 	movw	r3, #575	; 0x23f
 8002226:	607b      	str	r3, [r7, #4]
                          |PSRAM_A14_Pin|PSRAM_A13_Pin|PSRAM_A12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002228:	2302      	movs	r3, #2
 800222a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222c:	2300      	movs	r3, #0
 800222e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002230:	2303      	movs	r3, #3
 8002232:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002234:	230c      	movs	r3, #12
 8002236:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002238:	1d3b      	adds	r3, r7, #4
 800223a:	4619      	mov	r1, r3
 800223c:	4816      	ldr	r0, [pc, #88]	; (8002298 <HAL_FMC_MspInit+0xd0>)
 800223e:	f005 ffab 	bl	8008198 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D2_Pin|OE_Pin|D3_Pin|WE_Pin
 8002242:	f64f 73b3 	movw	r3, #65459	; 0xffb3
 8002246:	607b      	str	r3, [r7, #4]
                          |LCD_NE_Pin|D1_Pin|D15_Pin|D0_Pin
                          |PSRAM_A17_Pin|PSRAM_A16_Pin|PSRAM_A18_LCD_RS_Pin|D14_Pin
                          |D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002248:	2302      	movs	r3, #2
 800224a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224c:	2300      	movs	r3, #0
 800224e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002250:	2303      	movs	r3, #3
 8002252:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002254:	230c      	movs	r3, #12
 8002256:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002258:	1d3b      	adds	r3, r7, #4
 800225a:	4619      	mov	r1, r3
 800225c:	480f      	ldr	r0, [pc, #60]	; (800229c <HAL_FMC_MspInit+0xd4>)
 800225e:	f005 ff9b 	bl	8008198 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A0_Pin|PSRAM_A3_Pin
 8002262:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8002266:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A9_Pin|PSRAM_A8_Pin
                          |PSRAM_A7_Pin|PSRAM_A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002268:	2302      	movs	r3, #2
 800226a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226c:	2300      	movs	r3, #0
 800226e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002270:	2303      	movs	r3, #3
 8002272:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002274:	230c      	movs	r3, #12
 8002276:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002278:	1d3b      	adds	r3, r7, #4
 800227a:	4619      	mov	r1, r3
 800227c:	4808      	ldr	r0, [pc, #32]	; (80022a0 <HAL_FMC_MspInit+0xd8>)
 800227e:	f005 ff8b 	bl	8008198 <HAL_GPIO_Init>
 8002282:	e000      	b.n	8002286 <HAL_FMC_MspInit+0xbe>
    return;
 8002284:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002286:	3718      	adds	r7, #24
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	20000b84 	.word	0x20000b84
 8002290:	40021000 	.word	0x40021000
 8002294:	48001000 	.word	0x48001000
 8002298:	48001800 	.word	0x48001800
 800229c:	48000c00 	.word	0x48000c00
 80022a0:	48001400 	.word	0x48001400

080022a4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80022ac:	f7ff ff8c 	bl	80021c8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80022b0:	bf00      	nop
 80022b2:	3708      	adds	r7, #8
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022bc:	e7fe      	b.n	80022bc <NMI_Handler+0x4>

080022be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022be:	b480      	push	{r7}
 80022c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022c2:	e7fe      	b.n	80022c2 <HardFault_Handler+0x4>

080022c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022c8:	e7fe      	b.n	80022c8 <MemManage_Handler+0x4>

080022ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022ca:	b480      	push	{r7}
 80022cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022ce:	e7fe      	b.n	80022ce <BusFault_Handler+0x4>

080022d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022d4:	e7fe      	b.n	80022d4 <UsageFault_Handler+0x4>

080022d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022d6:	b480      	push	{r7}
 80022d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022da:	bf00      	nop
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022e8:	bf00      	nop
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr

080022f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022f2:	b480      	push	{r7}
 80022f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022f6:	bf00      	nop
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002304:	f004 fb08 	bl	8006918 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002308:	bf00      	nop
 800230a:	bd80      	pop	{r7, pc}

0800230c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002310:	4802      	ldr	r0, [pc, #8]	; (800231c <OTG_FS_IRQHandler+0x10>)
 8002312:	f007 fa6f 	bl	80097f4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002316:	bf00      	nop
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	20002508 	.word	0x20002508

08002320 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b086      	sub	sp, #24
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800232c:	2300      	movs	r3, #0
 800232e:	617b      	str	r3, [r7, #20]
 8002330:	e00a      	b.n	8002348 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002332:	f3af 8000 	nop.w
 8002336:	4601      	mov	r1, r0
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	1c5a      	adds	r2, r3, #1
 800233c:	60ba      	str	r2, [r7, #8]
 800233e:	b2ca      	uxtb	r2, r1
 8002340:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	3301      	adds	r3, #1
 8002346:	617b      	str	r3, [r7, #20]
 8002348:	697a      	ldr	r2, [r7, #20]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	429a      	cmp	r2, r3
 800234e:	dbf0      	blt.n	8002332 <_read+0x12>
	}

return len;
 8002350:	687b      	ldr	r3, [r7, #4]
}
 8002352:	4618      	mov	r0, r3
 8002354:	3718      	adds	r7, #24
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}

0800235a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800235a:	b580      	push	{r7, lr}
 800235c:	b086      	sub	sp, #24
 800235e:	af00      	add	r7, sp, #0
 8002360:	60f8      	str	r0, [r7, #12]
 8002362:	60b9      	str	r1, [r7, #8]
 8002364:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002366:	2300      	movs	r3, #0
 8002368:	617b      	str	r3, [r7, #20]
 800236a:	e009      	b.n	8002380 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	1c5a      	adds	r2, r3, #1
 8002370:	60ba      	str	r2, [r7, #8]
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	4618      	mov	r0, r3
 8002376:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	3301      	adds	r3, #1
 800237e:	617b      	str	r3, [r7, #20]
 8002380:	697a      	ldr	r2, [r7, #20]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	429a      	cmp	r2, r3
 8002386:	dbf1      	blt.n	800236c <_write+0x12>
	}
	return len;
 8002388:	687b      	ldr	r3, [r7, #4]
}
 800238a:	4618      	mov	r0, r3
 800238c:	3718      	adds	r7, #24
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}

08002392 <_close>:

int _close(int file)
{
 8002392:	b480      	push	{r7}
 8002394:	b083      	sub	sp, #12
 8002396:	af00      	add	r7, sp, #0
 8002398:	6078      	str	r0, [r7, #4]
	return -1;
 800239a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800239e:	4618      	mov	r0, r3
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr

080023aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023aa:	b480      	push	{r7}
 80023ac:	b083      	sub	sp, #12
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
 80023b2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023ba:	605a      	str	r2, [r3, #4]
	return 0;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr

080023ca <_isatty>:

int _isatty(int file)
{
 80023ca:	b480      	push	{r7}
 80023cc:	b083      	sub	sp, #12
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
	return 1;
 80023d2:	2301      	movs	r3, #1
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr

080023e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	60b9      	str	r1, [r7, #8]
 80023ea:	607a      	str	r2, [r7, #4]
	return 0;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3714      	adds	r7, #20
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
	...

080023fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002404:	4a14      	ldr	r2, [pc, #80]	; (8002458 <_sbrk+0x5c>)
 8002406:	4b15      	ldr	r3, [pc, #84]	; (800245c <_sbrk+0x60>)
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002410:	4b13      	ldr	r3, [pc, #76]	; (8002460 <_sbrk+0x64>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d102      	bne.n	800241e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002418:	4b11      	ldr	r3, [pc, #68]	; (8002460 <_sbrk+0x64>)
 800241a:	4a12      	ldr	r2, [pc, #72]	; (8002464 <_sbrk+0x68>)
 800241c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800241e:	4b10      	ldr	r3, [pc, #64]	; (8002460 <_sbrk+0x64>)
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4413      	add	r3, r2
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	429a      	cmp	r2, r3
 800242a:	d207      	bcs.n	800243c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800242c:	f011 f8ba 	bl	80135a4 <__errno>
 8002430:	4603      	mov	r3, r0
 8002432:	220c      	movs	r2, #12
 8002434:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002436:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800243a:	e009      	b.n	8002450 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800243c:	4b08      	ldr	r3, [pc, #32]	; (8002460 <_sbrk+0x64>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002442:	4b07      	ldr	r3, [pc, #28]	; (8002460 <_sbrk+0x64>)
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4413      	add	r3, r2
 800244a:	4a05      	ldr	r2, [pc, #20]	; (8002460 <_sbrk+0x64>)
 800244c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800244e:	68fb      	ldr	r3, [r7, #12]
}
 8002450:	4618      	mov	r0, r3
 8002452:	3718      	adds	r7, #24
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	20050000 	.word	0x20050000
 800245c:	00000400 	.word	0x00000400
 8002460:	20000b88 	.word	0x20000b88
 8002464:	20002c48 	.word	0x20002c48

08002468 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800246c:	4b06      	ldr	r3, [pc, #24]	; (8002488 <SystemInit+0x20>)
 800246e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002472:	4a05      	ldr	r2, [pc, #20]	; (8002488 <SystemInit+0x20>)
 8002474:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002478:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	e000ed00 	.word	0xe000ed00

0800248c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800248c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024c4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002490:	f7ff ffea 	bl	8002468 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002494:	480c      	ldr	r0, [pc, #48]	; (80024c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002496:	490d      	ldr	r1, [pc, #52]	; (80024cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002498:	4a0d      	ldr	r2, [pc, #52]	; (80024d0 <LoopForever+0xe>)
  movs r3, #0
 800249a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800249c:	e002      	b.n	80024a4 <LoopCopyDataInit>

0800249e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800249e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024a2:	3304      	adds	r3, #4

080024a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024a8:	d3f9      	bcc.n	800249e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024aa:	4a0a      	ldr	r2, [pc, #40]	; (80024d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80024ac:	4c0a      	ldr	r4, [pc, #40]	; (80024d8 <LoopForever+0x16>)
  movs r3, #0
 80024ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024b0:	e001      	b.n	80024b6 <LoopFillZerobss>

080024b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024b4:	3204      	adds	r2, #4

080024b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024b8:	d3fb      	bcc.n	80024b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024ba:	f011 f879 	bl	80135b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024be:	f7fe f88b 	bl	80005d8 <main>

080024c2 <LoopForever>:

LoopForever:
    b LoopForever
 80024c2:	e7fe      	b.n	80024c2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80024c4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80024c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024cc:	200003c8 	.word	0x200003c8
  ldr r2, =_sidata
 80024d0:	08017490 	.word	0x08017490
  ldr r2, =_sbss
 80024d4:	200003c8 	.word	0x200003c8
  ldr r4, =_ebss
 80024d8:	20002c44 	.word	0x20002c44

080024dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024dc:	e7fe      	b.n	80024dc <ADC1_2_IRQHandler>
	...

080024e0 <cs42l51_Init>:
  * @param Volume:     Initial output volume level (from 0 (-100dB) to 100 (0dB)).
  * @param AudioFreq:  Initial audio frequency (currently not used).
  * @retval 0 if correct communication, else wrong communication.
  */
uint32_t cs42l51_Init(uint16_t DeviceAddr, uint16_t Device, uint8_t Volume, uint32_t AudioFreq)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b086      	sub	sp, #24
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	607b      	str	r3, [r7, #4]
 80024e8:	4603      	mov	r3, r0
 80024ea:	81fb      	strh	r3, [r7, #14]
 80024ec:	460b      	mov	r3, r1
 80024ee:	81bb      	strh	r3, [r7, #12]
 80024f0:	4613      	mov	r3, r2
 80024f2:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80024f4:	2300      	movs	r3, #0
 80024f6:	617b      	str	r3, [r7, #20]
  uint8_t  Value;
  
  /* Check if codec is already initialized */
  if(Is_CS42L51_Initialized == 0)
 80024f8:	4bad      	ldr	r3, [pc, #692]	; (80027b0 <cs42l51_Init+0x2d0>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d105      	bne.n	800250c <cs42l51_Init+0x2c>
  {
    /* Initialize the Control interface of the Audio Codec */
    AUDIO_IO_Init();
 8002500:	f002 fd3e 	bl	8004f80 <AUDIO_IO_Init>

    Is_CS42L51_Initialized = 1;
 8002504:	4baa      	ldr	r3, [pc, #680]	; (80027b0 <cs42l51_Init+0x2d0>)
 8002506:	2201      	movs	r2, #1
 8002508:	701a      	strb	r2, [r3, #0]
 800250a:	e050      	b.n	80025ae <cs42l51_Init+0xce>
  }
  else
  {
    /* Set all power down bits to 1 exept PDN to mute ADCs and DACs*/
    counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x7E);
 800250c:	89fb      	ldrh	r3, [r7, #14]
 800250e:	b2db      	uxtb	r3, r3
 8002510:	227e      	movs	r2, #126	; 0x7e
 8002512:	2102      	movs	r1, #2
 8002514:	4618      	mov	r0, r3
 8002516:	f000 fb3f 	bl	8002b98 <CODEC_IO_Write>
 800251a:	4603      	mov	r3, r0
 800251c:	461a      	mov	r2, r3
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	4413      	add	r3, r2
 8002522:	617b      	str	r3, [r7, #20]
    Value = AUDIO_IO_Read(DeviceAddr, 0x03);
 8002524:	89fb      	ldrh	r3, [r7, #14]
 8002526:	b2db      	uxtb	r3, r3
 8002528:	2103      	movs	r1, #3
 800252a:	4618      	mov	r0, r3
 800252c:	f002 fdf5 	bl	800511a <AUDIO_IO_Read>
 8002530:	4603      	mov	r3, r0
 8002532:	74fb      	strb	r3, [r7, #19]
    counter += CODEC_IO_Write(DeviceAddr, 0x03, (Value | 0x0E));
 8002534:	89fb      	ldrh	r3, [r7, #14]
 8002536:	b2d8      	uxtb	r0, r3
 8002538:	7cfb      	ldrb	r3, [r7, #19]
 800253a:	f043 030e 	orr.w	r3, r3, #14
 800253e:	b2db      	uxtb	r3, r3
 8002540:	461a      	mov	r2, r3
 8002542:	2103      	movs	r1, #3
 8002544:	f000 fb28 	bl	8002b98 <CODEC_IO_Write>
 8002548:	4603      	mov	r3, r0
 800254a:	461a      	mov	r2, r3
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	4413      	add	r3, r2
 8002550:	617b      	str	r3, [r7, #20]
    
    /* Disable zero cross and soft ramp */
    Value = AUDIO_IO_Read(DeviceAddr, 0x09);
 8002552:	89fb      	ldrh	r3, [r7, #14]
 8002554:	b2db      	uxtb	r3, r3
 8002556:	2109      	movs	r1, #9
 8002558:	4618      	mov	r0, r3
 800255a:	f002 fdde 	bl	800511a <AUDIO_IO_Read>
 800255e:	4603      	mov	r3, r0
 8002560:	74fb      	strb	r3, [r7, #19]
    counter += CODEC_IO_Write(DeviceAddr, 0x09, (Value & 0xFC));
 8002562:	89fb      	ldrh	r3, [r7, #14]
 8002564:	b2d8      	uxtb	r0, r3
 8002566:	7cfb      	ldrb	r3, [r7, #19]
 8002568:	f023 0303 	bic.w	r3, r3, #3
 800256c:	b2db      	uxtb	r3, r3
 800256e:	461a      	mov	r2, r3
 8002570:	2109      	movs	r1, #9
 8002572:	f000 fb11 	bl	8002b98 <CODEC_IO_Write>
 8002576:	4603      	mov	r3, r0
 8002578:	461a      	mov	r2, r3
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	4413      	add	r3, r2
 800257e:	617b      	str	r3, [r7, #20]
    
    /* Power control : Enter standby (PDN = 1) */
    Value = AUDIO_IO_Read(DeviceAddr, 0x02);
 8002580:	89fb      	ldrh	r3, [r7, #14]
 8002582:	b2db      	uxtb	r3, r3
 8002584:	2102      	movs	r1, #2
 8002586:	4618      	mov	r0, r3
 8002588:	f002 fdc7 	bl	800511a <AUDIO_IO_Read>
 800258c:	4603      	mov	r3, r0
 800258e:	74fb      	strb	r3, [r7, #19]
    counter += CODEC_IO_Write(DeviceAddr, 0x02, (Value | 0x01));
 8002590:	89fb      	ldrh	r3, [r7, #14]
 8002592:	b2d8      	uxtb	r0, r3
 8002594:	7cfb      	ldrb	r3, [r7, #19]
 8002596:	f043 0301 	orr.w	r3, r3, #1
 800259a:	b2db      	uxtb	r3, r3
 800259c:	461a      	mov	r2, r3
 800259e:	2102      	movs	r1, #2
 80025a0:	f000 fafa 	bl	8002b98 <CODEC_IO_Write>
 80025a4:	4603      	mov	r3, r0
 80025a6:	461a      	mov	r2, r3
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	4413      	add	r3, r2
 80025ac:	617b      	str	r3, [r7, #20]
  }

  /* Mic Power and Speed Control : Auto detect on, Speed mode SSM, tri state off, MCLK divide by 2 off */
  Value = AUDIO_IO_Read(DeviceAddr, 0x03);
 80025ae:	89fb      	ldrh	r3, [r7, #14]
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	2103      	movs	r1, #3
 80025b4:	4618      	mov	r0, r3
 80025b6:	f002 fdb0 	bl	800511a <AUDIO_IO_Read>
 80025ba:	4603      	mov	r3, r0
 80025bc:	74fb      	strb	r3, [r7, #19]
  counter += CODEC_IO_Write(DeviceAddr, 0x03, ((Value & 0x0E) | 0xA0));
 80025be:	89fb      	ldrh	r3, [r7, #14]
 80025c0:	b2d8      	uxtb	r0, r3
 80025c2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80025c6:	f003 030e 	and.w	r3, r3, #14
 80025ca:	b25b      	sxtb	r3, r3
 80025cc:	f063 035f 	orn	r3, r3, #95	; 0x5f
 80025d0:	b25b      	sxtb	r3, r3
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	461a      	mov	r2, r3
 80025d6:	2103      	movs	r1, #3
 80025d8:	f000 fade 	bl	8002b98 <CODEC_IO_Write>
 80025dc:	4603      	mov	r3, r0
 80025de:	461a      	mov	r2, r3
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	4413      	add	r3, r2
 80025e4:	617b      	str	r3, [r7, #20]

  /* Interface control : Loopback off, Slave, I2S (SDIN and SOUT), Digital mix off, Mic mix off */
  counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C);
 80025e6:	89fb      	ldrh	r3, [r7, #14]
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	220c      	movs	r2, #12
 80025ec:	2104      	movs	r1, #4
 80025ee:	4618      	mov	r0, r3
 80025f0:	f000 fad2 	bl	8002b98 <CODEC_IO_Write>
 80025f4:	4603      	mov	r3, r0
 80025f6:	461a      	mov	r2, r3
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	4413      	add	r3, r2
 80025fc:	617b      	str	r3, [r7, #20]
  
  /* Mic control : ADC single volume off, ADCB boost off, ADCA boost off, MicBias on AIN3B/MICIN2 pin, MicBias level 0.8xVA, MICB boost 16db, MICA boost 16dB */
  counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x00);
 80025fe:	89fb      	ldrh	r3, [r7, #14]
 8002600:	b2db      	uxtb	r3, r3
 8002602:	2200      	movs	r2, #0
 8002604:	2105      	movs	r1, #5
 8002606:	4618      	mov	r0, r3
 8002608:	f000 fac6 	bl	8002b98 <CODEC_IO_Write>
 800260c:	4603      	mov	r3, r0
 800260e:	461a      	mov	r2, r3
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	4413      	add	r3, r2
 8002614:	617b      	str	r3, [r7, #20]

  /* ADC control : ADCB HPF off, ADCB HPF freeze off, ADCA HPF off, ADCA HPF freeze off, Soft ramp B off, Zero cross B off, Soft ramp A off, Zero cross A off */
  counter += CODEC_IO_Write(DeviceAddr, 0x06, 0x00);
 8002616:	89fb      	ldrh	r3, [r7, #14]
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2200      	movs	r2, #0
 800261c:	2106      	movs	r1, #6
 800261e:	4618      	mov	r0, r3
 8002620:	f000 faba 	bl	8002b98 <CODEC_IO_Write>
 8002624:	4603      	mov	r3, r0
 8002626:	461a      	mov	r2, r3
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	4413      	add	r3, r2
 800262c:	617b      	str	r3, [r7, #20]

  /* ADC Input Select, Invert and Mute : AIN1B to PGAB, AIN3A to PreAmp to PGAA, ADCB invert off, ADCA invert off, ADCB mute on, ADCA mute off */
  counter += CODEC_IO_Write(DeviceAddr, 0x07, 0x32);
 800262e:	89fb      	ldrh	r3, [r7, #14]
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2232      	movs	r2, #50	; 0x32
 8002634:	2107      	movs	r1, #7
 8002636:	4618      	mov	r0, r3
 8002638:	f000 faae 	bl	8002b98 <CODEC_IO_Write>
 800263c:	4603      	mov	r3, r0
 800263e:	461a      	mov	r2, r3
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	4413      	add	r3, r2
 8002644:	617b      	str	r3, [r7, #20]
  
  /* DAC output control : HP Gain to 1, Single volume control off, PCM invert signals polarity off, DAC channels mute on */
  counter += CODEC_IO_Write(DeviceAddr, 0x08, 0xC3);
 8002646:	89fb      	ldrh	r3, [r7, #14]
 8002648:	b2db      	uxtb	r3, r3
 800264a:	22c3      	movs	r2, #195	; 0xc3
 800264c:	2108      	movs	r1, #8
 800264e:	4618      	mov	r0, r3
 8002650:	f000 faa2 	bl	8002b98 <CODEC_IO_Write>
 8002654:	4603      	mov	r3, r0
 8002656:	461a      	mov	r2, r3
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	4413      	add	r3, r2
 800265c:	617b      	str	r3, [r7, #20]

  /* DAC control : Signal processing to DAC, Freeze off, De-emphasis off, Analog output auto mute off, DAC soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, 0x09, 0x42);
 800265e:	89fb      	ldrh	r3, [r7, #14]
 8002660:	b2db      	uxtb	r3, r3
 8002662:	2242      	movs	r2, #66	; 0x42
 8002664:	2109      	movs	r1, #9
 8002666:	4618      	mov	r0, r3
 8002668:	f000 fa96 	bl	8002b98 <CODEC_IO_Write>
 800266c:	4603      	mov	r3, r0
 800266e:	461a      	mov	r2, r3
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	4413      	add	r3, r2
 8002674:	617b      	str	r3, [r7, #20]

  /* ALCA and PGAA Control : ALCA soft ramp disable on, ALCA zero cross disable on, PGA A Gain 0dB */  
  counter += CODEC_IO_Write(DeviceAddr, 0x0A, 0xC0);
 8002676:	89fb      	ldrh	r3, [r7, #14]
 8002678:	b2db      	uxtb	r3, r3
 800267a:	22c0      	movs	r2, #192	; 0xc0
 800267c:	210a      	movs	r1, #10
 800267e:	4618      	mov	r0, r3
 8002680:	f000 fa8a 	bl	8002b98 <CODEC_IO_Write>
 8002684:	4603      	mov	r3, r0
 8002686:	461a      	mov	r2, r3
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	4413      	add	r3, r2
 800268c:	617b      	str	r3, [r7, #20]

  /* ALCB and PGAB Control : ALCB soft ramp disable on, ALCB zero cross disable on, PGA B Gain 0dB */  
  counter += CODEC_IO_Write(DeviceAddr, 0x0B, 0xC0);
 800268e:	89fb      	ldrh	r3, [r7, #14]
 8002690:	b2db      	uxtb	r3, r3
 8002692:	22c0      	movs	r2, #192	; 0xc0
 8002694:	210b      	movs	r1, #11
 8002696:	4618      	mov	r0, r3
 8002698:	f000 fa7e 	bl	8002b98 <CODEC_IO_Write>
 800269c:	4603      	mov	r3, r0
 800269e:	461a      	mov	r2, r3
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	4413      	add	r3, r2
 80026a4:	617b      	str	r3, [r7, #20]
  
  /* ADCA Attenuator : 0dB */
  counter += CODEC_IO_Write(DeviceAddr, 0x0C, 0x00);
 80026a6:	89fb      	ldrh	r3, [r7, #14]
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	2200      	movs	r2, #0
 80026ac:	210c      	movs	r1, #12
 80026ae:	4618      	mov	r0, r3
 80026b0:	f000 fa72 	bl	8002b98 <CODEC_IO_Write>
 80026b4:	4603      	mov	r3, r0
 80026b6:	461a      	mov	r2, r3
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	4413      	add	r3, r2
 80026bc:	617b      	str	r3, [r7, #20]

  /* ADCB Attenuator : 0dB */
  counter += CODEC_IO_Write(DeviceAddr, 0x0D, 0x00);
 80026be:	89fb      	ldrh	r3, [r7, #14]
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2200      	movs	r2, #0
 80026c4:	210d      	movs	r1, #13
 80026c6:	4618      	mov	r0, r3
 80026c8:	f000 fa66 	bl	8002b98 <CODEC_IO_Write>
 80026cc:	4603      	mov	r3, r0
 80026ce:	461a      	mov	r2, r3
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	4413      	add	r3, r2
 80026d4:	617b      	str	r3, [r7, #20]

  /* ADCA mixer volume control : ADCA mixer channel mute on, ADCA mixer volume 0dB */
  counter += CODEC_IO_Write(DeviceAddr, 0x0E, 0x80);
 80026d6:	89fb      	ldrh	r3, [r7, #14]
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2280      	movs	r2, #128	; 0x80
 80026dc:	210e      	movs	r1, #14
 80026de:	4618      	mov	r0, r3
 80026e0:	f000 fa5a 	bl	8002b98 <CODEC_IO_Write>
 80026e4:	4603      	mov	r3, r0
 80026e6:	461a      	mov	r2, r3
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	4413      	add	r3, r2
 80026ec:	617b      	str	r3, [r7, #20]
  
  /* ADCB mixer volume control : ADCB mixer channel mute on, ADCB mixer volume 0dB */
  counter += CODEC_IO_Write(DeviceAddr, 0x0F, 0x80);
 80026ee:	89fb      	ldrh	r3, [r7, #14]
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	2280      	movs	r2, #128	; 0x80
 80026f4:	210f      	movs	r1, #15
 80026f6:	4618      	mov	r0, r3
 80026f8:	f000 fa4e 	bl	8002b98 <CODEC_IO_Write>
 80026fc:	4603      	mov	r3, r0
 80026fe:	461a      	mov	r2, r3
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	4413      	add	r3, r2
 8002704:	617b      	str	r3, [r7, #20]
  
  /* PCMA mixer volume control : PCMA mixer channel mute off, PCMA mixer volume 0dB */
  counter += CODEC_IO_Write(DeviceAddr, 0x10, 0x00);
 8002706:	89fb      	ldrh	r3, [r7, #14]
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2200      	movs	r2, #0
 800270c:	2110      	movs	r1, #16
 800270e:	4618      	mov	r0, r3
 8002710:	f000 fa42 	bl	8002b98 <CODEC_IO_Write>
 8002714:	4603      	mov	r3, r0
 8002716:	461a      	mov	r2, r3
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	4413      	add	r3, r2
 800271c:	617b      	str	r3, [r7, #20]

  /* PCMB mixer volume control : PCMB mixer channel mute off, PCMB mixer volume 0dB */
  counter += CODEC_IO_Write(DeviceAddr, 0x11, 0x00);
 800271e:	89fb      	ldrh	r3, [r7, #14]
 8002720:	b2db      	uxtb	r3, r3
 8002722:	2200      	movs	r2, #0
 8002724:	2111      	movs	r1, #17
 8002726:	4618      	mov	r0, r3
 8002728:	f000 fa36 	bl	8002b98 <CODEC_IO_Write>
 800272c:	4603      	mov	r3, r0
 800272e:	461a      	mov	r2, r3
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	4413      	add	r3, r2
 8002734:	617b      	str	r3, [r7, #20]

  /* PCM channel mixer : AOUTA Left, AOUTB Right */
  counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x00);
 8002736:	89fb      	ldrh	r3, [r7, #14]
 8002738:	b2db      	uxtb	r3, r3
 800273a:	2200      	movs	r2, #0
 800273c:	2118      	movs	r1, #24
 800273e:	4618      	mov	r0, r3
 8002740:	f000 fa2a 	bl	8002b98 <CODEC_IO_Write>
 8002744:	4603      	mov	r3, r0
 8002746:	461a      	mov	r2, r3
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	4413      	add	r3, r2
 800274c:	617b      	str	r3, [r7, #20]

  if(Device & OUTPUT_DEVICE_HEADPHONE)
 800274e:	89bb      	ldrh	r3, [r7, #12]
 8002750:	f003 0301 	and.w	r3, r3, #1
 8002754:	2b00      	cmp	r3, #0
 8002756:	d022      	beq.n	800279e <cs42l51_Init+0x2be>
  {
    Value = VOLUME_CONVERT(Volume);
 8002758:	7afb      	ldrb	r3, [r7, #11]
 800275a:	2b63      	cmp	r3, #99	; 0x63
 800275c:	d805      	bhi.n	800276a <cs42l51_Init+0x28a>
 800275e:	7afb      	ldrb	r3, [r7, #11]
 8002760:	331c      	adds	r3, #28
 8002762:	b2db      	uxtb	r3, r3
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	b2db      	uxtb	r3, r3
 8002768:	e000      	b.n	800276c <cs42l51_Init+0x28c>
 800276a:	2300      	movs	r3, #0
 800276c:	74fb      	strb	r3, [r7, #19]
    /* AOUTA volume control : AOUTA volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x16, Value);
 800276e:	89fb      	ldrh	r3, [r7, #14]
 8002770:	b2db      	uxtb	r3, r3
 8002772:	7cfa      	ldrb	r2, [r7, #19]
 8002774:	2116      	movs	r1, #22
 8002776:	4618      	mov	r0, r3
 8002778:	f000 fa0e 	bl	8002b98 <CODEC_IO_Write>
 800277c:	4603      	mov	r3, r0
 800277e:	461a      	mov	r2, r3
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	4413      	add	r3, r2
 8002784:	617b      	str	r3, [r7, #20]
    /* AOUTB volume control : AOUTB volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x17, Value);
 8002786:	89fb      	ldrh	r3, [r7, #14]
 8002788:	b2db      	uxtb	r3, r3
 800278a:	7cfa      	ldrb	r2, [r7, #19]
 800278c:	2117      	movs	r1, #23
 800278e:	4618      	mov	r0, r3
 8002790:	f000 fa02 	bl	8002b98 <CODEC_IO_Write>
 8002794:	4603      	mov	r3, r0
 8002796:	461a      	mov	r2, r3
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	4413      	add	r3, r2
 800279c:	617b      	str	r3, [r7, #20]
  }
  
  /* Store device */
  CS42L51_Device = Device;
 800279e:	4a05      	ldr	r2, [pc, #20]	; (80027b4 <cs42l51_Init+0x2d4>)
 80027a0:	89bb      	ldrh	r3, [r7, #12]
 80027a2:	8013      	strh	r3, [r2, #0]
  
  /* Return communication control value */
  return counter;  
 80027a4:	697b      	ldr	r3, [r7, #20]
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3718      	adds	r7, #24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	20000b8c 	.word	0x20000b8c
 80027b4:	200000da 	.word	0x200000da

080027b8 <cs42l51_DeInit>:
  * @brief  Deinitialize the audio codec.
  * @param  None
  * @retval  None
  */
void cs42l51_DeInit(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 80027bc:	f002 fc38 	bl	8005030 <AUDIO_IO_DeInit>
  
  Is_CS42L51_Initialized = 0;
 80027c0:	4b02      	ldr	r3, [pc, #8]	; (80027cc <cs42l51_DeInit+0x14>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	701a      	strb	r2, [r3, #0]
}
 80027c6:	bf00      	nop
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	20000b8c 	.word	0x20000b8c

080027d0 <cs42l51_ReadID>:
  * @brief  Get the CS42L51 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS42L51 ID 
  */
uint32_t cs42l51_ReadID(uint16_t DeviceAddr)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	4603      	mov	r3, r0
 80027d8:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  
  if(Is_CS42L51_Initialized == 0)
 80027da:	4b13      	ldr	r3, [pc, #76]	; (8002828 <cs42l51_ReadID+0x58>)
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d110      	bne.n	8002804 <cs42l51_ReadID+0x34>
  {
    /* Initialize the Control interface of the Audio Codec */
    AUDIO_IO_Init(); 
 80027e2:	f002 fbcd 	bl	8004f80 <AUDIO_IO_Init>
    
    Value = AUDIO_IO_Read(DeviceAddr, CS42L51_CHIPID_ADDR);
 80027e6:	88fb      	ldrh	r3, [r7, #6]
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2101      	movs	r1, #1
 80027ec:	4618      	mov	r0, r3
 80027ee:	f002 fc94 	bl	800511a <AUDIO_IO_Read>
 80027f2:	4603      	mov	r3, r0
 80027f4:	73fb      	strb	r3, [r7, #15]
    Value = (Value & CS42L51_ID_MASK);
 80027f6:	7bfb      	ldrb	r3, [r7, #15]
 80027f8:	f023 0307 	bic.w	r3, r3, #7
 80027fc:	73fb      	strb	r3, [r7, #15]

    /* Deinitialize Audio Codec interface */
    AUDIO_IO_DeInit();
 80027fe:	f002 fc17 	bl	8005030 <AUDIO_IO_DeInit>
 8002802:	e00b      	b.n	800281c <cs42l51_ReadID+0x4c>
  }
  else
  {
    Value = AUDIO_IO_Read(DeviceAddr, CS42L51_CHIPID_ADDR);
 8002804:	88fb      	ldrh	r3, [r7, #6]
 8002806:	b2db      	uxtb	r3, r3
 8002808:	2101      	movs	r1, #1
 800280a:	4618      	mov	r0, r3
 800280c:	f002 fc85 	bl	800511a <AUDIO_IO_Read>
 8002810:	4603      	mov	r3, r0
 8002812:	73fb      	strb	r3, [r7, #15]
    Value = (Value & CS42L51_ID_MASK);
 8002814:	7bfb      	ldrb	r3, [r7, #15]
 8002816:	f023 0307 	bic.w	r3, r3, #7
 800281a:	73fb      	strb	r3, [r7, #15]
  }
  
  return((uint32_t) Value);
 800281c:	7bfb      	ldrb	r3, [r7, #15]
}
 800281e:	4618      	mov	r0, r3
 8002820:	3710      	adds	r7, #16
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	20000b8c 	.word	0x20000b8c

0800282c <cs42l51_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs42l51_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	6039      	str	r1, [r7, #0]
 8002836:	80fb      	strh	r3, [r7, #6]
 8002838:	4613      	mov	r3, r2
 800283a:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 800283c:	2300      	movs	r3, #0
 800283e:	60fb      	str	r3, [r7, #12]
  uint8_t  Value;
  
  if(Is_CS42L51_Stop == 1)
 8002840:	4b3f      	ldr	r3, [pc, #252]	; (8002940 <cs42l51_Play+0x114>)
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d176      	bne.n	8002936 <cs42l51_Play+0x10a>
  {
    /* Unmute output device */  
    //counter += cs42l51_SetMute(DeviceAddr, AUDIO_MUTE_OFF);

    if(CS42L51_Device & OUTPUT_DEVICE_HEADPHONE)
 8002848:	4b3e      	ldr	r3, [pc, #248]	; (8002944 <cs42l51_Play+0x118>)
 800284a:	881b      	ldrh	r3, [r3, #0]
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	2b00      	cmp	r3, #0
 8002852:	d022      	beq.n	800289a <cs42l51_Play+0x6e>
    {
      /* DAC control : Signal processing to DAC, Freeze off, De-emphasis off, Analog output auto mute off, DAC soft ramp */
      counter += CODEC_IO_Write(DeviceAddr, 0x09, 0x42);
 8002854:	88fb      	ldrh	r3, [r7, #6]
 8002856:	b2db      	uxtb	r3, r3
 8002858:	2242      	movs	r2, #66	; 0x42
 800285a:	2109      	movs	r1, #9
 800285c:	4618      	mov	r0, r3
 800285e:	f000 f99b 	bl	8002b98 <CODEC_IO_Write>
 8002862:	4603      	mov	r3, r0
 8002864:	461a      	mov	r2, r3
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	4413      	add	r3, r2
 800286a:	60fb      	str	r3, [r7, #12]

      /* Power control 1 : PDN_DACA, PDN_DACB disable. */
      Value = AUDIO_IO_Read(DeviceAddr, 0x02);
 800286c:	88fb      	ldrh	r3, [r7, #6]
 800286e:	b2db      	uxtb	r3, r3
 8002870:	2102      	movs	r1, #2
 8002872:	4618      	mov	r0, r3
 8002874:	f002 fc51 	bl	800511a <AUDIO_IO_Read>
 8002878:	4603      	mov	r3, r0
 800287a:	72fb      	strb	r3, [r7, #11]
      counter += CODEC_IO_Write(DeviceAddr, 0x02, (Value & 0x9F));
 800287c:	88fb      	ldrh	r3, [r7, #6]
 800287e:	b2d8      	uxtb	r0, r3
 8002880:	7afb      	ldrb	r3, [r7, #11]
 8002882:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8002886:	b2db      	uxtb	r3, r3
 8002888:	461a      	mov	r2, r3
 800288a:	2102      	movs	r1, #2
 800288c:	f000 f984 	bl	8002b98 <CODEC_IO_Write>
 8002890:	4603      	mov	r3, r0
 8002892:	461a      	mov	r2, r3
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	4413      	add	r3, r2
 8002898:	60fb      	str	r3, [r7, #12]
    }

    if(CS42L51_Device & INPUT_DEVICE_MIC1)
 800289a:	4b2a      	ldr	r3, [pc, #168]	; (8002944 <cs42l51_Play+0x118>)
 800289c:	881b      	ldrh	r3, [r3, #0]
 800289e:	f003 0310 	and.w	r3, r3, #16
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d02d      	beq.n	8002902 <cs42l51_Play+0xd6>
    {
      /* Power control 1 : PDN_PGAA, PDN_ADCA disable. */
      Value = AUDIO_IO_Read(DeviceAddr, 0x02);
 80028a6:	88fb      	ldrh	r3, [r7, #6]
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	2102      	movs	r1, #2
 80028ac:	4618      	mov	r0, r3
 80028ae:	f002 fc34 	bl	800511a <AUDIO_IO_Read>
 80028b2:	4603      	mov	r3, r0
 80028b4:	72fb      	strb	r3, [r7, #11]
      counter += CODEC_IO_Write(DeviceAddr, 0x02, (Value & 0xF5));
 80028b6:	88fb      	ldrh	r3, [r7, #6]
 80028b8:	b2d8      	uxtb	r0, r3
 80028ba:	7afb      	ldrb	r3, [r7, #11]
 80028bc:	f023 030a 	bic.w	r3, r3, #10
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	461a      	mov	r2, r3
 80028c4:	2102      	movs	r1, #2
 80028c6:	f000 f967 	bl	8002b98 <CODEC_IO_Write>
 80028ca:	4603      	mov	r3, r0
 80028cc:	461a      	mov	r2, r3
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	4413      	add	r3, r2
 80028d2:	60fb      	str	r3, [r7, #12]
      
      /* Mic Power and Speed Control : PDN_MICA, PDN_MIC_BIAS disable. */
      Value = AUDIO_IO_Read(DeviceAddr, 0x03);
 80028d4:	88fb      	ldrh	r3, [r7, #6]
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	2103      	movs	r1, #3
 80028da:	4618      	mov	r0, r3
 80028dc:	f002 fc1d 	bl	800511a <AUDIO_IO_Read>
 80028e0:	4603      	mov	r3, r0
 80028e2:	72fb      	strb	r3, [r7, #11]
      counter += CODEC_IO_Write(DeviceAddr, 0x03, (Value & 0xF9));
 80028e4:	88fb      	ldrh	r3, [r7, #6]
 80028e6:	b2d8      	uxtb	r0, r3
 80028e8:	7afb      	ldrb	r3, [r7, #11]
 80028ea:	f023 0306 	bic.w	r3, r3, #6
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	461a      	mov	r2, r3
 80028f2:	2103      	movs	r1, #3
 80028f4:	f000 f950 	bl	8002b98 <CODEC_IO_Write>
 80028f8:	4603      	mov	r3, r0
 80028fa:	461a      	mov	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	4413      	add	r3, r2
 8002900:	60fb      	str	r3, [r7, #12]
    }
    
    /* Power control : Exit standby (PDN = 0) */
    Value = AUDIO_IO_Read(DeviceAddr, 0x02);
 8002902:	88fb      	ldrh	r3, [r7, #6]
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2102      	movs	r1, #2
 8002908:	4618      	mov	r0, r3
 800290a:	f002 fc06 	bl	800511a <AUDIO_IO_Read>
 800290e:	4603      	mov	r3, r0
 8002910:	72fb      	strb	r3, [r7, #11]
    counter += CODEC_IO_Write(DeviceAddr, 0x02, (Value & 0xFE));
 8002912:	88fb      	ldrh	r3, [r7, #6]
 8002914:	b2d8      	uxtb	r0, r3
 8002916:	7afb      	ldrb	r3, [r7, #11]
 8002918:	f023 0301 	bic.w	r3, r3, #1
 800291c:	b2db      	uxtb	r3, r3
 800291e:	461a      	mov	r2, r3
 8002920:	2102      	movs	r1, #2
 8002922:	f000 f939 	bl	8002b98 <CODEC_IO_Write>
 8002926:	4603      	mov	r3, r0
 8002928:	461a      	mov	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	4413      	add	r3, r2
 800292e:	60fb      	str	r3, [r7, #12]

    Is_CS42L51_Stop = 0;
 8002930:	4b03      	ldr	r3, [pc, #12]	; (8002940 <cs42l51_Play+0x114>)
 8002932:	2200      	movs	r2, #0
 8002934:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8002936:	68fb      	ldr	r3, [r7, #12]
}
 8002938:	4618      	mov	r0, r3
 800293a:	3710      	adds	r7, #16
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	200000d8 	.word	0x200000d8
 8002944:	200000da 	.word	0x200000da

08002948 <cs42l51_Pause>:
  * @brief Pause playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs42l51_Pause(uint16_t DeviceAddr)
{  
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	4603      	mov	r3, r0
 8002950:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002952:	2300      	movs	r3, #0
 8002954:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs42l51_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8002956:	88fb      	ldrh	r3, [r7, #6]
 8002958:	2101      	movs	r1, #1
 800295a:	4618      	mov	r0, r3
 800295c:	f000 f8c1 	bl	8002ae2 <cs42l51_SetMute>
 8002960:	4602      	mov	r2, r0
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	4413      	add	r3, r2
 8002966:	60fb      	str	r3, [r7, #12]
   
  return counter;
 8002968:	68fb      	ldr	r3, [r7, #12]
}
 800296a:	4618      	mov	r0, r3
 800296c:	3710      	adds	r7, #16
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}

08002972 <cs42l51_Resume>:
  * @brief Resume playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs42l51_Resume(uint16_t DeviceAddr)
{
 8002972:	b580      	push	{r7, lr}
 8002974:	b084      	sub	sp, #16
 8002976:	af00      	add	r7, sp, #0
 8002978:	4603      	mov	r3, r0
 800297a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800297c:	2300      	movs	r3, #0
 800297e:	60fb      	str	r3, [r7, #12]

  /* Unmute the output  */
  counter += cs42l51_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8002980:	88fb      	ldrh	r3, [r7, #6]
 8002982:	2100      	movs	r1, #0
 8002984:	4618      	mov	r0, r3
 8002986:	f000 f8ac 	bl	8002ae2 <cs42l51_SetMute>
 800298a:	4602      	mov	r2, r0
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	4413      	add	r3, r2
 8002990:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8002992:	68fb      	ldr	r3, [r7, #12]
}
 8002994:	4618      	mov	r0, r3
 8002996:	3710      	adds	r7, #16
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}

0800299c <cs42l51_Stop>:
  * @param DeviceAddr: Device address on communication Bus. 
  * @param CodecPdwnMode: selects the  power down mode (currently not used).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs42l51_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	4603      	mov	r3, r0
 80029a4:	6039      	str	r1, [r7, #0]
 80029a6:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80029a8:	2300      	movs	r3, #0
 80029aa:	60fb      	str	r3, [r7, #12]
  uint8_t  Value;
  
  /* Set all power down bits to 1 exept PDN to mute ADCs and DACs*/
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x7E);
 80029ac:	88fb      	ldrh	r3, [r7, #6]
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	227e      	movs	r2, #126	; 0x7e
 80029b2:	2102      	movs	r1, #2
 80029b4:	4618      	mov	r0, r3
 80029b6:	f000 f8ef 	bl	8002b98 <CODEC_IO_Write>
 80029ba:	4603      	mov	r3, r0
 80029bc:	461a      	mov	r2, r3
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	4413      	add	r3, r2
 80029c2:	60fb      	str	r3, [r7, #12]
  Value = AUDIO_IO_Read(DeviceAddr, 0x03);
 80029c4:	88fb      	ldrh	r3, [r7, #6]
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	2103      	movs	r1, #3
 80029ca:	4618      	mov	r0, r3
 80029cc:	f002 fba5 	bl	800511a <AUDIO_IO_Read>
 80029d0:	4603      	mov	r3, r0
 80029d2:	72fb      	strb	r3, [r7, #11]
  counter += CODEC_IO_Write(DeviceAddr, 0x03, (Value | 0x0E));
 80029d4:	88fb      	ldrh	r3, [r7, #6]
 80029d6:	b2d8      	uxtb	r0, r3
 80029d8:	7afb      	ldrb	r3, [r7, #11]
 80029da:	f043 030e 	orr.w	r3, r3, #14
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	461a      	mov	r2, r3
 80029e2:	2103      	movs	r1, #3
 80029e4:	f000 f8d8 	bl	8002b98 <CODEC_IO_Write>
 80029e8:	4603      	mov	r3, r0
 80029ea:	461a      	mov	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	4413      	add	r3, r2
 80029f0:	60fb      	str	r3, [r7, #12]
  
  /* Disable zero cross and soft ramp */
  Value = AUDIO_IO_Read(DeviceAddr, 0x09);
 80029f2:	88fb      	ldrh	r3, [r7, #6]
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	2109      	movs	r1, #9
 80029f8:	4618      	mov	r0, r3
 80029fa:	f002 fb8e 	bl	800511a <AUDIO_IO_Read>
 80029fe:	4603      	mov	r3, r0
 8002a00:	72fb      	strb	r3, [r7, #11]
  counter += CODEC_IO_Write(DeviceAddr, 0x09, (Value & 0xFC));
 8002a02:	88fb      	ldrh	r3, [r7, #6]
 8002a04:	b2d8      	uxtb	r0, r3
 8002a06:	7afb      	ldrb	r3, [r7, #11]
 8002a08:	f023 0303 	bic.w	r3, r3, #3
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	461a      	mov	r2, r3
 8002a10:	2109      	movs	r1, #9
 8002a12:	f000 f8c1 	bl	8002b98 <CODEC_IO_Write>
 8002a16:	4603      	mov	r3, r0
 8002a18:	461a      	mov	r2, r3
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	60fb      	str	r3, [r7, #12]

  /* Power control : Enter standby (PDN = 1) */
  Value = AUDIO_IO_Read(DeviceAddr, 0x02);
 8002a20:	88fb      	ldrh	r3, [r7, #6]
 8002a22:	b2db      	uxtb	r3, r3
 8002a24:	2102      	movs	r1, #2
 8002a26:	4618      	mov	r0, r3
 8002a28:	f002 fb77 	bl	800511a <AUDIO_IO_Read>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	72fb      	strb	r3, [r7, #11]
  counter += CODEC_IO_Write(DeviceAddr, 0x02, (Value | 0x01));
 8002a30:	88fb      	ldrh	r3, [r7, #6]
 8002a32:	b2d8      	uxtb	r0, r3
 8002a34:	7afb      	ldrb	r3, [r7, #11]
 8002a36:	f043 0301 	orr.w	r3, r3, #1
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	2102      	movs	r1, #2
 8002a40:	f000 f8aa 	bl	8002b98 <CODEC_IO_Write>
 8002a44:	4603      	mov	r3, r0
 8002a46:	461a      	mov	r2, r3
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	60fb      	str	r3, [r7, #12]

  Is_CS42L51_Stop = 1;
 8002a4e:	4b04      	ldr	r3, [pc, #16]	; (8002a60 <cs42l51_Stop+0xc4>)
 8002a50:	2201      	movs	r2, #1
 8002a52:	701a      	strb	r2, [r3, #0]
  return counter;
 8002a54:	68fb      	ldr	r3, [r7, #12]
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3710      	adds	r7, #16
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	200000d8 	.word	0x200000d8

08002a64 <cs42l51_SetVolume>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param Volume: output volume level (from 0 (-100dB) to 100 (0dB)).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs42l51_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	460a      	mov	r2, r1
 8002a6e:	80fb      	strh	r3, [r7, #6]
 8002a70:	4613      	mov	r3, r2
 8002a72:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8002a74:	2300      	movs	r3, #0
 8002a76:	60fb      	str	r3, [r7, #12]
  uint8_t  convertedvol = VOLUME_CONVERT(Volume);
 8002a78:	797b      	ldrb	r3, [r7, #5]
 8002a7a:	2b63      	cmp	r3, #99	; 0x63
 8002a7c:	d805      	bhi.n	8002a8a <cs42l51_SetVolume+0x26>
 8002a7e:	797b      	ldrb	r3, [r7, #5]
 8002a80:	331c      	adds	r3, #28
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	e000      	b.n	8002a8c <cs42l51_SetVolume+0x28>
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	72fb      	strb	r3, [r7, #11]

  /* AOUTA volume control : AOUTA volume */
  counter += CODEC_IO_Write(DeviceAddr, 0x16, convertedvol);
 8002a8e:	88fb      	ldrh	r3, [r7, #6]
 8002a90:	b2db      	uxtb	r3, r3
 8002a92:	7afa      	ldrb	r2, [r7, #11]
 8002a94:	2116      	movs	r1, #22
 8002a96:	4618      	mov	r0, r3
 8002a98:	f000 f87e 	bl	8002b98 <CODEC_IO_Write>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	60fb      	str	r3, [r7, #12]
  /* AOUTB volume control : AOUTB volume */
  counter += CODEC_IO_Write(DeviceAddr, 0x17, convertedvol);
 8002aa6:	88fb      	ldrh	r3, [r7, #6]
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	7afa      	ldrb	r2, [r7, #11]
 8002aac:	2117      	movs	r1, #23
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f000 f872 	bl	8002b98 <CODEC_IO_Write>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	4413      	add	r3, r2
 8002abc:	60fb      	str	r3, [r7, #12]

  return counter;
 8002abe:	68fb      	ldr	r3, [r7, #12]
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3710      	adds	r7, #16
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <cs42l51_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs42l51_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	4603      	mov	r3, r0
 8002ad0:	6039      	str	r1, [r7, #0]
 8002ad2:	80fb      	strh	r3, [r7, #6]
  return 0;
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	370c      	adds	r7, #12
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr

08002ae2 <cs42l51_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs42l51_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b084      	sub	sp, #16
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	4603      	mov	r3, r0
 8002aea:	6039      	str	r1, [r7, #0]
 8002aec:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002aee:	2300      	movs	r3, #0
 8002af0:	60fb      	str	r3, [r7, #12]
  uint8_t  Value;
  
  /* Read DAC output control register */
  Value = AUDIO_IO_Read(DeviceAddr, 0x08);
 8002af2:	88fb      	ldrh	r3, [r7, #6]
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2108      	movs	r1, #8
 8002af8:	4618      	mov	r0, r3
 8002afa:	f002 fb0e 	bl	800511a <AUDIO_IO_Read>
 8002afe:	4603      	mov	r3, r0
 8002b00:	72fb      	strb	r3, [r7, #11]

  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d10f      	bne.n	8002b28 <cs42l51_SetMute+0x46>
  {
    /* Mute DAC channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x08, (Value | 0x03));
 8002b08:	88fb      	ldrh	r3, [r7, #6]
 8002b0a:	b2d8      	uxtb	r0, r3
 8002b0c:	7afb      	ldrb	r3, [r7, #11]
 8002b0e:	f043 0303 	orr.w	r3, r3, #3
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	461a      	mov	r2, r3
 8002b16:	2108      	movs	r1, #8
 8002b18:	f000 f83e 	bl	8002b98 <CODEC_IO_Write>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	461a      	mov	r2, r3
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	4413      	add	r3, r2
 8002b24:	60fb      	str	r3, [r7, #12]
 8002b26:	e00e      	b.n	8002b46 <cs42l51_SetMute+0x64>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    /* Unmute DAC channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x08, (Value & 0xFC));
 8002b28:	88fb      	ldrh	r3, [r7, #6]
 8002b2a:	b2d8      	uxtb	r0, r3
 8002b2c:	7afb      	ldrb	r3, [r7, #11]
 8002b2e:	f023 0303 	bic.w	r3, r3, #3
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	461a      	mov	r2, r3
 8002b36:	2108      	movs	r1, #8
 8002b38:	f000 f82e 	bl	8002b98 <CODEC_IO_Write>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	461a      	mov	r2, r3
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	4413      	add	r3, r2
 8002b44:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8002b46:	68fb      	ldr	r3, [r7, #12]
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3710      	adds	r7, #16
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <cs42l51_SetOutputMode>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param Output: specifies the audio output device target. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs42l51_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	4603      	mov	r3, r0
 8002b58:	460a      	mov	r2, r1
 8002b5a:	80fb      	strh	r3, [r7, #6]
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	717b      	strb	r3, [r7, #5]
  return 0;
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	370c      	adds	r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
	...

08002b70 <cs42l51_Reset>:
  * @brief Reset CS42L51 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs42l51_Reset(uint16_t DeviceAddr)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	4603      	mov	r3, r0
 8002b78:	80fb      	strh	r3, [r7, #6]
  if(Is_CS42L51_Initialized == 1)
 8002b7a:	4b06      	ldr	r3, [pc, #24]	; (8002b94 <cs42l51_Reset+0x24>)
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d103      	bne.n	8002b8a <cs42l51_Reset+0x1a>
  {
    /* Deinitialize Audio Codec interface */
    AUDIO_IO_DeInit();
 8002b82:	f002 fa55 	bl	8005030 <AUDIO_IO_DeInit>

    /* Initialize the Control interface of the Audio Codec */
    AUDIO_IO_Init();
 8002b86:	f002 f9fb 	bl	8004f80 <AUDIO_IO_Init>
  }
  return 0;
 8002b8a:	2300      	movs	r3, #0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3708      	adds	r7, #8
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	20000b8c 	.word	0x20000b8c

08002b98 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	71fb      	strb	r3, [r7, #7]
 8002ba2:	460b      	mov	r3, r1
 8002ba4:	71bb      	strb	r3, [r7, #6]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8002baa:	2300      	movs	r3, #0
 8002bac:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8002bae:	797a      	ldrb	r2, [r7, #5]
 8002bb0:	79b9      	ldrb	r1, [r7, #6]
 8002bb2:	79fb      	ldrb	r3, [r7, #7]
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f002 fa99 	bl	80050ec <AUDIO_IO_Write>

#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
 8002bba:	79ba      	ldrb	r2, [r7, #6]
 8002bbc:	79fb      	ldrb	r3, [r7, #7]
 8002bbe:	4611      	mov	r1, r2
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f002 faaa 	bl	800511a <AUDIO_IO_Read>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	461a      	mov	r2, r3
 8002bca:	797b      	ldrb	r3, [r7, #5]
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	bf14      	ite	ne
 8002bd0:	2301      	movne	r3, #1
 8002bd2:	2300      	moveq	r3, #0
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	60fb      	str	r3, [r7, #12]
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	b2db      	uxtb	r3, r3
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3710      	adds	r7, #16
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <ft6x06_Init>:
  *         from MCU to FT6206 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Init(uint16_t DeviceAddr)
{  
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	4603      	mov	r3, r0
 8002bec:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = ft6x06_GetInstance(DeviceAddr);
 8002bee:	88fb      	ldrh	r3, [r7, #6]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f000 f90d 	bl	8002e10 <ft6x06_GetInstance>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 8002bfa:	7bfb      	ldrb	r3, [r7, #15]
 8002bfc:	2bff      	cmp	r3, #255	; 0xff
 8002bfe:	d10e      	bne.n	8002c1e <ft6x06_Init+0x3a>
  {
    /* Look for empty instance */
    empty = ft6x06_GetInstance(0);
 8002c00:	2000      	movs	r0, #0
 8002c02:	f000 f905 	bl	8002e10 <ft6x06_GetInstance>
 8002c06:	4603      	mov	r3, r0
 8002c08:	73bb      	strb	r3, [r7, #14]
    
    if(empty < FT6x06_MAX_INSTANCE)
 8002c0a:	7bbb      	ldrb	r3, [r7, #14]
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d806      	bhi.n	8002c1e <ft6x06_Init+0x3a>
    {
      /* Register the current device instance */
      ft6x06[empty] = DeviceAddr;
 8002c10:	7bbb      	ldrb	r3, [r7, #14]
 8002c12:	88fa      	ldrh	r2, [r7, #6]
 8002c14:	b2d1      	uxtb	r1, r2
 8002c16:	4a04      	ldr	r2, [pc, #16]	; (8002c28 <ft6x06_Init+0x44>)
 8002c18:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      TS_IO_Init(); 
 8002c1a:	f002 fbc7 	bl	80053ac <TS_IO_Init>
    }
  }
}
 8002c1e:	bf00      	nop
 8002c20:	3710      	adds	r7, #16
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	20000b90 	.word	0x20000b90

08002c2c <ft6x06_Reset>:
  *         @note : Not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Reset(uint16_t DeviceAddr)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	4603      	mov	r3, r0
 8002c34:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT6206 IC */
}
 8002c36:	bf00      	nop
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <ft6x06_ReadID>:
  *         able to read the FT6206 device ID, and verify this is a FT6206.
  * @param  DeviceAddr: I2C FT6x06 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft6x06_ReadID(uint16_t DeviceAddr)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b082      	sub	sp, #8
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	4603      	mov	r3, r0
 8002c4a:	80fb      	strh	r3, [r7, #6]
  /* Initialize I2C link if needed */
  TS_IO_Init();
 8002c4c:	f002 fbae 	bl	80053ac <TS_IO_Init>
  
  /* Return the device ID value */
  return (TS_IO_Read(DeviceAddr, FT6206_CHIP_ID_REG));
 8002c50:	88fb      	ldrh	r3, [r7, #6]
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	21a8      	movs	r1, #168	; 0xa8
 8002c56:	4618      	mov	r0, r3
 8002c58:	f002 fbee 	bl	8005438 <TS_IO_Read>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	b29b      	uxth	r3, r3
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3708      	adds	r7, #8
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <ft6x06_TS_Start>:
  *         the touch screen).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft6x06_TS_Start(uint16_t DeviceAddr)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	4603      	mov	r3, r0
 8002c70:	80fb      	strh	r3, [r7, #6]
  /* Hw Calibration sequence start : should be done once after each power up */
  /* This is called internal calibration of the touch screen                 */
  ft6x06_TS_Calibration(DeviceAddr);
#endif
  /* Minimum static configuration of FT6206 */
  ft6x06_TS_Configure(DeviceAddr);
 8002c72:	88fb      	ldrh	r3, [r7, #6]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f000 f8bc 	bl	8002df2 <ft6x06_TS_Configure>

  /* By default set FT6206 IC in Polling mode : no INT generation on FT6206 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft6x06_TS_DisableIT(DeviceAddr);
 8002c7a:	88fb      	ldrh	r3, [r7, #6]
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f000 f88d 	bl	8002d9c <ft6x06_TS_DisableIT>
}
 8002c82:	bf00      	nop
 8002c84:	3708      	adds	r7, #8
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
	...

08002c8c <ft6x06_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft6x06_TS_DetectTouch(uint16_t DeviceAddr)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 8002c96:	2300      	movs	r3, #0
 8002c98:	73fb      	strb	r3, [r7, #15]

  /* Read register FT6206_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT6206_TD_STAT_REG);
 8002c9a:	88fb      	ldrh	r3, [r7, #6]
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	2102      	movs	r1, #2
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f002 fbc9 	bl	8005438 <TS_IO_Read>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT6206_TD_STAT_MASK;
 8002caa:	7bfb      	ldrb	r3, [r7, #15]
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	f003 030f 	and.w	r3, r3, #15
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT6206_MAX_DETECTABLE_TOUCH)
 8002cb6:	7bfb      	ldrb	r3, [r7, #15]
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d901      	bls.n	8002cc2 <ft6x06_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft6x06 driver internal global : current number of active touches */
  ft6x06_handle.currActiveTouchNb = nbTouch;
 8002cc2:	7bfb      	ldrb	r3, [r7, #15]
 8002cc4:	b2da      	uxtb	r2, r3
 8002cc6:	4b05      	ldr	r3, [pc, #20]	; (8002cdc <ft6x06_TS_DetectTouch+0x50>)
 8002cc8:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft6x06_handle.currActiveTouchIdx = 0;
 8002cca:	4b04      	ldr	r3, [pc, #16]	; (8002cdc <ft6x06_TS_DetectTouch+0x50>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8002cd0:	7bfb      	ldrb	r3, [r7, #15]
 8002cd2:	b2db      	uxtb	r3, r3
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	20000b94 	.word	0x20000b94

08002ce0 <ft6x06_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft6x06_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	607a      	str	r2, [r7, #4]
 8002cec:	81fb      	strh	r3, [r7, #14]
  uint8_t regAddress = 0;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	75fb      	strb	r3, [r7, #23]
  uint8_t  dataxy[4];
  
  if(ft6x06_handle.currActiveTouchIdx < ft6x06_handle.currActiveTouchNb)
 8002cf2:	4b1f      	ldr	r3, [pc, #124]	; (8002d70 <ft6x06_TS_GetXY+0x90>)
 8002cf4:	789a      	ldrb	r2, [r3, #2]
 8002cf6:	4b1e      	ldr	r3, [pc, #120]	; (8002d70 <ft6x06_TS_GetXY+0x90>)
 8002cf8:	785b      	ldrb	r3, [r3, #1]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d234      	bcs.n	8002d68 <ft6x06_TS_GetXY+0x88>
  {
    switch(ft6x06_handle.currActiveTouchIdx)
 8002cfe:	4b1c      	ldr	r3, [pc, #112]	; (8002d70 <ft6x06_TS_GetXY+0x90>)
 8002d00:	789b      	ldrb	r3, [r3, #2]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d002      	beq.n	8002d0c <ft6x06_TS_GetXY+0x2c>
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d003      	beq.n	8002d12 <ft6x06_TS_GetXY+0x32>
    case 1 :
      regAddress = FT6206_P2_XH_REG; 
      break;

    default :
      break;
 8002d0a:	e005      	b.n	8002d18 <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P1_XH_REG; 
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	75fb      	strb	r3, [r7, #23]
      break;
 8002d10:	e002      	b.n	8002d18 <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P2_XH_REG; 
 8002d12:	2309      	movs	r3, #9
 8002d14:	75fb      	strb	r3, [r7, #23]
      break;
 8002d16:	bf00      	nop
    }
    
    /* Read X and Y positions */
    TS_IO_ReadMultiple(DeviceAddr, regAddress, dataxy, sizeof(dataxy)); 
 8002d18:	89fb      	ldrh	r3, [r7, #14]
 8002d1a:	b2d8      	uxtb	r0, r3
 8002d1c:	f107 0210 	add.w	r2, r7, #16
 8002d20:	7df9      	ldrb	r1, [r7, #23]
 8002d22:	2304      	movs	r3, #4
 8002d24:	f002 fb9e 	bl	8005464 <TS_IO_ReadMultiple>

    /* Send back ready X position to caller */
    *X = ((dataxy[0] & FT6206_MSB_MASK) << 8) | (dataxy[1] & FT6206_LSB_MASK);
 8002d28:	7c3b      	ldrb	r3, [r7, #16]
 8002d2a:	021b      	lsls	r3, r3, #8
 8002d2c:	b21b      	sxth	r3, r3
 8002d2e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002d32:	b21a      	sxth	r2, r3
 8002d34:	7c7b      	ldrb	r3, [r7, #17]
 8002d36:	b21b      	sxth	r3, r3
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	b21b      	sxth	r3, r3
 8002d3c:	b29a      	uxth	r2, r3
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	801a      	strh	r2, [r3, #0]
    
    /* Send back ready Y position to caller */
    *Y = ((dataxy[2] & FT6206_MSB_MASK) << 8) | (dataxy[3] & FT6206_LSB_MASK);
 8002d42:	7cbb      	ldrb	r3, [r7, #18]
 8002d44:	021b      	lsls	r3, r3, #8
 8002d46:	b21b      	sxth	r3, r3
 8002d48:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002d4c:	b21a      	sxth	r2, r3
 8002d4e:	7cfb      	ldrb	r3, [r7, #19]
 8002d50:	b21b      	sxth	r3, r3
 8002d52:	4313      	orrs	r3, r2
 8002d54:	b21b      	sxth	r3, r3
 8002d56:	b29a      	uxth	r2, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	801a      	strh	r2, [r3, #0]
    
    ft6x06_handle.currActiveTouchIdx++;
 8002d5c:	4b04      	ldr	r3, [pc, #16]	; (8002d70 <ft6x06_TS_GetXY+0x90>)
 8002d5e:	789b      	ldrb	r3, [r3, #2]
 8002d60:	3301      	adds	r3, #1
 8002d62:	b2da      	uxtb	r2, r3
 8002d64:	4b02      	ldr	r3, [pc, #8]	; (8002d70 <ft6x06_TS_GetXY+0x90>)
 8002d66:	709a      	strb	r2, [r3, #2]
  }
}
 8002d68:	bf00      	nop
 8002d6a:	3718      	adds	r7, #24
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	20000b94 	.word	0x20000b94

08002d74 <ft6x06_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_EnableIT(uint16_t DeviceAddr)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_TRIGGER & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 8002d82:	2301      	movs	r3, #1
 8002d84:	73fb      	strb	r3, [r7, #15]
  
  /* Set interrupt trigger mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 8002d86:	88fb      	ldrh	r3, [r7, #6]
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	7bfa      	ldrb	r2, [r7, #15]
 8002d8c:	21a4      	movs	r1, #164	; 0xa4
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f002 fb38 	bl	8005404 <TS_IO_Write>
}
 8002d94:	bf00      	nop
 8002d96:	3710      	adds	r7, #16
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <ft6x06_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_DisableIT(uint16_t DeviceAddr)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	4603      	mov	r3, r0
 8002da4:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8002da6:	2300      	movs	r3, #0
 8002da8:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_POLLING & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 8002daa:	2300      	movs	r3, #0
 8002dac:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 8002dae:	88fb      	ldrh	r3, [r7, #6]
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	7bfa      	ldrb	r2, [r7, #15]
 8002db4:	21a4      	movs	r1, #164	; 0xa4
 8002db6:	4618      	mov	r0, r3
 8002db8:	f002 fb24 	bl	8005404 <TS_IO_Write>
}
 8002dbc:	bf00      	nop
 8002dbe:	3710      	adds	r7, #16
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <ft6x06_TS_ITStatus>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft6x06_TS_ITStatus(uint16_t DeviceAddr)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	4603      	mov	r3, r0
 8002dcc:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT6206 */
  return 0;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	370c      	adds	r7, #12
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <ft6x06_TS_ClearIT>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_TS_ClearIT(uint16_t DeviceAddr)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	4603      	mov	r3, r0
 8002de4:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT6206 */
}
 8002de6:	bf00      	nop
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr

08002df2 <ft6x06_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT6206 Device address for communication on I2C Bus.
  * @retval Status FT6206_STATUS_OK or FT6206_STATUS_NOT_OK.
  */
static uint32_t ft6x06_TS_Configure(uint16_t DeviceAddr)
{
 8002df2:	b480      	push	{r7}
 8002df4:	b085      	sub	sp, #20
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	4603      	mov	r3, r0
 8002dfa:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT6206_STATUS_OK;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT6206 */

  return(status);
 8002e00:	68fb      	ldr	r3, [r7, #12]
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3714      	adds	r7, #20
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr
	...

08002e10 <ft6x06_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t ft6x06_GetInstance(uint16_t DeviceAddr)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	4603      	mov	r3, r0
 8002e18:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 8002e1e:	2300      	movs	r3, #0
 8002e20:	73fb      	strb	r3, [r7, #15]
 8002e22:	e00b      	b.n	8002e3c <ft6x06_GetInstance+0x2c>
  {
    if(ft6x06[idx] == DeviceAddr)
 8002e24:	7bfb      	ldrb	r3, [r7, #15]
 8002e26:	4a0a      	ldr	r2, [pc, #40]	; (8002e50 <ft6x06_GetInstance+0x40>)
 8002e28:	5cd3      	ldrb	r3, [r2, r3]
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	88fa      	ldrh	r2, [r7, #6]
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	d101      	bne.n	8002e36 <ft6x06_GetInstance+0x26>
    {
      return idx; 
 8002e32:	7bfb      	ldrb	r3, [r7, #15]
 8002e34:	e006      	b.n	8002e44 <ft6x06_GetInstance+0x34>
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 8002e36:	7bfb      	ldrb	r3, [r7, #15]
 8002e38:	3301      	adds	r3, #1
 8002e3a:	73fb      	strb	r3, [r7, #15]
 8002e3c:	7bfb      	ldrb	r3, [r7, #15]
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d9f0      	bls.n	8002e24 <ft6x06_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 8002e42:	23ff      	movs	r3, #255	; 0xff
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3714      	adds	r7, #20
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr
 8002e50:	20000b90 	.word	0x20000b90

08002e54 <mfxstm32l152_Init>:
  * @brief  Initialize the mfxstm32l152 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_Init(uint16_t DeviceAddr)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;

  /* Check if device instance already exists */
  instance = mfxstm32l152_GetInstance(DeviceAddr);
 8002e5e:	88fb      	ldrh	r3, [r7, #6]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f000 ffd1 	bl	8003e08 <mfxstm32l152_GetInstance>
 8002e66:	4603      	mov	r3, r0
 8002e68:	73fb      	strb	r3, [r7, #15]

  /* To prevent double initialization */
  if(instance == 0xFF)
 8002e6a:	7bfb      	ldrb	r3, [r7, #15]
 8002e6c:	2bff      	cmp	r3, #255	; 0xff
 8002e6e:	d10e      	bne.n	8002e8e <mfxstm32l152_Init+0x3a>
  {
    /* Look for empty instance */
    empty = mfxstm32l152_GetInstance(0);
 8002e70:	2000      	movs	r0, #0
 8002e72:	f000 ffc9 	bl	8003e08 <mfxstm32l152_GetInstance>
 8002e76:	4603      	mov	r3, r0
 8002e78:	73bb      	strb	r3, [r7, #14]

    if(empty < MFXSTM32L152_MAX_INSTANCE)
 8002e7a:	7bbb      	ldrb	r3, [r7, #14]
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d806      	bhi.n	8002e8e <mfxstm32l152_Init+0x3a>
    {
      /* Register the current device instance */
      mfxstm32l152[empty] = DeviceAddr;
 8002e80:	7bbb      	ldrb	r3, [r7, #14]
 8002e82:	88fa      	ldrh	r2, [r7, #6]
 8002e84:	b2d1      	uxtb	r1, r2
 8002e86:	4a09      	ldr	r2, [pc, #36]	; (8002eac <mfxstm32l152_Init+0x58>)
 8002e88:	54d1      	strb	r1, [r2, r3]

      /* Initialize IO BUS layer */
      MFX_IO_Init();
 8002e8a:	f001 ff79 	bl	8004d80 <MFX_IO_Init>
    }
  }

  mfxstm32l152_SetIrqOutPinPolarity(DeviceAddr, MFXSTM32L152_OUT_PIN_POLARITY_HIGH);
 8002e8e:	88fb      	ldrh	r3, [r7, #6]
 8002e90:	2102      	movs	r1, #2
 8002e92:	4618      	mov	r0, r3
 8002e94:	f000 f8db 	bl	800304e <mfxstm32l152_SetIrqOutPinPolarity>
  mfxstm32l152_SetIrqOutPinType(DeviceAddr, MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL);
 8002e98:	88fb      	ldrh	r3, [r7, #6]
 8002e9a:	2101      	movs	r1, #1
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f000 f8fc 	bl	800309a <mfxstm32l152_SetIrqOutPinType>
}
 8002ea2:	bf00      	nop
 8002ea4:	3710      	adds	r7, #16
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	20000b98 	.word	0x20000b98

08002eb0 <mfxstm32l152_DeInit>:
  * @brief  DeInitialize the mfxstm32l152 and unconfigure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_DeInit(uint16_t DeviceAddr)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;

  /* release existing instance */
  instance = mfxstm32l152_ReleaseInstance(DeviceAddr);
 8002eba:	88fb      	ldrh	r3, [r7, #6]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f000 ffc3 	bl	8003e48 <mfxstm32l152_ReleaseInstance>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	73fb      	strb	r3, [r7, #15]

  /* De-Init only if instance was previously registered */
  if(instance != 0xFF)
 8002ec6:	7bfb      	ldrb	r3, [r7, #15]
 8002ec8:	2bff      	cmp	r3, #255	; 0xff
 8002eca:	d001      	beq.n	8002ed0 <mfxstm32l152_DeInit+0x20>
  {
    /* De-Initialize IO BUS layer */
    MFX_IO_DeInit();
 8002ecc:	f001 ff68 	bl	8004da0 <MFX_IO_DeInit>
  }
}
 8002ed0:	bf00      	nop
 8002ed2:	3710      	adds	r7, #16
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <mfxstm32l152_Reset>:
  * @brief  Reset the mfxstm32l152 by Software.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_Reset(uint16_t DeviceAddr)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	4603      	mov	r3, r0
 8002ee0:	80fb      	strh	r3, [r7, #6]
  /* Soft Reset */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, MFXSTM32L152_SWRST);
 8002ee2:	88fb      	ldrh	r3, [r7, #6]
 8002ee4:	2280      	movs	r2, #128	; 0x80
 8002ee6:	2140      	movs	r1, #64	; 0x40
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f001 fffb 	bl	8004ee4 <MFX_IO_Write>

  /* Wait for a delay to ensure registers erasing */
  MFX_IO_Delay(10);
 8002eee:	200a      	movs	r0, #10
 8002ef0:	f002 f83a 	bl	8004f68 <MFX_IO_Delay>
}
 8002ef4:	bf00      	nop
 8002ef6:	3708      	adds	r7, #8
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}

08002efc <mfxstm32l152_LowPower>:
  * @brief  Put mfxstm32l152 Device in Low Power standby mode
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void  mfxstm32l152_LowPower(uint16_t DeviceAddr)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	4603      	mov	r3, r0
 8002f04:	80fb      	strh	r3, [r7, #6]
  /* Enter standby mode */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, MFXSTM32L152_STANDBY);
 8002f06:	88fb      	ldrh	r3, [r7, #6]
 8002f08:	2240      	movs	r2, #64	; 0x40
 8002f0a:	2140      	movs	r1, #64	; 0x40
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f001 ffe9 	bl	8004ee4 <MFX_IO_Write>

  /* enable wakeup pin */
  MFX_IO_EnableWakeupPin();
 8002f12:	f001 ffaf 	bl	8004e74 <MFX_IO_EnableWakeupPin>
}
 8002f16:	bf00      	nop
 8002f18:	3708      	adds	r7, #8
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <mfxstm32l152_WakeUp>:
  * @brief  WakeUp mfxstm32l152 from standby mode
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void  mfxstm32l152_WakeUp(uint16_t DeviceAddr)
{
 8002f1e:	b580      	push	{r7, lr}
 8002f20:	b084      	sub	sp, #16
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	4603      	mov	r3, r0
 8002f26:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;

  /* Check if device instance already exists */
  instance = mfxstm32l152_GetInstance(DeviceAddr);
 8002f28:	88fb      	ldrh	r3, [r7, #6]
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f000 ff6c 	bl	8003e08 <mfxstm32l152_GetInstance>
 8002f30:	4603      	mov	r3, r0
 8002f32:	73fb      	strb	r3, [r7, #15]

  /* if instance does not exist, first initialize pins*/
  if(instance == 0xFF)
 8002f34:	7bfb      	ldrb	r3, [r7, #15]
 8002f36:	2bff      	cmp	r3, #255	; 0xff
 8002f38:	d101      	bne.n	8002f3e <mfxstm32l152_WakeUp+0x20>
  {
    /* enable wakeup pin */
    MFX_IO_EnableWakeupPin();
 8002f3a:	f001 ff9b 	bl	8004e74 <MFX_IO_EnableWakeupPin>
  }

  /* toggle wakeup pin */
  MFX_IO_Wakeup();
 8002f3e:	f001 ffbd 	bl	8004ebc <MFX_IO_Wakeup>
}
 8002f42:	bf00      	nop
 8002f44:	3710      	adds	r7, #16
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}

08002f4a <mfxstm32l152_ReadID>:
  * @brief  Read the MFXSTM32L152 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval The Device ID (two bytes).
  */
uint16_t mfxstm32l152_ReadID(uint16_t DeviceAddr)
{
 8002f4a:	b580      	push	{r7, lr}
 8002f4c:	b084      	sub	sp, #16
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	4603      	mov	r3, r0
 8002f52:	80fb      	strh	r3, [r7, #6]
  uint8_t id;

  /* Wait for a delay to ensure the state of registers */
  MFX_IO_Delay(1);
 8002f54:	2001      	movs	r0, #1
 8002f56:	f002 f807 	bl	8004f68 <MFX_IO_Delay>

  /* Initialize IO BUS layer */
  MFX_IO_Init();
 8002f5a:	f001 ff11 	bl	8004d80 <MFX_IO_Init>

  id = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_ID);
 8002f5e:	88fb      	ldrh	r3, [r7, #6]
 8002f60:	2100      	movs	r1, #0
 8002f62:	4618      	mov	r0, r3
 8002f64:	f001 ffd2 	bl	8004f0c <MFX_IO_Read>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	73fb      	strb	r3, [r7, #15]

  /* Return the device ID value */
  return (id);
 8002f6c:	7bfb      	ldrb	r3, [r7, #15]
 8002f6e:	b29b      	uxth	r3, r3
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3710      	adds	r7, #16
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <mfxstm32l152_EnableITSource>:
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  * @retval None
  */
void mfxstm32l152_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	4603      	mov	r3, r0
 8002f80:	460a      	mov	r2, r1
 8002f82:	80fb      	strh	r3, [r7, #6]
 8002f84:	4613      	mov	r3, r2
 8002f86:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	73fb      	strb	r3, [r7, #15]

  /* Get the current value of the INT_EN register */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN);
 8002f8c:	88fb      	ldrh	r3, [r7, #6]
 8002f8e:	2142      	movs	r1, #66	; 0x42
 8002f90:	4618      	mov	r0, r3
 8002f92:	f001 ffbb 	bl	8004f0c <MFX_IO_Read>
 8002f96:	4603      	mov	r3, r0
 8002f98:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */
  tmp |= Source;
 8002f9a:	7bfa      	ldrb	r2, [r7, #15]
 8002f9c:	797b      	ldrb	r3, [r7, #5]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	73fb      	strb	r3, [r7, #15]

  /* Set the register */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, tmp);
 8002fa2:	7bfa      	ldrb	r2, [r7, #15]
 8002fa4:	88fb      	ldrh	r3, [r7, #6]
 8002fa6:	2142      	movs	r1, #66	; 0x42
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f001 ff9b 	bl	8004ee4 <MFX_IO_Write>
}
 8002fae:	bf00      	nop
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <mfxstm32l152_DisableITSource>:
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  * @retval None
  */
void mfxstm32l152_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	b084      	sub	sp, #16
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	460a      	mov	r2, r1
 8002fc0:	80fb      	strh	r3, [r7, #6]
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	73fb      	strb	r3, [r7, #15]

  /* Get the current value of the INT_EN register */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN);
 8002fca:	88fb      	ldrh	r3, [r7, #6]
 8002fcc:	2142      	movs	r1, #66	; 0x42
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f001 ff9c 	bl	8004f0c <MFX_IO_Read>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */
  tmp &= ~Source;
 8002fd8:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002fdc:	43db      	mvns	r3, r3
 8002fde:	b25a      	sxtb	r2, r3
 8002fe0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	b25b      	sxtb	r3, r3
 8002fe8:	73fb      	strb	r3, [r7, #15]

  /* Set the register */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, tmp);
 8002fea:	7bfa      	ldrb	r2, [r7, #15]
 8002fec:	88fb      	ldrh	r3, [r7, #6]
 8002fee:	2142      	movs	r1, #66	; 0x42
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f001 ff77 	bl	8004ee4 <MFX_IO_Write>
}
 8002ff6:	bf00      	nop
 8002ff8:	3710      	adds	r7, #16
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}

08002ffe <mfxstm32l152_GlobalITStatus>:
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  * @retval The value of the checked Global interrupt source status.
  */
uint8_t mfxstm32l152_GlobalITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 8002ffe:	b580      	push	{r7, lr}
 8003000:	b082      	sub	sp, #8
 8003002:	af00      	add	r7, sp, #0
 8003004:	4603      	mov	r3, r0
 8003006:	460a      	mov	r2, r1
 8003008:	80fb      	strh	r3, [r7, #6]
 800300a:	4613      	mov	r3, r2
 800300c:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status (pending or not)*/
  return((MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_PENDING) & Source));
 800300e:	88fb      	ldrh	r3, [r7, #6]
 8003010:	2108      	movs	r1, #8
 8003012:	4618      	mov	r0, r3
 8003014:	f001 ff7a 	bl	8004f0c <MFX_IO_Read>
 8003018:	4603      	mov	r3, r0
 800301a:	461a      	mov	r2, r3
 800301c:	797b      	ldrb	r3, [r7, #5]
 800301e:	4013      	ands	r3, r2
 8003020:	b2db      	uxtb	r3, r3
}
 8003022:	4618      	mov	r0, r3
 8003024:	3708      	adds	r7, #8
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}

0800302a <mfxstm32l152_ClearGlobalIT>:
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  *  /\/\ IMPORTANT NOTE /\/\ must not use MFXSTM32L152_IRQ_GPIO as argument, see IRQ_GPI_ACK1 and IRQ_GPI_ACK2 registers
  * @retval None
  */
void mfxstm32l152_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 800302a:	b580      	push	{r7, lr}
 800302c:	b082      	sub	sp, #8
 800302e:	af00      	add	r7, sp, #0
 8003030:	4603      	mov	r3, r0
 8003032:	460a      	mov	r2, r1
 8003034:	80fb      	strh	r3, [r7, #6]
 8003036:	4613      	mov	r3, r2
 8003038:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_ACK, Source);
 800303a:	797a      	ldrb	r2, [r7, #5]
 800303c:	88fb      	ldrh	r3, [r7, #6]
 800303e:	2144      	movs	r1, #68	; 0x44
 8003040:	4618      	mov	r0, r3
 8003042:	f001 ff4f 	bl	8004ee4 <MFX_IO_Write>
}
 8003046:	bf00      	nop
 8003048:	3708      	adds	r7, #8
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <mfxstm32l152_SetIrqOutPinPolarity>:
  *   @arg  MFXSTM32L152_OUT_PIN_POLARITY_LOW: Interrupt output line is active Low edge
  *   @arg  MFXSTM32L152_OUT_PIN_POLARITY_HIGH: Interrupt line output is active High edge
  * @retval None
  */
void mfxstm32l152_SetIrqOutPinPolarity(uint16_t DeviceAddr, uint8_t Polarity)
{
 800304e:	b580      	push	{r7, lr}
 8003050:	b084      	sub	sp, #16
 8003052:	af00      	add	r7, sp, #0
 8003054:	4603      	mov	r3, r0
 8003056:	460a      	mov	r2, r1
 8003058:	80fb      	strh	r3, [r7, #6]
 800305a:	4613      	mov	r3, r2
 800305c:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 800305e:	2300      	movs	r3, #0
 8003060:	73fb      	strb	r3, [r7, #15]

  /* Get the current register value */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT);
 8003062:	88fb      	ldrh	r3, [r7, #6]
 8003064:	2141      	movs	r1, #65	; 0x41
 8003066:	4618      	mov	r0, r3
 8003068:	f001 ff50 	bl	8004f0c <MFX_IO_Read>
 800306c:	4603      	mov	r3, r0
 800306e:	73fb      	strb	r3, [r7, #15]

  /* Mask the polarity bits */
  tmp &= ~(uint8_t)0x02;
 8003070:	7bfb      	ldrb	r3, [r7, #15]
 8003072:	f023 0302 	bic.w	r3, r3, #2
 8003076:	73fb      	strb	r3, [r7, #15]

  /* Modify the Interrupt Output line configuration */
  tmp |= Polarity;
 8003078:	7bfa      	ldrb	r2, [r7, #15]
 800307a:	797b      	ldrb	r3, [r7, #5]
 800307c:	4313      	orrs	r3, r2
 800307e:	73fb      	strb	r3, [r7, #15]

  /* Set the new register value */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, tmp);
 8003080:	7bfa      	ldrb	r2, [r7, #15]
 8003082:	88fb      	ldrh	r3, [r7, #6]
 8003084:	2141      	movs	r1, #65	; 0x41
 8003086:	4618      	mov	r0, r3
 8003088:	f001 ff2c 	bl	8004ee4 <MFX_IO_Write>

  /* Wait for 1 ms for MFX to change IRQ_out pin config, before activate it */
  MFX_IO_Delay(1);
 800308c:	2001      	movs	r0, #1
 800308e:	f001 ff6b 	bl	8004f68 <MFX_IO_Delay>

}
 8003092:	bf00      	nop
 8003094:	3710      	adds	r7, #16
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}

0800309a <mfxstm32l152_SetIrqOutPinType>:
  *   @arg  MFXSTM32L152_OUT_PIN_TYPE_OPENDRAIN: Open Drain output Interrupt line
  *   @arg  MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL: Push Pull output Interrupt line
  * @retval None
  */
void mfxstm32l152_SetIrqOutPinType(uint16_t DeviceAddr, uint8_t Type)
{
 800309a:	b580      	push	{r7, lr}
 800309c:	b084      	sub	sp, #16
 800309e:	af00      	add	r7, sp, #0
 80030a0:	4603      	mov	r3, r0
 80030a2:	460a      	mov	r2, r1
 80030a4:	80fb      	strh	r3, [r7, #6]
 80030a6:	4613      	mov	r3, r2
 80030a8:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 80030aa:	2300      	movs	r3, #0
 80030ac:	73fb      	strb	r3, [r7, #15]

  /* Get the current register value */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT);
 80030ae:	88fb      	ldrh	r3, [r7, #6]
 80030b0:	2141      	movs	r1, #65	; 0x41
 80030b2:	4618      	mov	r0, r3
 80030b4:	f001 ff2a 	bl	8004f0c <MFX_IO_Read>
 80030b8:	4603      	mov	r3, r0
 80030ba:	73fb      	strb	r3, [r7, #15]

  /* Mask the type bits */
  tmp &= ~(uint8_t)0x01;
 80030bc:	7bfb      	ldrb	r3, [r7, #15]
 80030be:	f023 0301 	bic.w	r3, r3, #1
 80030c2:	73fb      	strb	r3, [r7, #15]

  /* Modify the Interrupt Output line configuration */
  tmp |= Type;
 80030c4:	7bfa      	ldrb	r2, [r7, #15]
 80030c6:	797b      	ldrb	r3, [r7, #5]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	73fb      	strb	r3, [r7, #15]

  /* Set the new register value */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, tmp);
 80030cc:	7bfa      	ldrb	r2, [r7, #15]
 80030ce:	88fb      	ldrh	r3, [r7, #6]
 80030d0:	2141      	movs	r1, #65	; 0x41
 80030d2:	4618      	mov	r0, r3
 80030d4:	f001 ff06 	bl	8004ee4 <MFX_IO_Write>

  /* Wait for 1 ms for MFX to change IRQ_out pin config, before activate it */
  MFX_IO_Delay(1);
 80030d8:	2001      	movs	r0, #1
 80030da:	f001 ff45 	bl	8004f68 <MFX_IO_Delay>

}
 80030de:	bf00      	nop
 80030e0:	3710      	adds	r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <mfxstm32l152_IO_Start>:
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  AF_en: 0 to disable, else enabled.
  * @retval None
  */
void mfxstm32l152_IO_Start(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 80030e6:	b580      	push	{r7, lr}
 80030e8:	b084      	sub	sp, #16
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	4603      	mov	r3, r0
 80030ee:	6039      	str	r1, [r7, #0]
 80030f0:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;

  /* Get the current register value */
  mode = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL);
 80030f2:	88fb      	ldrh	r3, [r7, #6]
 80030f4:	2140      	movs	r1, #64	; 0x40
 80030f6:	4618      	mov	r0, r3
 80030f8:	f001 ff08 	bl	8004f0c <MFX_IO_Read>
 80030fc:	4603      	mov	r3, r0
 80030fe:	73fb      	strb	r3, [r7, #15]

  /* Set the IO Functionalities to be Enabled */
  mode |= MFXSTM32L152_GPIO_EN;
 8003100:	7bfb      	ldrb	r3, [r7, #15]
 8003102:	f043 0301 	orr.w	r3, r3, #1
 8003106:	73fb      	strb	r3, [r7, #15]
  /* if IDD or TS are enabled no matter the value this bit GPIO are not available for those pins */
  /*  however the MFX will waste some cycles to to handle these potential GPIO (pooling, etc) */
  /* so if IDD and TS are both active it is better to let ALTERNATE off (0) */
  /* if however IDD or TS are not connected then set it on gives more GPIOs availability */
  /* remind that AGPIO are less efficient then normal GPIO (They use pooling rather then EXTI */
  if (IO_Pin > 0xFFFF)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800310e:	d304      	bcc.n	800311a <mfxstm32l152_IO_Start+0x34>
  {
    mode |= MFXSTM32L152_ALTERNATE_GPIO_EN;
 8003110:	7bfb      	ldrb	r3, [r7, #15]
 8003112:	f043 0308 	orr.w	r3, r3, #8
 8003116:	73fb      	strb	r3, [r7, #15]
 8003118:	e003      	b.n	8003122 <mfxstm32l152_IO_Start+0x3c>
  }
  else
  {
    mode &= ~MFXSTM32L152_ALTERNATE_GPIO_EN;
 800311a:	7bfb      	ldrb	r3, [r7, #15]
 800311c:	f023 0308 	bic.w	r3, r3, #8
 8003120:	73fb      	strb	r3, [r7, #15]
  }

  /* Write the new register value */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, mode);
 8003122:	7bfa      	ldrb	r2, [r7, #15]
 8003124:	88fb      	ldrh	r3, [r7, #6]
 8003126:	2140      	movs	r1, #64	; 0x40
 8003128:	4618      	mov	r0, r3
 800312a:	f001 fedb 	bl	8004ee4 <MFX_IO_Write>

  /* Wait for 1 ms for MFX to change IRQ_out pin config, before activate it */
  MFX_IO_Delay(1);
 800312e:	2001      	movs	r0, #1
 8003130:	f001 ff1a 	bl	8004f68 <MFX_IO_Delay>
}
 8003134:	bf00      	nop
 8003136:	3710      	adds	r7, #16
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}

0800313c <mfxstm32l152_IO_Config>:
  *   @arg  IO_MODE_IT_LOW_LEVEL_PD
  *   @arg  IO_MODE_IT_HIGH_LEVEL_PD
  * @retval None
  */
uint8_t mfxstm32l152_IO_Config(uint16_t DeviceAddr, uint32_t IO_Pin, IO_ModeTypedef IO_Mode)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	4603      	mov	r3, r0
 8003144:	6039      	str	r1, [r7, #0]
 8003146:	80fb      	strh	r3, [r7, #6]
 8003148:	4613      	mov	r3, r2
 800314a:	717b      	strb	r3, [r7, #5]
  uint8_t error_code = 0;
 800314c:	2300      	movs	r3, #0
 800314e:	73fb      	strb	r3, [r7, #15]

  /* Configure IO pin according to selected IO mode */
  switch(IO_Mode)
 8003150:	797b      	ldrb	r3, [r7, #5]
 8003152:	2b17      	cmp	r3, #23
 8003154:	f200 82d4 	bhi.w	8003700 <mfxstm32l152_IO_Config+0x5c4>
 8003158:	a201      	add	r2, pc, #4	; (adr r2, 8003160 <mfxstm32l152_IO_Config+0x24>)
 800315a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800315e:	bf00      	nop
 8003160:	080031f1 	.word	0x080031f1
 8003164:	08003281 	.word	0x08003281
 8003168:	08003341 	.word	0x08003341
 800316c:	08003431 	.word	0x08003431
 8003170:	08003521 	.word	0x08003521
 8003174:	08003611 	.word	0x08003611
 8003178:	080031c1 	.word	0x080031c1
 800317c:	080031c1 	.word	0x080031c1
 8003180:	08003221 	.word	0x08003221
 8003184:	08003251 	.word	0x08003251
 8003188:	08003701 	.word	0x08003701
 800318c:	08003311 	.word	0x08003311
 8003190:	080032e1 	.word	0x080032e1
 8003194:	08003701 	.word	0x08003701
 8003198:	080032b1 	.word	0x080032b1
 800319c:	08003281 	.word	0x08003281
 80031a0:	08003391 	.word	0x08003391
 80031a4:	080033e1 	.word	0x080033e1
 80031a8:	08003481 	.word	0x08003481
 80031ac:	080034d1 	.word	0x080034d1
 80031b0:	08003571 	.word	0x08003571
 80031b4:	080035c1 	.word	0x080035c1
 80031b8:	08003661 	.word	0x08003661
 80031bc:	080036b1 	.word	0x080036b1
  {
  case IO_MODE_OFF: /* Off or analog mode */
  case IO_MODE_ANALOG: /* Off or analog mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 80031c0:	88fb      	ldrh	r3, [r7, #6]
 80031c2:	6839      	ldr	r1, [r7, #0]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f000 fb67 	bl	8003898 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80031ca:	88fb      	ldrh	r3, [r7, #6]
 80031cc:	2200      	movs	r2, #0
 80031ce:	6839      	ldr	r1, [r7, #0]
 80031d0:	4618      	mov	r0, r3
 80031d2:	f000 fa9d 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 80031d6:	88f8      	ldrh	r0, [r7, #6]
 80031d8:	2300      	movs	r3, #0
 80031da:	683a      	ldr	r2, [r7, #0]
 80031dc:	2164      	movs	r1, #100	; 0x64
 80031de:	f000 fe57 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 80031e2:	88f8      	ldrh	r0, [r7, #6]
 80031e4:	2300      	movs	r3, #0
 80031e6:	683a      	ldr	r2, [r7, #0]
 80031e8:	2168      	movs	r1, #104	; 0x68
 80031ea:	f000 fe51 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    break;
 80031ee:	e28a      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_INPUT: /* Input mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 80031f0:	88fb      	ldrh	r3, [r7, #6]
 80031f2:	6839      	ldr	r1, [r7, #0]
 80031f4:	4618      	mov	r0, r3
 80031f6:	f000 fb4f 	bl	8003898 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80031fa:	88fb      	ldrh	r3, [r7, #6]
 80031fc:	2200      	movs	r2, #0
 80031fe:	6839      	ldr	r1, [r7, #0]
 8003200:	4618      	mov	r0, r3
 8003202:	f000 fa85 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8003206:	88f8      	ldrh	r0, [r7, #6]
 8003208:	2300      	movs	r3, #0
 800320a:	683a      	ldr	r2, [r7, #0]
 800320c:	2164      	movs	r1, #100	; 0x64
 800320e:	f000 fe3f 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003212:	88f8      	ldrh	r0, [r7, #6]
 8003214:	2301      	movs	r3, #1
 8003216:	683a      	ldr	r2, [r7, #0]
 8003218:	2168      	movs	r1, #104	; 0x68
 800321a:	f000 fe39 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    break;
 800321e:	e272      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_INPUT_PU: /* Input mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8003220:	88fb      	ldrh	r3, [r7, #6]
 8003222:	6839      	ldr	r1, [r7, #0]
 8003224:	4618      	mov	r0, r3
 8003226:	f000 fb37 	bl	8003898 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 800322a:	88fb      	ldrh	r3, [r7, #6]
 800322c:	2200      	movs	r2, #0
 800322e:	6839      	ldr	r1, [r7, #0]
 8003230:	4618      	mov	r0, r3
 8003232:	f000 fa6d 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8003236:	88f8      	ldrh	r0, [r7, #6]
 8003238:	2301      	movs	r3, #1
 800323a:	683a      	ldr	r2, [r7, #0]
 800323c:	2164      	movs	r1, #100	; 0x64
 800323e:	f000 fe27 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003242:	88f8      	ldrh	r0, [r7, #6]
 8003244:	2301      	movs	r3, #1
 8003246:	683a      	ldr	r2, [r7, #0]
 8003248:	2168      	movs	r1, #104	; 0x68
 800324a:	f000 fe21 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    break;
 800324e:	e25a      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_INPUT_PD: /* Input mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8003250:	88fb      	ldrh	r3, [r7, #6]
 8003252:	6839      	ldr	r1, [r7, #0]
 8003254:	4618      	mov	r0, r3
 8003256:	f000 fb1f 	bl	8003898 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 800325a:	88fb      	ldrh	r3, [r7, #6]
 800325c:	2200      	movs	r2, #0
 800325e:	6839      	ldr	r1, [r7, #0]
 8003260:	4618      	mov	r0, r3
 8003262:	f000 fa55 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8003266:	88f8      	ldrh	r0, [r7, #6]
 8003268:	2301      	movs	r3, #1
 800326a:	683a      	ldr	r2, [r7, #0]
 800326c:	2164      	movs	r1, #100	; 0x64
 800326e:	f000 fe0f 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8003272:	88f8      	ldrh	r0, [r7, #6]
 8003274:	2300      	movs	r3, #0
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	2168      	movs	r1, #104	; 0x68
 800327a:	f000 fe09 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    break;
 800327e:	e242      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT: /* Output mode */
  case IO_MODE_OUTPUT_PP_PD: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8003280:	88fb      	ldrh	r3, [r7, #6]
 8003282:	6839      	ldr	r1, [r7, #0]
 8003284:	4618      	mov	r0, r3
 8003286:	f000 fb07 	bl	8003898 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 800328a:	88fb      	ldrh	r3, [r7, #6]
 800328c:	2201      	movs	r2, #1
 800328e:	6839      	ldr	r1, [r7, #0]
 8003290:	4618      	mov	r0, r3
 8003292:	f000 fa3d 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_PUSH_PULL);
 8003296:	88f8      	ldrh	r0, [r7, #6]
 8003298:	2300      	movs	r3, #0
 800329a:	683a      	ldr	r2, [r7, #0]
 800329c:	2164      	movs	r1, #100	; 0x64
 800329e:	f000 fdf7 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 80032a2:	88f8      	ldrh	r0, [r7, #6]
 80032a4:	2300      	movs	r3, #0
 80032a6:	683a      	ldr	r2, [r7, #0]
 80032a8:	2168      	movs	r1, #104	; 0x68
 80032aa:	f000 fdf1 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    break;
 80032ae:	e22a      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT_PP_PU: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 80032b0:	88fb      	ldrh	r3, [r7, #6]
 80032b2:	6839      	ldr	r1, [r7, #0]
 80032b4:	4618      	mov	r0, r3
 80032b6:	f000 faef 	bl	8003898 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 80032ba:	88fb      	ldrh	r3, [r7, #6]
 80032bc:	2201      	movs	r2, #1
 80032be:	6839      	ldr	r1, [r7, #0]
 80032c0:	4618      	mov	r0, r3
 80032c2:	f000 fa25 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_PUSH_PULL);
 80032c6:	88f8      	ldrh	r0, [r7, #6]
 80032c8:	2300      	movs	r3, #0
 80032ca:	683a      	ldr	r2, [r7, #0]
 80032cc:	2164      	movs	r1, #100	; 0x64
 80032ce:	f000 fddf 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 80032d2:	88f8      	ldrh	r0, [r7, #6]
 80032d4:	2301      	movs	r3, #1
 80032d6:	683a      	ldr	r2, [r7, #0]
 80032d8:	2168      	movs	r1, #104	; 0x68
 80032da:	f000 fdd9 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    break;
 80032de:	e212      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT_OD_PD: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 80032e0:	88fb      	ldrh	r3, [r7, #6]
 80032e2:	6839      	ldr	r1, [r7, #0]
 80032e4:	4618      	mov	r0, r3
 80032e6:	f000 fad7 	bl	8003898 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 80032ea:	88fb      	ldrh	r3, [r7, #6]
 80032ec:	2201      	movs	r2, #1
 80032ee:	6839      	ldr	r1, [r7, #0]
 80032f0:	4618      	mov	r0, r3
 80032f2:	f000 fa0d 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_OPEN_DRAIN);
 80032f6:	88f8      	ldrh	r0, [r7, #6]
 80032f8:	2301      	movs	r3, #1
 80032fa:	683a      	ldr	r2, [r7, #0]
 80032fc:	2164      	movs	r1, #100	; 0x64
 80032fe:	f000 fdc7 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8003302:	88f8      	ldrh	r0, [r7, #6]
 8003304:	2300      	movs	r3, #0
 8003306:	683a      	ldr	r2, [r7, #0]
 8003308:	2168      	movs	r1, #104	; 0x68
 800330a:	f000 fdc1 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    break;
 800330e:	e1fa      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT_OD_PU: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8003310:	88fb      	ldrh	r3, [r7, #6]
 8003312:	6839      	ldr	r1, [r7, #0]
 8003314:	4618      	mov	r0, r3
 8003316:	f000 fabf 	bl	8003898 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 800331a:	88fb      	ldrh	r3, [r7, #6]
 800331c:	2201      	movs	r2, #1
 800331e:	6839      	ldr	r1, [r7, #0]
 8003320:	4618      	mov	r0, r3
 8003322:	f000 f9f5 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_OPEN_DRAIN);
 8003326:	88f8      	ldrh	r0, [r7, #6]
 8003328:	2301      	movs	r3, #1
 800332a:	683a      	ldr	r2, [r7, #0]
 800332c:	2164      	movs	r1, #100	; 0x64
 800332e:	f000 fdaf 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003332:	88f8      	ldrh	r0, [r7, #6]
 8003334:	2301      	movs	r3, #1
 8003336:	683a      	ldr	r2, [r7, #0]
 8003338:	2168      	movs	r1, #104	; 0x68
 800333a:	f000 fda9 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    break;
 800333e:	e1e2      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_RISING_EDGE: /* Interrupt rising edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003340:	88fb      	ldrh	r3, [r7, #6]
 8003342:	4618      	mov	r0, r3
 8003344:	f000 fa7a 	bl	800383c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003348:	88fb      	ldrh	r3, [r7, #6]
 800334a:	2200      	movs	r2, #0
 800334c:	6839      	ldr	r1, [r7, #0]
 800334e:	4618      	mov	r0, r3
 8003350:	f000 f9de 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8003354:	88f8      	ldrh	r0, [r7, #6]
 8003356:	2300      	movs	r3, #0
 8003358:	683a      	ldr	r2, [r7, #0]
 800335a:	2164      	movs	r1, #100	; 0x64
 800335c:	f000 fd98 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003360:	88f8      	ldrh	r0, [r7, #6]
 8003362:	2301      	movs	r3, #1
 8003364:	683a      	ldr	r2, [r7, #0]
 8003366:	2168      	movs	r1, #104	; 0x68
 8003368:	f000 fd92 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 800336c:	88fb      	ldrh	r3, [r7, #6]
 800336e:	2201      	movs	r2, #1
 8003370:	6839      	ldr	r1, [r7, #0]
 8003372:	4618      	mov	r0, r3
 8003374:	f000 f9de 	bl	8003734 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8003378:	88fb      	ldrh	r3, [r7, #6]
 800337a:	2201      	movs	r2, #1
 800337c:	6839      	ldr	r1, [r7, #0]
 800337e:	4618      	mov	r0, r3
 8003380:	f000 f9ed 	bl	800375e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin); /* last to do: enable IT */
 8003384:	88fb      	ldrh	r3, [r7, #6]
 8003386:	6839      	ldr	r1, [r7, #0]
 8003388:	4618      	mov	r0, r3
 800338a:	f000 fa75 	bl	8003878 <mfxstm32l152_IO_EnablePinIT>
    break;
 800338e:	e1ba      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_RISING_EDGE_PU: /* Interrupt rising edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003390:	88fb      	ldrh	r3, [r7, #6]
 8003392:	4618      	mov	r0, r3
 8003394:	f000 fa52 	bl	800383c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003398:	88fb      	ldrh	r3, [r7, #6]
 800339a:	2200      	movs	r2, #0
 800339c:	6839      	ldr	r1, [r7, #0]
 800339e:	4618      	mov	r0, r3
 80033a0:	f000 f9b6 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 80033a4:	88f8      	ldrh	r0, [r7, #6]
 80033a6:	2301      	movs	r3, #1
 80033a8:	683a      	ldr	r2, [r7, #0]
 80033aa:	2164      	movs	r1, #100	; 0x64
 80033ac:	f000 fd70 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 80033b0:	88f8      	ldrh	r0, [r7, #6]
 80033b2:	2301      	movs	r3, #1
 80033b4:	683a      	ldr	r2, [r7, #0]
 80033b6:	2168      	movs	r1, #104	; 0x68
 80033b8:	f000 fd6a 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 80033bc:	88fb      	ldrh	r3, [r7, #6]
 80033be:	2201      	movs	r2, #1
 80033c0:	6839      	ldr	r1, [r7, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f000 f9b6 	bl	8003734 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 80033c8:	88fb      	ldrh	r3, [r7, #6]
 80033ca:	2201      	movs	r2, #1
 80033cc:	6839      	ldr	r1, [r7, #0]
 80033ce:	4618      	mov	r0, r3
 80033d0:	f000 f9c5 	bl	800375e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 80033d4:	88fb      	ldrh	r3, [r7, #6]
 80033d6:	6839      	ldr	r1, [r7, #0]
 80033d8:	4618      	mov	r0, r3
 80033da:	f000 fa4d 	bl	8003878 <mfxstm32l152_IO_EnablePinIT>
    break;
 80033de:	e192      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_RISING_EDGE_PD: /* Interrupt rising edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 80033e0:	88fb      	ldrh	r3, [r7, #6]
 80033e2:	4618      	mov	r0, r3
 80033e4:	f000 fa2a 	bl	800383c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80033e8:	88fb      	ldrh	r3, [r7, #6]
 80033ea:	2200      	movs	r2, #0
 80033ec:	6839      	ldr	r1, [r7, #0]
 80033ee:	4618      	mov	r0, r3
 80033f0:	f000 f98e 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 80033f4:	88f8      	ldrh	r0, [r7, #6]
 80033f6:	2301      	movs	r3, #1
 80033f8:	683a      	ldr	r2, [r7, #0]
 80033fa:	2164      	movs	r1, #100	; 0x64
 80033fc:	f000 fd48 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8003400:	88f8      	ldrh	r0, [r7, #6]
 8003402:	2300      	movs	r3, #0
 8003404:	683a      	ldr	r2, [r7, #0]
 8003406:	2168      	movs	r1, #104	; 0x68
 8003408:	f000 fd42 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 800340c:	88fb      	ldrh	r3, [r7, #6]
 800340e:	2201      	movs	r2, #1
 8003410:	6839      	ldr	r1, [r7, #0]
 8003412:	4618      	mov	r0, r3
 8003414:	f000 f98e 	bl	8003734 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8003418:	88fb      	ldrh	r3, [r7, #6]
 800341a:	2201      	movs	r2, #1
 800341c:	6839      	ldr	r1, [r7, #0]
 800341e:	4618      	mov	r0, r3
 8003420:	f000 f99d 	bl	800375e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8003424:	88fb      	ldrh	r3, [r7, #6]
 8003426:	6839      	ldr	r1, [r7, #0]
 8003428:	4618      	mov	r0, r3
 800342a:	f000 fa25 	bl	8003878 <mfxstm32l152_IO_EnablePinIT>
    break;
 800342e:	e16a      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_FALLING_EDGE: /* Interrupt falling edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003430:	88fb      	ldrh	r3, [r7, #6]
 8003432:	4618      	mov	r0, r3
 8003434:	f000 fa02 	bl	800383c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003438:	88fb      	ldrh	r3, [r7, #6]
 800343a:	2200      	movs	r2, #0
 800343c:	6839      	ldr	r1, [r7, #0]
 800343e:	4618      	mov	r0, r3
 8003440:	f000 f966 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8003444:	88f8      	ldrh	r0, [r7, #6]
 8003446:	2300      	movs	r3, #0
 8003448:	683a      	ldr	r2, [r7, #0]
 800344a:	2164      	movs	r1, #100	; 0x64
 800344c:	f000 fd20 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003450:	88f8      	ldrh	r0, [r7, #6]
 8003452:	2301      	movs	r3, #1
 8003454:	683a      	ldr	r2, [r7, #0]
 8003456:	2168      	movs	r1, #104	; 0x68
 8003458:	f000 fd1a 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 800345c:	88fb      	ldrh	r3, [r7, #6]
 800345e:	2201      	movs	r2, #1
 8003460:	6839      	ldr	r1, [r7, #0]
 8003462:	4618      	mov	r0, r3
 8003464:	f000 f966 	bl	8003734 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8003468:	88fb      	ldrh	r3, [r7, #6]
 800346a:	2200      	movs	r2, #0
 800346c:	6839      	ldr	r1, [r7, #0]
 800346e:	4618      	mov	r0, r3
 8003470:	f000 f975 	bl	800375e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8003474:	88fb      	ldrh	r3, [r7, #6]
 8003476:	6839      	ldr	r1, [r7, #0]
 8003478:	4618      	mov	r0, r3
 800347a:	f000 f9fd 	bl	8003878 <mfxstm32l152_IO_EnablePinIT>
    break;
 800347e:	e142      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_FALLING_EDGE_PU: /* Interrupt falling edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003480:	88fb      	ldrh	r3, [r7, #6]
 8003482:	4618      	mov	r0, r3
 8003484:	f000 f9da 	bl	800383c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003488:	88fb      	ldrh	r3, [r7, #6]
 800348a:	2200      	movs	r2, #0
 800348c:	6839      	ldr	r1, [r7, #0]
 800348e:	4618      	mov	r0, r3
 8003490:	f000 f93e 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8003494:	88f8      	ldrh	r0, [r7, #6]
 8003496:	2301      	movs	r3, #1
 8003498:	683a      	ldr	r2, [r7, #0]
 800349a:	2164      	movs	r1, #100	; 0x64
 800349c:	f000 fcf8 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 80034a0:	88f8      	ldrh	r0, [r7, #6]
 80034a2:	2301      	movs	r3, #1
 80034a4:	683a      	ldr	r2, [r7, #0]
 80034a6:	2168      	movs	r1, #104	; 0x68
 80034a8:	f000 fcf2 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 80034ac:	88fb      	ldrh	r3, [r7, #6]
 80034ae:	2201      	movs	r2, #1
 80034b0:	6839      	ldr	r1, [r7, #0]
 80034b2:	4618      	mov	r0, r3
 80034b4:	f000 f93e 	bl	8003734 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 80034b8:	88fb      	ldrh	r3, [r7, #6]
 80034ba:	2200      	movs	r2, #0
 80034bc:	6839      	ldr	r1, [r7, #0]
 80034be:	4618      	mov	r0, r3
 80034c0:	f000 f94d 	bl	800375e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 80034c4:	88fb      	ldrh	r3, [r7, #6]
 80034c6:	6839      	ldr	r1, [r7, #0]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f000 f9d5 	bl	8003878 <mfxstm32l152_IO_EnablePinIT>
    break;
 80034ce:	e11a      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_FALLING_EDGE_PD: /* Interrupt falling edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 80034d0:	88fb      	ldrh	r3, [r7, #6]
 80034d2:	4618      	mov	r0, r3
 80034d4:	f000 f9b2 	bl	800383c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80034d8:	88fb      	ldrh	r3, [r7, #6]
 80034da:	2200      	movs	r2, #0
 80034dc:	6839      	ldr	r1, [r7, #0]
 80034de:	4618      	mov	r0, r3
 80034e0:	f000 f916 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 80034e4:	88f8      	ldrh	r0, [r7, #6]
 80034e6:	2301      	movs	r3, #1
 80034e8:	683a      	ldr	r2, [r7, #0]
 80034ea:	2164      	movs	r1, #100	; 0x64
 80034ec:	f000 fcd0 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 80034f0:	88f8      	ldrh	r0, [r7, #6]
 80034f2:	2300      	movs	r3, #0
 80034f4:	683a      	ldr	r2, [r7, #0]
 80034f6:	2168      	movs	r1, #104	; 0x68
 80034f8:	f000 fcca 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 80034fc:	88fb      	ldrh	r3, [r7, #6]
 80034fe:	2201      	movs	r2, #1
 8003500:	6839      	ldr	r1, [r7, #0]
 8003502:	4618      	mov	r0, r3
 8003504:	f000 f916 	bl	8003734 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8003508:	88fb      	ldrh	r3, [r7, #6]
 800350a:	2200      	movs	r2, #0
 800350c:	6839      	ldr	r1, [r7, #0]
 800350e:	4618      	mov	r0, r3
 8003510:	f000 f925 	bl	800375e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8003514:	88fb      	ldrh	r3, [r7, #6]
 8003516:	6839      	ldr	r1, [r7, #0]
 8003518:	4618      	mov	r0, r3
 800351a:	f000 f9ad 	bl	8003878 <mfxstm32l152_IO_EnablePinIT>
    break;
 800351e:	e0f2      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_LOW_LEVEL: /* Low level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003520:	88fb      	ldrh	r3, [r7, #6]
 8003522:	4618      	mov	r0, r3
 8003524:	f000 f98a 	bl	800383c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003528:	88fb      	ldrh	r3, [r7, #6]
 800352a:	2200      	movs	r2, #0
 800352c:	6839      	ldr	r1, [r7, #0]
 800352e:	4618      	mov	r0, r3
 8003530:	f000 f8ee 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8003534:	88f8      	ldrh	r0, [r7, #6]
 8003536:	2300      	movs	r3, #0
 8003538:	683a      	ldr	r2, [r7, #0]
 800353a:	2164      	movs	r1, #100	; 0x64
 800353c:	f000 fca8 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003540:	88f8      	ldrh	r0, [r7, #6]
 8003542:	2301      	movs	r3, #1
 8003544:	683a      	ldr	r2, [r7, #0]
 8003546:	2168      	movs	r1, #104	; 0x68
 8003548:	f000 fca2 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 800354c:	88fb      	ldrh	r3, [r7, #6]
 800354e:	2200      	movs	r2, #0
 8003550:	6839      	ldr	r1, [r7, #0]
 8003552:	4618      	mov	r0, r3
 8003554:	f000 f8ee 	bl	8003734 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8003558:	88fb      	ldrh	r3, [r7, #6]
 800355a:	2200      	movs	r2, #0
 800355c:	6839      	ldr	r1, [r7, #0]
 800355e:	4618      	mov	r0, r3
 8003560:	f000 f8fd 	bl	800375e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8003564:	88fb      	ldrh	r3, [r7, #6]
 8003566:	6839      	ldr	r1, [r7, #0]
 8003568:	4618      	mov	r0, r3
 800356a:	f000 f985 	bl	8003878 <mfxstm32l152_IO_EnablePinIT>
    break;
 800356e:	e0ca      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_LOW_LEVEL_PU: /* Low level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003570:	88fb      	ldrh	r3, [r7, #6]
 8003572:	4618      	mov	r0, r3
 8003574:	f000 f962 	bl	800383c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003578:	88fb      	ldrh	r3, [r7, #6]
 800357a:	2200      	movs	r2, #0
 800357c:	6839      	ldr	r1, [r7, #0]
 800357e:	4618      	mov	r0, r3
 8003580:	f000 f8c6 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8003584:	88f8      	ldrh	r0, [r7, #6]
 8003586:	2301      	movs	r3, #1
 8003588:	683a      	ldr	r2, [r7, #0]
 800358a:	2164      	movs	r1, #100	; 0x64
 800358c:	f000 fc80 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003590:	88f8      	ldrh	r0, [r7, #6]
 8003592:	2301      	movs	r3, #1
 8003594:	683a      	ldr	r2, [r7, #0]
 8003596:	2168      	movs	r1, #104	; 0x68
 8003598:	f000 fc7a 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 800359c:	88fb      	ldrh	r3, [r7, #6]
 800359e:	2200      	movs	r2, #0
 80035a0:	6839      	ldr	r1, [r7, #0]
 80035a2:	4618      	mov	r0, r3
 80035a4:	f000 f8c6 	bl	8003734 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 80035a8:	88fb      	ldrh	r3, [r7, #6]
 80035aa:	2200      	movs	r2, #0
 80035ac:	6839      	ldr	r1, [r7, #0]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f000 f8d5 	bl	800375e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 80035b4:	88fb      	ldrh	r3, [r7, #6]
 80035b6:	6839      	ldr	r1, [r7, #0]
 80035b8:	4618      	mov	r0, r3
 80035ba:	f000 f95d 	bl	8003878 <mfxstm32l152_IO_EnablePinIT>
    break;
 80035be:	e0a2      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_LOW_LEVEL_PD: /* Low level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 80035c0:	88fb      	ldrh	r3, [r7, #6]
 80035c2:	4618      	mov	r0, r3
 80035c4:	f000 f93a 	bl	800383c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80035c8:	88fb      	ldrh	r3, [r7, #6]
 80035ca:	2200      	movs	r2, #0
 80035cc:	6839      	ldr	r1, [r7, #0]
 80035ce:	4618      	mov	r0, r3
 80035d0:	f000 f89e 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 80035d4:	88f8      	ldrh	r0, [r7, #6]
 80035d6:	2301      	movs	r3, #1
 80035d8:	683a      	ldr	r2, [r7, #0]
 80035da:	2164      	movs	r1, #100	; 0x64
 80035dc:	f000 fc58 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 80035e0:	88f8      	ldrh	r0, [r7, #6]
 80035e2:	2300      	movs	r3, #0
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	2168      	movs	r1, #104	; 0x68
 80035e8:	f000 fc52 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 80035ec:	88fb      	ldrh	r3, [r7, #6]
 80035ee:	2200      	movs	r2, #0
 80035f0:	6839      	ldr	r1, [r7, #0]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f000 f89e 	bl	8003734 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 80035f8:	88fb      	ldrh	r3, [r7, #6]
 80035fa:	2200      	movs	r2, #0
 80035fc:	6839      	ldr	r1, [r7, #0]
 80035fe:	4618      	mov	r0, r3
 8003600:	f000 f8ad 	bl	800375e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8003604:	88fb      	ldrh	r3, [r7, #6]
 8003606:	6839      	ldr	r1, [r7, #0]
 8003608:	4618      	mov	r0, r3
 800360a:	f000 f935 	bl	8003878 <mfxstm32l152_IO_EnablePinIT>
    break;
 800360e:	e07a      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_HIGH_LEVEL: /* High level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003610:	88fb      	ldrh	r3, [r7, #6]
 8003612:	4618      	mov	r0, r3
 8003614:	f000 f912 	bl	800383c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003618:	88fb      	ldrh	r3, [r7, #6]
 800361a:	2200      	movs	r2, #0
 800361c:	6839      	ldr	r1, [r7, #0]
 800361e:	4618      	mov	r0, r3
 8003620:	f000 f876 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8003624:	88f8      	ldrh	r0, [r7, #6]
 8003626:	2300      	movs	r3, #0
 8003628:	683a      	ldr	r2, [r7, #0]
 800362a:	2164      	movs	r1, #100	; 0x64
 800362c:	f000 fc30 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003630:	88f8      	ldrh	r0, [r7, #6]
 8003632:	2301      	movs	r3, #1
 8003634:	683a      	ldr	r2, [r7, #0]
 8003636:	2168      	movs	r1, #104	; 0x68
 8003638:	f000 fc2a 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 800363c:	88fb      	ldrh	r3, [r7, #6]
 800363e:	2200      	movs	r2, #0
 8003640:	6839      	ldr	r1, [r7, #0]
 8003642:	4618      	mov	r0, r3
 8003644:	f000 f876 	bl	8003734 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8003648:	88fb      	ldrh	r3, [r7, #6]
 800364a:	2201      	movs	r2, #1
 800364c:	6839      	ldr	r1, [r7, #0]
 800364e:	4618      	mov	r0, r3
 8003650:	f000 f885 	bl	800375e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8003654:	88fb      	ldrh	r3, [r7, #6]
 8003656:	6839      	ldr	r1, [r7, #0]
 8003658:	4618      	mov	r0, r3
 800365a:	f000 f90d 	bl	8003878 <mfxstm32l152_IO_EnablePinIT>
    break;
 800365e:	e052      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_HIGH_LEVEL_PU: /* High level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003660:	88fb      	ldrh	r3, [r7, #6]
 8003662:	4618      	mov	r0, r3
 8003664:	f000 f8ea 	bl	800383c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003668:	88fb      	ldrh	r3, [r7, #6]
 800366a:	2200      	movs	r2, #0
 800366c:	6839      	ldr	r1, [r7, #0]
 800366e:	4618      	mov	r0, r3
 8003670:	f000 f84e 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8003674:	88f8      	ldrh	r0, [r7, #6]
 8003676:	2301      	movs	r3, #1
 8003678:	683a      	ldr	r2, [r7, #0]
 800367a:	2164      	movs	r1, #100	; 0x64
 800367c:	f000 fc08 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003680:	88f8      	ldrh	r0, [r7, #6]
 8003682:	2301      	movs	r3, #1
 8003684:	683a      	ldr	r2, [r7, #0]
 8003686:	2168      	movs	r1, #104	; 0x68
 8003688:	f000 fc02 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 800368c:	88fb      	ldrh	r3, [r7, #6]
 800368e:	2200      	movs	r2, #0
 8003690:	6839      	ldr	r1, [r7, #0]
 8003692:	4618      	mov	r0, r3
 8003694:	f000 f84e 	bl	8003734 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8003698:	88fb      	ldrh	r3, [r7, #6]
 800369a:	2201      	movs	r2, #1
 800369c:	6839      	ldr	r1, [r7, #0]
 800369e:	4618      	mov	r0, r3
 80036a0:	f000 f85d 	bl	800375e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 80036a4:	88fb      	ldrh	r3, [r7, #6]
 80036a6:	6839      	ldr	r1, [r7, #0]
 80036a8:	4618      	mov	r0, r3
 80036aa:	f000 f8e5 	bl	8003878 <mfxstm32l152_IO_EnablePinIT>
    break;
 80036ae:	e02a      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_HIGH_LEVEL_PD: /* High level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 80036b0:	88fb      	ldrh	r3, [r7, #6]
 80036b2:	4618      	mov	r0, r3
 80036b4:	f000 f8c2 	bl	800383c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80036b8:	88fb      	ldrh	r3, [r7, #6]
 80036ba:	2200      	movs	r2, #0
 80036bc:	6839      	ldr	r1, [r7, #0]
 80036be:	4618      	mov	r0, r3
 80036c0:	f000 f826 	bl	8003710 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 80036c4:	88f8      	ldrh	r0, [r7, #6]
 80036c6:	2301      	movs	r3, #1
 80036c8:	683a      	ldr	r2, [r7, #0]
 80036ca:	2164      	movs	r1, #100	; 0x64
 80036cc:	f000 fbe0 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 80036d0:	88f8      	ldrh	r0, [r7, #6]
 80036d2:	2300      	movs	r3, #0
 80036d4:	683a      	ldr	r2, [r7, #0]
 80036d6:	2168      	movs	r1, #104	; 0x68
 80036d8:	f000 fbda 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 80036dc:	88fb      	ldrh	r3, [r7, #6]
 80036de:	2200      	movs	r2, #0
 80036e0:	6839      	ldr	r1, [r7, #0]
 80036e2:	4618      	mov	r0, r3
 80036e4:	f000 f826 	bl	8003734 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 80036e8:	88fb      	ldrh	r3, [r7, #6]
 80036ea:	2201      	movs	r2, #1
 80036ec:	6839      	ldr	r1, [r7, #0]
 80036ee:	4618      	mov	r0, r3
 80036f0:	f000 f835 	bl	800375e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 80036f4:	88fb      	ldrh	r3, [r7, #6]
 80036f6:	6839      	ldr	r1, [r7, #0]
 80036f8:	4618      	mov	r0, r3
 80036fa:	f000 f8bd 	bl	8003878 <mfxstm32l152_IO_EnablePinIT>
    break;
 80036fe:	e002      	b.n	8003706 <mfxstm32l152_IO_Config+0x5ca>

  default:
    error_code = (uint8_t) IO_Mode;
 8003700:	797b      	ldrb	r3, [r7, #5]
 8003702:	73fb      	strb	r3, [r7, #15]
    break;
 8003704:	bf00      	nop
  }

  return error_code;
 8003706:	7bfb      	ldrb	r3, [r7, #15]
}
 8003708:	4618      	mov	r0, r3
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <mfxstm32l152_IO_InitPin>:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.
  * @param  Direction: could be MFXSTM32L152_GPIO_DIR_IN or MFXSTM32L152_GPIO_DIR_OUT.
  * @retval None
  */
void mfxstm32l152_IO_InitPin(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Direction)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b082      	sub	sp, #8
 8003714:	af00      	add	r7, sp, #0
 8003716:	4603      	mov	r3, r0
 8003718:	6039      	str	r1, [r7, #0]
 800371a:	80fb      	strh	r3, [r7, #6]
 800371c:	4613      	mov	r3, r2
 800371e:	717b      	strb	r3, [r7, #5]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_DIR1, IO_Pin, Direction);
 8003720:	797b      	ldrb	r3, [r7, #5]
 8003722:	88f8      	ldrh	r0, [r7, #6]
 8003724:	683a      	ldr	r2, [r7, #0]
 8003726:	2160      	movs	r1, #96	; 0x60
 8003728:	f000 fbb2 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
}
 800372c:	bf00      	nop
 800372e:	3708      	adds	r7, #8
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}

08003734 <mfxstm32l152_IO_SetIrqEvtMode>:
  *   @arg  MFXSTM32L152_IRQ_GPI_EVT_LEVEL: Interrupt line is active in level model
  *   @arg  MFXSTM32L152_IRQ_GPI_EVT_EDGE: Interrupt line is active in edge model
  * @retval None
  */
void mfxstm32l152_IO_SetIrqEvtMode(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Evt)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
 800373a:	4603      	mov	r3, r0
 800373c:	6039      	str	r1, [r7, #0]
 800373e:	80fb      	strh	r3, [r7, #6]
 8003740:	4613      	mov	r3, r2
 8003742:	717b      	strb	r3, [r7, #5]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_EVT1, IO_Pin, Evt);
 8003744:	797b      	ldrb	r3, [r7, #5]
 8003746:	88f8      	ldrh	r0, [r7, #6]
 8003748:	683a      	ldr	r2, [r7, #0]
 800374a:	214c      	movs	r1, #76	; 0x4c
 800374c:	f000 fba0 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
  MFX_IO_Delay(1);
 8003750:	2001      	movs	r0, #1
 8003752:	f001 fc09 	bl	8004f68 <MFX_IO_Delay>
}
 8003756:	bf00      	nop
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}

0800375e <mfxstm32l152_IO_SetIrqTypeMode>:
  *   @arg  MFXSTM32L152_IRQ_GPI_TYPE_LLFE: Interrupt line is active in Low Level or Falling Edge
  *   @arg  MFXSTM32L152_IRQ_GPI_TYPE_HLRE: Interrupt line is active in High Level or Rising Edge
  * @retval None
  */
void mfxstm32l152_IO_SetIrqTypeMode(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Type)
{
 800375e:	b580      	push	{r7, lr}
 8003760:	b082      	sub	sp, #8
 8003762:	af00      	add	r7, sp, #0
 8003764:	4603      	mov	r3, r0
 8003766:	6039      	str	r1, [r7, #0]
 8003768:	80fb      	strh	r3, [r7, #6]
 800376a:	4613      	mov	r3, r2
 800376c:	717b      	strb	r3, [r7, #5]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE1, IO_Pin, Type);
 800376e:	797b      	ldrb	r3, [r7, #5]
 8003770:	88f8      	ldrh	r0, [r7, #6]
 8003772:	683a      	ldr	r2, [r7, #0]
 8003774:	2150      	movs	r1, #80	; 0x50
 8003776:	f000 fb8b 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
  MFX_IO_Delay(1);
 800377a:	2001      	movs	r0, #1
 800377c:	f001 fbf4 	bl	8004f68 <MFX_IO_Delay>
}
 8003780:	bf00      	nop
 8003782:	3708      	adds	r7, #8
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}

08003788 <mfxstm32l152_IO_WritePin>:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @param PinState: The new IO pin state.
  * @retval None
  */
void mfxstm32l152_IO_WritePin(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t PinState)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
 800378e:	4603      	mov	r3, r0
 8003790:	6039      	str	r1, [r7, #0]
 8003792:	80fb      	strh	r3, [r7, #6]
 8003794:	4613      	mov	r3, r2
 8003796:	717b      	strb	r3, [r7, #5]
  /* Apply the bit value to the selected pin */
  if (PinState != 0)
 8003798:	797b      	ldrb	r3, [r7, #5]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d006      	beq.n	80037ac <mfxstm32l152_IO_WritePin+0x24>
  {
    /* Set the SET register */
	mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPO_SET1, IO_Pin, 1);
 800379e:	88f8      	ldrh	r0, [r7, #6]
 80037a0:	2301      	movs	r3, #1
 80037a2:	683a      	ldr	r2, [r7, #0]
 80037a4:	216c      	movs	r1, #108	; 0x6c
 80037a6:	f000 fb73 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
  else
  {
    /* Set the CLEAR register */
	mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPO_CLR1, IO_Pin, 1);
  }
}
 80037aa:	e005      	b.n	80037b8 <mfxstm32l152_IO_WritePin+0x30>
	mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPO_CLR1, IO_Pin, 1);
 80037ac:	88f8      	ldrh	r0, [r7, #6]
 80037ae:	2301      	movs	r3, #1
 80037b0:	683a      	ldr	r2, [r7, #0]
 80037b2:	2170      	movs	r1, #112	; 0x70
 80037b4:	f000 fb6c 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
}
 80037b8:	bf00      	nop
 80037ba:	3708      	adds	r7, #8
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <mfxstm32l152_IO_ReadPin>:
  *         of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval IO pin(s) state.
  */
uint32_t mfxstm32l152_IO_ReadPin(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	4603      	mov	r3, r0
 80037c8:	6039      	str	r1, [r7, #0]
 80037ca:	80fb      	strh	r3, [r7, #6]
  uint32_t  tmp1 = 0;
 80037cc:	2300      	movs	r3, #0
 80037ce:	617b      	str	r3, [r7, #20]
  uint32_t  tmp2 = 0;
 80037d0:	2300      	movs	r3, #0
 80037d2:	613b      	str	r3, [r7, #16]
  uint32_t  tmp3 = 0;
 80037d4:	2300      	movs	r3, #0
 80037d6:	60fb      	str	r3, [r7, #12]

  if(IO_Pin & 0x000000FF)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d006      	beq.n	80037ee <mfxstm32l152_IO_ReadPin+0x2e>
  {
    tmp1 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_STATE1);
 80037e0:	88fb      	ldrh	r3, [r7, #6]
 80037e2:	2110      	movs	r1, #16
 80037e4:	4618      	mov	r0, r3
 80037e6:	f001 fb91 	bl	8004f0c <MFX_IO_Read>
 80037ea:	4603      	mov	r3, r0
 80037ec:	617b      	str	r3, [r7, #20]
  }
  if(IO_Pin & 0x0000FF00)
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d006      	beq.n	8003806 <mfxstm32l152_IO_ReadPin+0x46>
  {
    tmp2 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_STATE2);
 80037f8:	88fb      	ldrh	r3, [r7, #6]
 80037fa:	2111      	movs	r1, #17
 80037fc:	4618      	mov	r0, r3
 80037fe:	f001 fb85 	bl	8004f0c <MFX_IO_Read>
 8003802:	4603      	mov	r3, r0
 8003804:	613b      	str	r3, [r7, #16]
  }
  if(IO_Pin & 0x00FF0000)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800380c:	2b00      	cmp	r3, #0
 800380e:	d006      	beq.n	800381e <mfxstm32l152_IO_ReadPin+0x5e>
  {
    tmp3 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_STATE3);
 8003810:	88fb      	ldrh	r3, [r7, #6]
 8003812:	2112      	movs	r1, #18
 8003814:	4618      	mov	r0, r3
 8003816:	f001 fb79 	bl	8004f0c <MFX_IO_Read>
 800381a:	4603      	mov	r3, r0
 800381c:	60fb      	str	r3, [r7, #12]
  }

  tmp3 = tmp1 + (tmp2 << 8) + (tmp3 << 16);
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	021a      	lsls	r2, r3, #8
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	441a      	add	r2, r3
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	041b      	lsls	r3, r3, #16
 800382a:	4413      	add	r3, r2
 800382c:	60fb      	str	r3, [r7, #12]

  return(tmp3 & IO_Pin);
 800382e:	68fa      	ldr	r2, [r7, #12]
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	4013      	ands	r3, r2
}
 8003834:	4618      	mov	r0, r3
 8003836:	3718      	adds	r7, #24
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}

0800383c <mfxstm32l152_IO_EnableIT>:
  * @brief  Enable the global IO interrupt source.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IO_EnableIT(uint16_t DeviceAddr)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
 8003842:	4603      	mov	r3, r0
 8003844:	80fb      	strh	r3, [r7, #6]
  MFX_IO_ITConfig();
 8003846:	f001 fae7 	bl	8004e18 <MFX_IO_ITConfig>

  /* Enable global IO IT source */
  mfxstm32l152_EnableITSource(DeviceAddr, MFXSTM32L152_IRQ_GPIO);
 800384a:	88fb      	ldrh	r3, [r7, #6]
 800384c:	2101      	movs	r1, #1
 800384e:	4618      	mov	r0, r3
 8003850:	f7ff fb92 	bl	8002f78 <mfxstm32l152_EnableITSource>
}
 8003854:	bf00      	nop
 8003856:	3708      	adds	r7, #8
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}

0800385c <mfxstm32l152_IO_DisableIT>:
  * @brief  Disable the global IO interrupt source.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IO_DisableIT(uint16_t DeviceAddr)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	4603      	mov	r3, r0
 8003864:	80fb      	strh	r3, [r7, #6]
  /* Disable global IO IT source */
  mfxstm32l152_DisableITSource(DeviceAddr, MFXSTM32L152_IRQ_GPIO);
 8003866:	88fb      	ldrh	r3, [r7, #6]
 8003868:	2101      	movs	r1, #1
 800386a:	4618      	mov	r0, r3
 800386c:	f7ff fba3 	bl	8002fb6 <mfxstm32l152_DisableITSource>
}
 8003870:	bf00      	nop
 8003872:	3708      	adds	r7, #8
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}

08003878 <mfxstm32l152_IO_EnablePinIT>:
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval None
  */
void mfxstm32l152_IO_EnablePinIT(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	4603      	mov	r3, r0
 8003880:	6039      	str	r1, [r7, #0]
 8003882:	80fb      	strh	r3, [r7, #6]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1, IO_Pin, 1);
 8003884:	88f8      	ldrh	r0, [r7, #6]
 8003886:	2301      	movs	r3, #1
 8003888:	683a      	ldr	r2, [r7, #0]
 800388a:	2148      	movs	r1, #72	; 0x48
 800388c:	f000 fb00 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
}
 8003890:	bf00      	nop
 8003892:	3708      	adds	r7, #8
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <mfxstm32l152_IO_DisablePinIT>:
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval None
  */
void mfxstm32l152_IO_DisablePinIT(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b082      	sub	sp, #8
 800389c:	af00      	add	r7, sp, #0
 800389e:	4603      	mov	r3, r0
 80038a0:	6039      	str	r1, [r7, #0]
 80038a2:	80fb      	strh	r3, [r7, #6]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1, IO_Pin, 0);
 80038a4:	88f8      	ldrh	r0, [r7, #6]
 80038a6:	2300      	movs	r3, #0
 80038a8:	683a      	ldr	r2, [r7, #0]
 80038aa:	2148      	movs	r1, #72	; 0x48
 80038ac:	f000 faf0 	bl	8003e90 <mfxstm32l152_reg24_setPinValue>
}
 80038b0:	bf00      	nop
 80038b2:	3708      	adds	r7, #8
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}

080038b8 <mfxstm32l152_IO_ITStatus>:
  * @param  IO_Pin: The IO interrupt to be checked could be:
  *   @arg  MFXSTM32L152_GPIO_PIN_x Where x can be from 0 to 23.
  * @retval Status of the checked IO pin(s).
  */
uint32_t mfxstm32l152_IO_ITStatus(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	4603      	mov	r3, r0
 80038c0:	6039      	str	r1, [r7, #0]
 80038c2:	80fb      	strh	r3, [r7, #6]
  /* Get the Interrupt status */
  uint8_t   tmp1 = 0;
 80038c4:	2300      	movs	r3, #0
 80038c6:	73fb      	strb	r3, [r7, #15]
  uint16_t  tmp2 = 0;
 80038c8:	2300      	movs	r3, #0
 80038ca:	81bb      	strh	r3, [r7, #12]
  uint32_t  tmp3 = 0;
 80038cc:	2300      	movs	r3, #0
 80038ce:	60bb      	str	r3, [r7, #8]

  if(IO_Pin & 0xFF)
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d006      	beq.n	80038e6 <mfxstm32l152_IO_ITStatus+0x2e>
  {
    tmp1 = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING1);
 80038d8:	88fb      	ldrh	r3, [r7, #6]
 80038da:	210c      	movs	r1, #12
 80038dc:	4618      	mov	r0, r3
 80038de:	f001 fb15 	bl	8004f0c <MFX_IO_Read>
 80038e2:	4603      	mov	r3, r0
 80038e4:	73fb      	strb	r3, [r7, #15]
  }
  if(IO_Pin & 0xFFFF00)
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80038ec:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d006      	beq.n	8003902 <mfxstm32l152_IO_ITStatus+0x4a>
  {
    tmp2 = (uint16_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING2);
 80038f4:	88fb      	ldrh	r3, [r7, #6]
 80038f6:	210d      	movs	r1, #13
 80038f8:	4618      	mov	r0, r3
 80038fa:	f001 fb07 	bl	8004f0c <MFX_IO_Read>
 80038fe:	4603      	mov	r3, r0
 8003900:	81bb      	strh	r3, [r7, #12]
  }
  if(IO_Pin & 0xFFFF0000)
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	0c1b      	lsrs	r3, r3, #16
 8003906:	041b      	lsls	r3, r3, #16
 8003908:	2b00      	cmp	r3, #0
 800390a:	d006      	beq.n	800391a <mfxstm32l152_IO_ITStatus+0x62>
  {
    tmp3 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING3);
 800390c:	88fb      	ldrh	r3, [r7, #6]
 800390e:	210e      	movs	r1, #14
 8003910:	4618      	mov	r0, r3
 8003912:	f001 fafb 	bl	8004f0c <MFX_IO_Read>
 8003916:	4603      	mov	r3, r0
 8003918:	60bb      	str	r3, [r7, #8]
  }

  tmp3 = tmp1 + (tmp2 << 8) + (tmp3 << 16);
 800391a:	7bfa      	ldrb	r2, [r7, #15]
 800391c:	89bb      	ldrh	r3, [r7, #12]
 800391e:	021b      	lsls	r3, r3, #8
 8003920:	4413      	add	r3, r2
 8003922:	461a      	mov	r2, r3
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	041b      	lsls	r3, r3, #16
 8003928:	4413      	add	r3, r2
 800392a:	60bb      	str	r3, [r7, #8]

  return(tmp3 & IO_Pin);
 800392c:	68ba      	ldr	r2, [r7, #8]
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	4013      	ands	r3, r2
}
 8003932:	4618      	mov	r0, r3
 8003934:	3710      	adds	r7, #16
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}

0800393a <mfxstm32l152_IO_ClearIT>:
  * @param  IO_Pin: the IO interrupt to be cleared, could be:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.
  * @retval None
  */
void mfxstm32l152_IO_ClearIT(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 800393a:	b580      	push	{r7, lr}
 800393c:	b084      	sub	sp, #16
 800393e:	af00      	add	r7, sp, #0
 8003940:	4603      	mov	r3, r0
 8003942:	6039      	str	r1, [r7, #0]
 8003944:	80fb      	strh	r3, [r7, #6]
  /* Clear the IO IT pending bit(s) by acknowledging */
  /* it cleans automatically also the Global IRQ_GPIO */
  /* normally this function is called under interrupt */
  uint8_t pin_0_7, pin_8_15, pin_16_23;

  pin_0_7   = IO_Pin & 0x0000ff;
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	73fb      	strb	r3, [r7, #15]
  pin_8_15  = IO_Pin >> 8;
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	0a1b      	lsrs	r3, r3, #8
 800394e:	73bb      	strb	r3, [r7, #14]
  pin_8_15   = pin_8_15 & 0x00ff;
  pin_16_23 = IO_Pin >> 16;
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	0c1b      	lsrs	r3, r3, #16
 8003954:	737b      	strb	r3, [r7, #13]

  if (pin_0_7)
 8003956:	7bfb      	ldrb	r3, [r7, #15]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d005      	beq.n	8003968 <mfxstm32l152_IO_ClearIT+0x2e>
  {
    MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK1, pin_0_7);
 800395c:	7bfa      	ldrb	r2, [r7, #15]
 800395e:	88fb      	ldrh	r3, [r7, #6]
 8003960:	2154      	movs	r1, #84	; 0x54
 8003962:	4618      	mov	r0, r3
 8003964:	f001 fabe 	bl	8004ee4 <MFX_IO_Write>
  }
  if (pin_8_15)
 8003968:	7bbb      	ldrb	r3, [r7, #14]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d005      	beq.n	800397a <mfxstm32l152_IO_ClearIT+0x40>
  {
    MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK2, pin_8_15);
 800396e:	7bba      	ldrb	r2, [r7, #14]
 8003970:	88fb      	ldrh	r3, [r7, #6]
 8003972:	2155      	movs	r1, #85	; 0x55
 8003974:	4618      	mov	r0, r3
 8003976:	f001 fab5 	bl	8004ee4 <MFX_IO_Write>
  }
  if (pin_16_23)
 800397a:	7b7b      	ldrb	r3, [r7, #13]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d005      	beq.n	800398c <mfxstm32l152_IO_ClearIT+0x52>
  {
    MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK3, pin_16_23);
 8003980:	7b7a      	ldrb	r2, [r7, #13]
 8003982:	88fb      	ldrh	r3, [r7, #6]
 8003984:	2156      	movs	r1, #86	; 0x56
 8003986:	4618      	mov	r0, r3
 8003988:	f001 faac 	bl	8004ee4 <MFX_IO_Write>
  }
}
 800398c:	bf00      	nop
 800398e:	3710      	adds	r7, #16
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}

08003994 <mfxstm32l152_IDD_Start>:
  * @brief  Launch IDD current measurement
  * @param  DeviceAddr: Device address on communication Bus
  * @retval None.
  */
void mfxstm32l152_IDD_Start(uint16_t DeviceAddr)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b084      	sub	sp, #16
 8003998:	af00      	add	r7, sp, #0
 800399a:	4603      	mov	r3, r0
 800399c:	80fb      	strh	r3, [r7, #6]
  uint8_t mode = 0;
 800399e:	2300      	movs	r3, #0
 80039a0:	73fb      	strb	r3, [r7, #15]

  /* Get the current register value */
  mode = MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_CTRL);
 80039a2:	88fb      	ldrh	r3, [r7, #6]
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	2180      	movs	r1, #128	; 0x80
 80039aa:	4618      	mov	r0, r3
 80039ac:	f001 faae 	bl	8004f0c <MFX_IO_Read>
 80039b0:	4603      	mov	r3, r0
 80039b2:	73fb      	strb	r3, [r7, #15]

  /* Set the Functionalities to be enabled */
  mode |= MFXSTM32L152_IDD_CTRL_REQ;
 80039b4:	7bfb      	ldrb	r3, [r7, #15]
 80039b6:	f043 0301 	orr.w	r3, r3, #1
 80039ba:	73fb      	strb	r3, [r7, #15]

  /* Start measurement campaign */
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_CTRL, mode);
 80039bc:	88fb      	ldrh	r3, [r7, #6]
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	7bfa      	ldrb	r2, [r7, #15]
 80039c4:	2180      	movs	r1, #128	; 0x80
 80039c6:	4618      	mov	r0, r3
 80039c8:	f001 fa8c 	bl	8004ee4 <MFX_IO_Write>
}
 80039cc:	bf00      	nop
 80039ce:	3710      	adds	r7, #16
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <mfxstm32l152_IDD_Config>:
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  MfxIddConfig: Parameters depending on hardware config.
  * @retval None
  */
void mfxstm32l152_IDD_Config(uint16_t DeviceAddr, IDD_ConfigTypeDef MfxIddConfig)
{
 80039d4:	b084      	sub	sp, #16
 80039d6:	b590      	push	{r4, r7, lr}
 80039d8:	b085      	sub	sp, #20
 80039da:	af00      	add	r7, sp, #0
 80039dc:	4604      	mov	r4, r0
 80039de:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80039e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80039e6:	4623      	mov	r3, r4
 80039e8:	80fb      	strh	r3, [r7, #6]
  uint8_t value = 0;
 80039ea:	2300      	movs	r3, #0
 80039ec:	73fb      	strb	r3, [r7, #15]
  uint8_t mode = 0;
 80039ee:	2300      	movs	r3, #0
 80039f0:	73bb      	strb	r3, [r7, #14]

  /* Get the current register value */
  mode = MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL);
 80039f2:	88fb      	ldrh	r3, [r7, #6]
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	2140      	movs	r1, #64	; 0x40
 80039fa:	4618      	mov	r0, r3
 80039fc:	f001 fa86 	bl	8004f0c <MFX_IO_Read>
 8003a00:	4603      	mov	r3, r0
 8003a02:	73bb      	strb	r3, [r7, #14]

  if((mode & MFXSTM32L152_IDD_EN) != MFXSTM32L152_IDD_EN)
 8003a04:	7bbb      	ldrb	r3, [r7, #14]
 8003a06:	f003 0304 	and.w	r3, r3, #4
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d10b      	bne.n	8003a26 <mfxstm32l152_IDD_Config+0x52>
  {
    /* Set the Functionalities to be enabled */
    mode |= MFXSTM32L152_IDD_EN;
 8003a0e:	7bbb      	ldrb	r3, [r7, #14]
 8003a10:	f043 0304 	orr.w	r3, r3, #4
 8003a14:	73bb      	strb	r3, [r7, #14]

    /* Set the new register value */
    MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, mode);
 8003a16:	88fb      	ldrh	r3, [r7, #6]
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	b29b      	uxth	r3, r3
 8003a1c:	7bba      	ldrb	r2, [r7, #14]
 8003a1e:	2140      	movs	r1, #64	; 0x40
 8003a20:	4618      	mov	r0, r3
 8003a22:	f001 fa5f 	bl	8004ee4 <MFX_IO_Write>
  }

  /* Control register setting: number of shunts */
  value =  ((MfxIddConfig.ShuntNbUsed << 1) & MFXSTM32L152_IDD_CTRL_SHUNT_NB);
 8003a26:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8003a2a:	005b      	lsls	r3, r3, #1
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	f003 030e 	and.w	r3, r3, #14
 8003a32:	73fb      	strb	r3, [r7, #15]
  value |= (MfxIddConfig.VrefMeasurement & MFXSTM32L152_IDD_CTRL_VREF_DIS);
 8003a34:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8003a38:	b25b      	sxtb	r3, r3
 8003a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a3e:	b25a      	sxtb	r2, r3
 8003a40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a44:	4313      	orrs	r3, r2
 8003a46:	b25b      	sxtb	r3, r3
 8003a48:	73fb      	strb	r3, [r7, #15]
  value |= (MfxIddConfig.Calibration & MFXSTM32L152_IDD_CTRL_CAL_DIS);
 8003a4a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003a4e:	b25b      	sxtb	r3, r3
 8003a50:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003a54:	b25a      	sxtb	r2, r3
 8003a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	b25b      	sxtb	r3, r3
 8003a5e:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_CTRL, value);
 8003a60:	88fb      	ldrh	r3, [r7, #6]
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	7bfa      	ldrb	r2, [r7, #15]
 8003a68:	2180      	movs	r1, #128	; 0x80
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f001 fa3a 	bl	8004ee4 <MFX_IO_Write>

  /* Idd pre delay configuration: unit and value*/
  value = (MfxIddConfig.PreDelayUnit & MFXSTM32L152_IDD_PREDELAY_UNIT) |
 8003a70:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8003a74:	b25b      	sxtb	r3, r3
 8003a76:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003a7a:	b25a      	sxtb	r2, r3
          (MfxIddConfig.PreDelayValue & MFXSTM32L152_IDD_PREDELAY_VALUE);
 8003a7c:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8003a80:	b25b      	sxtb	r3, r3
 8003a82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a86:	b25b      	sxtb	r3, r3
  value = (MfxIddConfig.PreDelayUnit & MFXSTM32L152_IDD_PREDELAY_UNIT) |
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	b25b      	sxtb	r3, r3
 8003a8c:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_PRE_DELAY, value);
 8003a8e:	88fb      	ldrh	r3, [r7, #6]
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	7bfa      	ldrb	r2, [r7, #15]
 8003a96:	2181      	movs	r1, #129	; 0x81
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f001 fa23 	bl	8004ee4 <MFX_IO_Write>

  /* Shunt 0 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt0Value >> 8);
 8003a9e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003aa0:	0a1b      	lsrs	r3, r3, #8
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT0_MSB, value);
 8003aa6:	88fb      	ldrh	r3, [r7, #6]
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	7bfa      	ldrb	r2, [r7, #15]
 8003aae:	2182      	movs	r1, #130	; 0x82
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f001 fa17 	bl	8004ee4 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt0Value);
 8003ab6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003ab8:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT0_LSB, value);
 8003aba:	88fb      	ldrh	r3, [r7, #6]
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	7bfa      	ldrb	r2, [r7, #15]
 8003ac2:	2183      	movs	r1, #131	; 0x83
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f001 fa0d 	bl	8004ee4 <MFX_IO_Write>

  /* Shunt 1 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt1Value >> 8);
 8003aca:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003acc:	0a1b      	lsrs	r3, r3, #8
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT1_MSB, value);
 8003ad2:	88fb      	ldrh	r3, [r7, #6]
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	7bfa      	ldrb	r2, [r7, #15]
 8003ada:	2184      	movs	r1, #132	; 0x84
 8003adc:	4618      	mov	r0, r3
 8003ade:	f001 fa01 	bl	8004ee4 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt1Value);
 8003ae2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003ae4:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT1_LSB, value);
 8003ae6:	88fb      	ldrh	r3, [r7, #6]
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	7bfa      	ldrb	r2, [r7, #15]
 8003aee:	2185      	movs	r1, #133	; 0x85
 8003af0:	4618      	mov	r0, r3
 8003af2:	f001 f9f7 	bl	8004ee4 <MFX_IO_Write>

  /* Shunt 2 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt2Value >> 8);
 8003af6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003af8:	0a1b      	lsrs	r3, r3, #8
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT2_MSB, value);
 8003afe:	88fb      	ldrh	r3, [r7, #6]
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	7bfa      	ldrb	r2, [r7, #15]
 8003b06:	2186      	movs	r1, #134	; 0x86
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f001 f9eb 	bl	8004ee4 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt2Value);
 8003b0e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003b10:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT2_LSB, value);
 8003b12:	88fb      	ldrh	r3, [r7, #6]
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	7bfa      	ldrb	r2, [r7, #15]
 8003b1a:	2187      	movs	r1, #135	; 0x87
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f001 f9e1 	bl	8004ee4 <MFX_IO_Write>

  /* Shunt 3 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt3Value >> 8);
 8003b22:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003b24:	0a1b      	lsrs	r3, r3, #8
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT3_MSB, value);
 8003b2a:	88fb      	ldrh	r3, [r7, #6]
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	7bfa      	ldrb	r2, [r7, #15]
 8003b32:	2188      	movs	r1, #136	; 0x88
 8003b34:	4618      	mov	r0, r3
 8003b36:	f001 f9d5 	bl	8004ee4 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt3Value);
 8003b3a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003b3c:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT3_LSB, value);
 8003b3e:	88fb      	ldrh	r3, [r7, #6]
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	7bfa      	ldrb	r2, [r7, #15]
 8003b46:	2189      	movs	r1, #137	; 0x89
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f001 f9cb 	bl	8004ee4 <MFX_IO_Write>

  /* Shunt 4 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt4Value >> 8);
 8003b4e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003b50:	0a1b      	lsrs	r3, r3, #8
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT4_MSB, value);
 8003b56:	88fb      	ldrh	r3, [r7, #6]
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	7bfa      	ldrb	r2, [r7, #15]
 8003b5e:	218a      	movs	r1, #138	; 0x8a
 8003b60:	4618      	mov	r0, r3
 8003b62:	f001 f9bf 	bl	8004ee4 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt4Value);
 8003b66:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003b68:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT4_LSB, value);
 8003b6a:	88fb      	ldrh	r3, [r7, #6]
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	7bfa      	ldrb	r2, [r7, #15]
 8003b72:	218b      	movs	r1, #139	; 0x8b
 8003b74:	4618      	mov	r0, r3
 8003b76:	f001 f9b5 	bl	8004ee4 <MFX_IO_Write>

  /* Shunt 0 stabilization delay */
  value = MfxIddConfig.Shunt0StabDelay;
 8003b7a:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8003b7c:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH0_STABILIZATION, value);
 8003b7e:	88fb      	ldrh	r3, [r7, #6]
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	7bfa      	ldrb	r2, [r7, #15]
 8003b86:	2190      	movs	r1, #144	; 0x90
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f001 f9ab 	bl	8004ee4 <MFX_IO_Write>

  /* Shunt 1 stabilization delay */
  value = MfxIddConfig.Shunt1StabDelay;
 8003b8e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003b90:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH1_STABILIZATION, value);
 8003b92:	88fb      	ldrh	r3, [r7, #6]
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	7bfa      	ldrb	r2, [r7, #15]
 8003b9a:	2191      	movs	r1, #145	; 0x91
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f001 f9a1 	bl	8004ee4 <MFX_IO_Write>

  /* Shunt 2 stabilization delay */
  value = MfxIddConfig.Shunt2StabDelay;
 8003ba2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003ba4:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH2_STABILIZATION, value);
 8003ba6:	88fb      	ldrh	r3, [r7, #6]
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	7bfa      	ldrb	r2, [r7, #15]
 8003bae:	2192      	movs	r1, #146	; 0x92
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f001 f997 	bl	8004ee4 <MFX_IO_Write>

  /* Shunt 3 stabilization delay */
  value = MfxIddConfig.Shunt3StabDelay;
 8003bb6:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003bb8:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH3_STABILIZATION, value);
 8003bba:	88fb      	ldrh	r3, [r7, #6]
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	7bfa      	ldrb	r2, [r7, #15]
 8003bc2:	2193      	movs	r1, #147	; 0x93
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f001 f98d 	bl	8004ee4 <MFX_IO_Write>

  /* Shunt 4 stabilization delay */
  value = MfxIddConfig.Shunt4StabDelay;
 8003bca:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8003bcc:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH4_STABILIZATION, value);
 8003bce:	88fb      	ldrh	r3, [r7, #6]
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	7bfa      	ldrb	r2, [r7, #15]
 8003bd6:	2194      	movs	r1, #148	; 0x94
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f001 f983 	bl	8004ee4 <MFX_IO_Write>

  /* Idd ampli gain value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.AmpliGain >> 8);
 8003bde:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003be0:	0a1b      	lsrs	r3, r3, #8
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_GAIN_MSB, value);
 8003be6:	88fb      	ldrh	r3, [r7, #6]
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	7bfa      	ldrb	r2, [r7, #15]
 8003bee:	218c      	movs	r1, #140	; 0x8c
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f001 f977 	bl	8004ee4 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.AmpliGain);
 8003bf6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003bf8:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_GAIN_LSB, value);
 8003bfa:	88fb      	ldrh	r3, [r7, #6]
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	7bfa      	ldrb	r2, [r7, #15]
 8003c02:	218d      	movs	r1, #141	; 0x8d
 8003c04:	4618      	mov	r0, r3
 8003c06:	f001 f96d 	bl	8004ee4 <MFX_IO_Write>

  /* Idd VDD min value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.VddMin >> 8);
 8003c0a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003c0c:	0a1b      	lsrs	r3, r3, #8
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_VDD_MIN_MSB, value);
 8003c12:	88fb      	ldrh	r3, [r7, #6]
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	7bfa      	ldrb	r2, [r7, #15]
 8003c1a:	218e      	movs	r1, #142	; 0x8e
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f001 f961 	bl	8004ee4 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.VddMin);
 8003c22:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003c24:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_VDD_MIN_LSB, value);
 8003c26:	88fb      	ldrh	r3, [r7, #6]
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	7bfa      	ldrb	r2, [r7, #15]
 8003c2e:	218f      	movs	r1, #143	; 0x8f
 8003c30:	4618      	mov	r0, r3
 8003c32:	f001 f957 	bl	8004ee4 <MFX_IO_Write>

  /* Idd number of measurements */
  value = MfxIddConfig.MeasureNb;
 8003c36:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8003c3a:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_NBR_OF_MEAS, value);
 8003c3c:	88fb      	ldrh	r3, [r7, #6]
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	7bfa      	ldrb	r2, [r7, #15]
 8003c44:	2196      	movs	r1, #150	; 0x96
 8003c46:	4618      	mov	r0, r3
 8003c48:	f001 f94c 	bl	8004ee4 <MFX_IO_Write>

  /* Idd delta delay configuration: unit and value */
  value = (MfxIddConfig.DeltaDelayUnit & MFXSTM32L152_IDD_DELTADELAY_UNIT) |
 8003c4c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8003c50:	b25b      	sxtb	r3, r3
 8003c52:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003c56:	b25a      	sxtb	r2, r3
          (MfxIddConfig.DeltaDelayValue & MFXSTM32L152_IDD_DELTADELAY_VALUE);
 8003c58:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003c5c:	b25b      	sxtb	r3, r3
 8003c5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c62:	b25b      	sxtb	r3, r3
  value = (MfxIddConfig.DeltaDelayUnit & MFXSTM32L152_IDD_DELTADELAY_UNIT) |
 8003c64:	4313      	orrs	r3, r2
 8003c66:	b25b      	sxtb	r3, r3
 8003c68:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAY, value);
 8003c6a:	88fb      	ldrh	r3, [r7, #6]
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	7bfa      	ldrb	r2, [r7, #15]
 8003c72:	2197      	movs	r1, #151	; 0x97
 8003c74:	4618      	mov	r0, r3
 8003c76:	f001 f935 	bl	8004ee4 <MFX_IO_Write>

  /* Idd number of shut on board */
  value = MfxIddConfig.ShuntNbOnBoard;
 8003c7a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8003c7e:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNTS_ON_BOARD, value);
 8003c80:	88fb      	ldrh	r3, [r7, #6]
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	b29b      	uxth	r3, r3
 8003c86:	7bfa      	ldrb	r2, [r7, #15]
 8003c88:	2198      	movs	r1, #152	; 0x98
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f001 f92a 	bl	8004ee4 <MFX_IO_Write>
}
 8003c90:	bf00      	nop
 8003c92:	3714      	adds	r7, #20
 8003c94:	46bd      	mov	sp, r7
 8003c96:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003c9a:	b004      	add	sp, #16
 8003c9c:	4770      	bx	lr

08003c9e <mfxstm32l152_IDD_GetValue>:
  * @param  DeviceAddr: Device address on communication Bus
  * @param  ReadValue: Pointer on value to be read
  * @retval Idd value in 10 nA.
  */
void mfxstm32l152_IDD_GetValue(uint16_t DeviceAddr, uint32_t *ReadValue)
{
 8003c9e:	b580      	push	{r7, lr}
 8003ca0:	b084      	sub	sp, #16
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	6039      	str	r1, [r7, #0]
 8003ca8:	80fb      	strh	r3, [r7, #6]
  uint8_t  data[3];

  MFX_IO_ReadMultiple((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_VALUE_MSB, data, sizeof(data)) ;
 8003caa:	88fb      	ldrh	r3, [r7, #6]
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	b298      	uxth	r0, r3
 8003cb0:	f107 020c 	add.w	r2, r7, #12
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	2114      	movs	r1, #20
 8003cb8:	f001 f93c 	bl	8004f34 <MFX_IO_ReadMultiple>

  /* Recompose Idd current value */
  *ReadValue = (data[0] << 16) | (data[1] << 8) | data[2];
 8003cbc:	7b3b      	ldrb	r3, [r7, #12]
 8003cbe:	041a      	lsls	r2, r3, #16
 8003cc0:	7b7b      	ldrb	r3, [r7, #13]
 8003cc2:	021b      	lsls	r3, r3, #8
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	7bba      	ldrb	r2, [r7, #14]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	461a      	mov	r2, r3
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	601a      	str	r2, [r3, #0]

}
 8003cd0:	bf00      	nop
 8003cd2:	3710      	adds	r7, #16
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}

08003cd8 <mfxstm32l152_IDD_EnableIT>:
  * @brief  Configure mfx to enable Idd interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IDD_EnableIT(uint16_t DeviceAddr)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	4603      	mov	r3, r0
 8003ce0:	80fb      	strh	r3, [r7, #6]
  MFX_IO_ITConfig();
 8003ce2:	f001 f899 	bl	8004e18 <MFX_IO_ITConfig>

  /* Enable global IDD interrupt source */
  mfxstm32l152_EnableITSource(DeviceAddr, MFXSTM32L152_IRQ_IDD);
 8003ce6:	88fb      	ldrh	r3, [r7, #6]
 8003ce8:	2102      	movs	r1, #2
 8003cea:	4618      	mov	r0, r3
 8003cec:	f7ff f944 	bl	8002f78 <mfxstm32l152_EnableITSource>
}
 8003cf0:	bf00      	nop
 8003cf2:	3708      	adds	r7, #8
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <mfxstm32l152_IDD_ClearIT>:
  * @brief  Clear Idd global interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IDD_ClearIT(uint16_t DeviceAddr)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	4603      	mov	r3, r0
 8003d00:	80fb      	strh	r3, [r7, #6]
  /* Clear the global IDD interrupt source */
  mfxstm32l152_ClearGlobalIT(DeviceAddr, MFXSTM32L152_IRQ_IDD);
 8003d02:	88fb      	ldrh	r3, [r7, #6]
 8003d04:	2102      	movs	r1, #2
 8003d06:	4618      	mov	r0, r3
 8003d08:	f7ff f98f 	bl	800302a <mfxstm32l152_ClearGlobalIT>
}
 8003d0c:	bf00      	nop
 8003d0e:	3708      	adds	r7, #8
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}

08003d14 <mfxstm32l152_IDD_GetITStatus>:
  * @brief  get Idd interrupt status
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval IDD interrupts status
  */
uint8_t mfxstm32l152_IDD_GetITStatus(uint16_t DeviceAddr)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	80fb      	strh	r3, [r7, #6]
  /* Return IDD interrupt status */
  return(mfxstm32l152_GlobalITStatus(DeviceAddr, MFXSTM32L152_IRQ_IDD));
 8003d1e:	88fb      	ldrh	r3, [r7, #6]
 8003d20:	2102      	movs	r1, #2
 8003d22:	4618      	mov	r0, r3
 8003d24:	f7ff f96b 	bl	8002ffe <mfxstm32l152_GlobalITStatus>
 8003d28:	4603      	mov	r3, r0
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3708      	adds	r7, #8
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}

08003d32 <mfxstm32l152_IDD_DisableIT>:
  * @brief  disable Idd interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void mfxstm32l152_IDD_DisableIT(uint16_t DeviceAddr)
{
 8003d32:	b580      	push	{r7, lr}
 8003d34:	b082      	sub	sp, #8
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	4603      	mov	r3, r0
 8003d3a:	80fb      	strh	r3, [r7, #6]
  /* Disable global IDD interrupt source */
  mfxstm32l152_DisableITSource(DeviceAddr, MFXSTM32L152_IRQ_IDD);
 8003d3c:	88fb      	ldrh	r3, [r7, #6]
 8003d3e:	2102      	movs	r1, #2
 8003d40:	4618      	mov	r0, r3
 8003d42:	f7ff f938 	bl	8002fb6 <mfxstm32l152_DisableITSource>
}
 8003d46:	bf00      	nop
 8003d48:	3708      	adds	r7, #8
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}

08003d4e <mfxstm32l152_Error_ReadSrc>:
  * @brief  Read Error Source.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error message code with error source
  */
uint8_t mfxstm32l152_Error_ReadSrc(uint16_t DeviceAddr)
{
 8003d4e:	b580      	push	{r7, lr}
 8003d50:	b082      	sub	sp, #8
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	4603      	mov	r3, r0
 8003d56:	80fb      	strh	r3, [r7, #6]
  /* Get the current source register value */
  return(MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_ERROR_SRC));
 8003d58:	88fb      	ldrh	r3, [r7, #6]
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	2103      	movs	r1, #3
 8003d60:	4618      	mov	r0, r3
 8003d62:	f001 f8d3 	bl	8004f0c <MFX_IO_Read>
 8003d66:	4603      	mov	r3, r0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3708      	adds	r7, #8
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <mfxstm32l152_Error_ReadMsg>:
  * @brief  Read Error Message
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error message code with error source
  */
uint8_t mfxstm32l152_Error_ReadMsg(uint16_t DeviceAddr)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b082      	sub	sp, #8
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	4603      	mov	r3, r0
 8003d78:	80fb      	strh	r3, [r7, #6]
  /* Get the current message register value */
  return(MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_ERROR_MSG));
 8003d7a:	88fb      	ldrh	r3, [r7, #6]
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	2104      	movs	r1, #4
 8003d82:	4618      	mov	r0, r3
 8003d84:	f001 f8c2 	bl	8004f0c <MFX_IO_Read>
 8003d88:	4603      	mov	r3, r0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3708      	adds	r7, #8
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}

08003d92 <mfxstm32l152_Error_EnableIT>:
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */

void mfxstm32l152_Error_EnableIT(uint16_t DeviceAddr)
{
 8003d92:	b580      	push	{r7, lr}
 8003d94:	b082      	sub	sp, #8
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	4603      	mov	r3, r0
 8003d9a:	80fb      	strh	r3, [r7, #6]
  MFX_IO_ITConfig();
 8003d9c:	f001 f83c 	bl	8004e18 <MFX_IO_ITConfig>

  /* Enable global Error interrupt source */
  mfxstm32l152_EnableITSource(DeviceAddr, MFXSTM32L152_IRQ_ERROR);
 8003da0:	88fb      	ldrh	r3, [r7, #6]
 8003da2:	2104      	movs	r1, #4
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7ff f8e7 	bl	8002f78 <mfxstm32l152_EnableITSource>
}
 8003daa:	bf00      	nop
 8003dac:	3708      	adds	r7, #8
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}

08003db2 <mfxstm32l152_Error_ClearIT>:
  * @brief  Clear Error global interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_Error_ClearIT(uint16_t DeviceAddr)
{
 8003db2:	b580      	push	{r7, lr}
 8003db4:	b082      	sub	sp, #8
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	4603      	mov	r3, r0
 8003dba:	80fb      	strh	r3, [r7, #6]
  /* Clear the global Error interrupt source */
  mfxstm32l152_ClearGlobalIT(DeviceAddr, MFXSTM32L152_IRQ_ERROR);
 8003dbc:	88fb      	ldrh	r3, [r7, #6]
 8003dbe:	2104      	movs	r1, #4
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f7ff f932 	bl	800302a <mfxstm32l152_ClearGlobalIT>
}
 8003dc6:	bf00      	nop
 8003dc8:	3708      	adds	r7, #8
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}

08003dce <mfxstm32l152_Error_GetITStatus>:
  * @brief  get Error interrupt status
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error interrupts status
  */
uint8_t mfxstm32l152_Error_GetITStatus(uint16_t DeviceAddr)
{
 8003dce:	b580      	push	{r7, lr}
 8003dd0:	b082      	sub	sp, #8
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	80fb      	strh	r3, [r7, #6]
  /* Return Error interrupt status */
  return(mfxstm32l152_GlobalITStatus(DeviceAddr, MFXSTM32L152_IRQ_ERROR));
 8003dd8:	88fb      	ldrh	r3, [r7, #6]
 8003dda:	2104      	movs	r1, #4
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f7ff f90e 	bl	8002ffe <mfxstm32l152_GlobalITStatus>
 8003de2:	4603      	mov	r3, r0
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3708      	adds	r7, #8
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}

08003dec <mfxstm32l152_Error_DisableIT>:
  * @brief  disable Error interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void mfxstm32l152_Error_DisableIT(uint16_t DeviceAddr)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	4603      	mov	r3, r0
 8003df4:	80fb      	strh	r3, [r7, #6]
  /* Disable global Error interrupt source */
  mfxstm32l152_DisableITSource(DeviceAddr, MFXSTM32L152_IRQ_ERROR);
 8003df6:	88fb      	ldrh	r3, [r7, #6]
 8003df8:	2104      	movs	r1, #4
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f7ff f8db 	bl	8002fb6 <mfxstm32l152_DisableITSource>
}
 8003e00:	bf00      	nop
 8003e02:	3708      	adds	r7, #8
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <mfxstm32l152_GetInstance>:
  *         and return its index
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t mfxstm32l152_GetInstance(uint16_t DeviceAddr)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b085      	sub	sp, #20
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	4603      	mov	r3, r0
 8003e10:	80fb      	strh	r3, [r7, #6]
  uint8_t idx;

  /* Check all the registered instances */
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 8003e12:	2300      	movs	r3, #0
 8003e14:	73fb      	strb	r3, [r7, #15]
 8003e16:	e00b      	b.n	8003e30 <mfxstm32l152_GetInstance+0x28>
  {
    if(mfxstm32l152[idx] == DeviceAddr)
 8003e18:	7bfb      	ldrb	r3, [r7, #15]
 8003e1a:	4a0a      	ldr	r2, [pc, #40]	; (8003e44 <mfxstm32l152_GetInstance+0x3c>)
 8003e1c:	5cd3      	ldrb	r3, [r2, r3]
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	88fa      	ldrh	r2, [r7, #6]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d101      	bne.n	8003e2a <mfxstm32l152_GetInstance+0x22>
    {
      return idx;
 8003e26:	7bfb      	ldrb	r3, [r7, #15]
 8003e28:	e006      	b.n	8003e38 <mfxstm32l152_GetInstance+0x30>
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 8003e2a:	7bfb      	ldrb	r3, [r7, #15]
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	73fb      	strb	r3, [r7, #15]
 8003e30:	7bfb      	ldrb	r3, [r7, #15]
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d9f0      	bls.n	8003e18 <mfxstm32l152_GetInstance+0x10>
    }
  }

  return 0xFF;
 8003e36:	23ff      	movs	r3, #255	; 0xff
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3714      	adds	r7, #20
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr
 8003e44:	20000b98 	.word	0x20000b98

08003e48 <mfxstm32l152_ReleaseInstance>:
  * @brief  Release registered device instance
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of released device instance, 0xFF if not.
  */
static uint8_t mfxstm32l152_ReleaseInstance(uint16_t DeviceAddr)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b085      	sub	sp, #20
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	4603      	mov	r3, r0
 8003e50:	80fb      	strh	r3, [r7, #6]
  uint8_t idx;

  /* Check for all the registered instances */
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 8003e52:	2300      	movs	r3, #0
 8003e54:	73fb      	strb	r3, [r7, #15]
 8003e56:	e00f      	b.n	8003e78 <mfxstm32l152_ReleaseInstance+0x30>
  {
    if(mfxstm32l152[idx] == DeviceAddr)
 8003e58:	7bfb      	ldrb	r3, [r7, #15]
 8003e5a:	4a0c      	ldr	r2, [pc, #48]	; (8003e8c <mfxstm32l152_ReleaseInstance+0x44>)
 8003e5c:	5cd3      	ldrb	r3, [r2, r3]
 8003e5e:	b29b      	uxth	r3, r3
 8003e60:	88fa      	ldrh	r2, [r7, #6]
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d105      	bne.n	8003e72 <mfxstm32l152_ReleaseInstance+0x2a>
    {
      mfxstm32l152[idx] = 0;
 8003e66:	7bfb      	ldrb	r3, [r7, #15]
 8003e68:	4a08      	ldr	r2, [pc, #32]	; (8003e8c <mfxstm32l152_ReleaseInstance+0x44>)
 8003e6a:	2100      	movs	r1, #0
 8003e6c:	54d1      	strb	r1, [r2, r3]
      return idx;
 8003e6e:	7bfb      	ldrb	r3, [r7, #15]
 8003e70:	e006      	b.n	8003e80 <mfxstm32l152_ReleaseInstance+0x38>
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 8003e72:	7bfb      	ldrb	r3, [r7, #15]
 8003e74:	3301      	adds	r3, #1
 8003e76:	73fb      	strb	r3, [r7, #15]
 8003e78:	7bfb      	ldrb	r3, [r7, #15]
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d9ec      	bls.n	8003e58 <mfxstm32l152_ReleaseInstance+0x10>
    }
  }
  return 0xFF;
 8003e7e:	23ff      	movs	r3, #255	; 0xff
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	3714      	adds	r7, #20
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr
 8003e8c:	20000b98 	.word	0x20000b98

08003e90 <mfxstm32l152_reg24_setPinValue>:
  * @param  PinPosition: Pin [0:23]
  * @param  PinValue: 0/1
  * @retval None
  */
void mfxstm32l152_reg24_setPinValue(uint16_t DeviceAddr, uint8_t RegisterAddr, uint32_t PinPosition, uint8_t PinValue )
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	603a      	str	r2, [r7, #0]
 8003e98:	461a      	mov	r2, r3
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	80fb      	strh	r3, [r7, #6]
 8003e9e:	460b      	mov	r3, r1
 8003ea0:	717b      	strb	r3, [r7, #5]
 8003ea2:	4613      	mov	r3, r2
 8003ea4:	713b      	strb	r3, [r7, #4]
  uint8_t tmp = 0;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	73fb      	strb	r3, [r7, #15]
  uint8_t pin_0_7, pin_8_15, pin_16_23;

  pin_0_7   = PinPosition & 0x0000ff;
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	73bb      	strb	r3, [r7, #14]
  pin_8_15  = PinPosition >> 8;
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	0a1b      	lsrs	r3, r3, #8
 8003eb2:	737b      	strb	r3, [r7, #13]
  pin_8_15   = pin_8_15 & 0x00ff;
  pin_16_23 = PinPosition >> 16;
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	0c1b      	lsrs	r3, r3, #16
 8003eb8:	733b      	strb	r3, [r7, #12]

  if (pin_0_7)
 8003eba:	7bbb      	ldrb	r3, [r7, #14]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d01e      	beq.n	8003efe <mfxstm32l152_reg24_setPinValue+0x6e>
  {
    /* Get the current register value */
    tmp = MFX_IO_Read(DeviceAddr, RegisterAddr);
 8003ec0:	797a      	ldrb	r2, [r7, #5]
 8003ec2:	88fb      	ldrh	r3, [r7, #6]
 8003ec4:	4611      	mov	r1, r2
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f001 f820 	bl	8004f0c <MFX_IO_Read>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	73fb      	strb	r3, [r7, #15]

    /* Set the selected pin direction */
    if (PinValue != 0)
 8003ed0:	793b      	ldrb	r3, [r7, #4]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d004      	beq.n	8003ee0 <mfxstm32l152_reg24_setPinValue+0x50>
    {
      tmp |= (uint8_t)pin_0_7;
 8003ed6:	7bfa      	ldrb	r2, [r7, #15]
 8003ed8:	7bbb      	ldrb	r3, [r7, #14]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	73fb      	strb	r3, [r7, #15]
 8003ede:	e008      	b.n	8003ef2 <mfxstm32l152_reg24_setPinValue+0x62>
    }
    else
    {
      tmp &= ~(uint8_t)pin_0_7;
 8003ee0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003ee4:	43db      	mvns	r3, r3
 8003ee6:	b25a      	sxtb	r2, r3
 8003ee8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003eec:	4013      	ands	r3, r2
 8003eee:	b25b      	sxtb	r3, r3
 8003ef0:	73fb      	strb	r3, [r7, #15]
    }

    /* Set the new register value */
    MFX_IO_Write(DeviceAddr, RegisterAddr, tmp);
 8003ef2:	7bfa      	ldrb	r2, [r7, #15]
 8003ef4:	7979      	ldrb	r1, [r7, #5]
 8003ef6:	88fb      	ldrh	r3, [r7, #6]
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f000 fff3 	bl	8004ee4 <MFX_IO_Write>
  }

  if (pin_8_15)
 8003efe:	7b7b      	ldrb	r3, [r7, #13]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d022      	beq.n	8003f4a <mfxstm32l152_reg24_setPinValue+0xba>
  {
    /* Get the current register value */
    tmp = MFX_IO_Read(DeviceAddr, RegisterAddr+1);
 8003f04:	797b      	ldrb	r3, [r7, #5]
 8003f06:	3301      	adds	r3, #1
 8003f08:	b2da      	uxtb	r2, r3
 8003f0a:	88fb      	ldrh	r3, [r7, #6]
 8003f0c:	4611      	mov	r1, r2
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f000 fffc 	bl	8004f0c <MFX_IO_Read>
 8003f14:	4603      	mov	r3, r0
 8003f16:	73fb      	strb	r3, [r7, #15]

    /* Set the selected pin direction */
    if (PinValue != 0)
 8003f18:	793b      	ldrb	r3, [r7, #4]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d004      	beq.n	8003f28 <mfxstm32l152_reg24_setPinValue+0x98>
    {
      tmp |= (uint8_t)pin_8_15;
 8003f1e:	7bfa      	ldrb	r2, [r7, #15]
 8003f20:	7b7b      	ldrb	r3, [r7, #13]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	73fb      	strb	r3, [r7, #15]
 8003f26:	e008      	b.n	8003f3a <mfxstm32l152_reg24_setPinValue+0xaa>
    }
    else
    {
      tmp &= ~(uint8_t)pin_8_15;
 8003f28:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8003f2c:	43db      	mvns	r3, r3
 8003f2e:	b25a      	sxtb	r2, r3
 8003f30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f34:	4013      	ands	r3, r2
 8003f36:	b25b      	sxtb	r3, r3
 8003f38:	73fb      	strb	r3, [r7, #15]
    }

    /* Set the new register value */
    MFX_IO_Write(DeviceAddr, RegisterAddr+1, tmp);
 8003f3a:	797b      	ldrb	r3, [r7, #5]
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	b2d9      	uxtb	r1, r3
 8003f40:	7bfa      	ldrb	r2, [r7, #15]
 8003f42:	88fb      	ldrh	r3, [r7, #6]
 8003f44:	4618      	mov	r0, r3
 8003f46:	f000 ffcd 	bl	8004ee4 <MFX_IO_Write>
  }

  if (pin_16_23)
 8003f4a:	7b3b      	ldrb	r3, [r7, #12]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d022      	beq.n	8003f96 <mfxstm32l152_reg24_setPinValue+0x106>
  {
    /* Get the current register value */
    tmp = MFX_IO_Read(DeviceAddr, RegisterAddr+2);
 8003f50:	797b      	ldrb	r3, [r7, #5]
 8003f52:	3302      	adds	r3, #2
 8003f54:	b2da      	uxtb	r2, r3
 8003f56:	88fb      	ldrh	r3, [r7, #6]
 8003f58:	4611      	mov	r1, r2
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f000 ffd6 	bl	8004f0c <MFX_IO_Read>
 8003f60:	4603      	mov	r3, r0
 8003f62:	73fb      	strb	r3, [r7, #15]

    /* Set the selected pin direction */
    if (PinValue != 0)
 8003f64:	793b      	ldrb	r3, [r7, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d004      	beq.n	8003f74 <mfxstm32l152_reg24_setPinValue+0xe4>
    {
      tmp |= (uint8_t)pin_16_23;
 8003f6a:	7bfa      	ldrb	r2, [r7, #15]
 8003f6c:	7b3b      	ldrb	r3, [r7, #12]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	73fb      	strb	r3, [r7, #15]
 8003f72:	e008      	b.n	8003f86 <mfxstm32l152_reg24_setPinValue+0xf6>
    }
    else
    {
      tmp &= ~(uint8_t)pin_16_23;
 8003f74:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8003f78:	43db      	mvns	r3, r3
 8003f7a:	b25a      	sxtb	r2, r3
 8003f7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f80:	4013      	ands	r3, r2
 8003f82:	b25b      	sxtb	r3, r3
 8003f84:	73fb      	strb	r3, [r7, #15]
    }

    /* Set the new register value */
    MFX_IO_Write(DeviceAddr, RegisterAddr+2, tmp);
 8003f86:	797b      	ldrb	r3, [r7, #5]
 8003f88:	3302      	adds	r3, #2
 8003f8a:	b2d9      	uxtb	r1, r3
 8003f8c:	7bfa      	ldrb	r2, [r7, #15]
 8003f8e:	88fb      	ldrh	r3, [r7, #6]
 8003f90:	4618      	mov	r0, r3
 8003f92:	f000 ffa7 	bl	8004ee4 <MFX_IO_Write>
  }
}
 8003f96:	bf00      	nop
 8003f98:	3710      	adds	r7, #16
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <ST7789H2_Init>:
  * @brief  Initialize the st7789h2 LCD Component.
  * @param  None
  * @retval None
  */
void ST7789H2_Init(void)
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b084      	sub	sp, #16
 8003fa2:	af00      	add	r7, sp, #0
  uint8_t   parameter[14];
  
  /* Initialize st7789h2 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8003fa4:	f001 f9d0 	bl	8005348 <LCD_IO_Init>
  /* Sleep In Command */ 
  ST7789H2_WriteReg(ST7789H2_SLEEP_IN, (uint8_t*)NULL, 0); 
 8003fa8:	2200      	movs	r2, #0
 8003faa:	2100      	movs	r1, #0
 8003fac:	2010      	movs	r0, #16
 8003fae:	f000 f9e4 	bl	800437a <ST7789H2_WriteReg>
  /* Wait for 10ms */
  LCD_IO_Delay(10);  
 8003fb2:	200a      	movs	r0, #10
 8003fb4:	f001 f9ef 	bl	8005396 <LCD_IO_Delay>
  
  /* SW Reset Command */
  ST7789H2_WriteReg(0x01, (uint8_t*)NULL, 0); 
 8003fb8:	2200      	movs	r2, #0
 8003fba:	2100      	movs	r1, #0
 8003fbc:	2001      	movs	r0, #1
 8003fbe:	f000 f9dc 	bl	800437a <ST7789H2_WriteReg>
  /* Wait for 200ms */
  LCD_IO_Delay(200);
 8003fc2:	20c8      	movs	r0, #200	; 0xc8
 8003fc4:	f001 f9e7 	bl	8005396 <LCD_IO_Delay>
  
  /* Sleep Out Command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_OUT, (uint8_t*)NULL, 0); 
 8003fc8:	2200      	movs	r2, #0
 8003fca:	2100      	movs	r1, #0
 8003fcc:	2011      	movs	r0, #17
 8003fce:	f000 f9d4 	bl	800437a <ST7789H2_WriteReg>
  /* Wait for 120ms */
  LCD_IO_Delay(120); 
 8003fd2:	2078      	movs	r0, #120	; 0x78
 8003fd4:	f001 f9df 	bl	8005396 <LCD_IO_Delay>

  /* Normal display for Driver Down side */
  parameter[0] = 0x00;     
 8003fd8:	2300      	movs	r3, #0
 8003fda:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_NORMAL_DISPLAY, parameter, 1);
 8003fdc:	463b      	mov	r3, r7
 8003fde:	2201      	movs	r2, #1
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	2036      	movs	r0, #54	; 0x36
 8003fe4:	f000 f9c9 	bl	800437a <ST7789H2_WriteReg>
 
  /* Color mode 16bits/pixel */
  parameter[0] = 0x05;     
 8003fe8:	2305      	movs	r3, #5
 8003fea:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_COLOR_MODE, parameter, 1);
 8003fec:	463b      	mov	r3, r7
 8003fee:	2201      	movs	r2, #1
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	203a      	movs	r0, #58	; 0x3a
 8003ff4:	f000 f9c1 	bl	800437a <ST7789H2_WriteReg>
  
  /* Display inversion On */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_INVERSION, (uint8_t*)NULL, 0);     
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	2100      	movs	r1, #0
 8003ffc:	2021      	movs	r0, #33	; 0x21
 8003ffe:	f000 f9bc 	bl	800437a <ST7789H2_WriteReg>
  
  /* Set Column address CASET */  
  parameter[0] = 0x00;
 8004002:	2300      	movs	r3, #0
 8004004:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x00;
 8004006:	2300      	movs	r3, #0
 8004008:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 800400a:	2300      	movs	r3, #0
 800400c:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0xEF;
 800400e:	23ef      	movs	r3, #239	; 0xef
 8004010:	70fb      	strb	r3, [r7, #3]
  ST7789H2_WriteReg(ST7789H2_CASET, parameter, 4);
 8004012:	463b      	mov	r3, r7
 8004014:	2204      	movs	r2, #4
 8004016:	4619      	mov	r1, r3
 8004018:	202a      	movs	r0, #42	; 0x2a
 800401a:	f000 f9ae 	bl	800437a <ST7789H2_WriteReg>
  /* Set Row address RASET */  
  parameter[0] = 0x00;
 800401e:	2300      	movs	r3, #0
 8004020:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x00;
 8004022:	2300      	movs	r3, #0
 8004024:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 8004026:	2300      	movs	r3, #0
 8004028:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0xEF;
 800402a:	23ef      	movs	r3, #239	; 0xef
 800402c:	70fb      	strb	r3, [r7, #3]
  ST7789H2_WriteReg(ST7789H2_RASET, parameter, 4);
 800402e:	463b      	mov	r3, r7
 8004030:	2204      	movs	r2, #4
 8004032:	4619      	mov	r1, r3
 8004034:	202b      	movs	r0, #43	; 0x2b
 8004036:	f000 f9a0 	bl	800437a <ST7789H2_WriteReg>

  /*--------------- ST7789H2 Frame rate setting -------------------------------*/
  /* PORCH control setting */      
  parameter[0] = 0x0C;
 800403a:	230c      	movs	r3, #12
 800403c:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x0C;
 800403e:	230c      	movs	r3, #12
 8004040:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 8004042:	2300      	movs	r3, #0
 8004044:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x33;
 8004046:	2333      	movs	r3, #51	; 0x33
 8004048:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x33; 
 800404a:	2333      	movs	r3, #51	; 0x33
 800404c:	713b      	strb	r3, [r7, #4]
  ST7789H2_WriteReg(ST7789H2_PORCH_CTRL, parameter, 5);
 800404e:	463b      	mov	r3, r7
 8004050:	2205      	movs	r2, #5
 8004052:	4619      	mov	r1, r3
 8004054:	20b2      	movs	r0, #178	; 0xb2
 8004056:	f000 f990 	bl	800437a <ST7789H2_WriteReg>
  
  /* GATE control setting */
  parameter[0] = 0x35; 
 800405a:	2335      	movs	r3, #53	; 0x35
 800405c:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_GATE_CTRL, parameter, 1);
 800405e:	463b      	mov	r3, r7
 8004060:	2201      	movs	r2, #1
 8004062:	4619      	mov	r1, r3
 8004064:	20b7      	movs	r0, #183	; 0xb7
 8004066:	f000 f988 	bl	800437a <ST7789H2_WriteReg>
  
  /*--------------- ST7789H2 Power setting ------------------------------------*/
  /* VCOM setting */ 
  parameter[0] = 0x1F; 
 800406a:	231f      	movs	r3, #31
 800406c:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_VCOM_SET, parameter, 1); 
 800406e:	463b      	mov	r3, r7
 8004070:	2201      	movs	r2, #1
 8004072:	4619      	mov	r1, r3
 8004074:	20bb      	movs	r0, #187	; 0xbb
 8004076:	f000 f980 	bl	800437a <ST7789H2_WriteReg>
  
  /* LCM Control setting */ 
  parameter[0] = 0x2C; 
 800407a:	232c      	movs	r3, #44	; 0x2c
 800407c:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_LCM_CTRL, parameter, 1);
 800407e:	463b      	mov	r3, r7
 8004080:	2201      	movs	r2, #1
 8004082:	4619      	mov	r1, r3
 8004084:	20c0      	movs	r0, #192	; 0xc0
 8004086:	f000 f978 	bl	800437a <ST7789H2_WriteReg>
  
  /* VDV and VRH Command Enable */ 
  parameter[0] = 0x01;
 800408a:	2301      	movs	r3, #1
 800408c:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0xC3;
 800408e:	23c3      	movs	r3, #195	; 0xc3
 8004090:	707b      	strb	r3, [r7, #1]
  ST7789H2_WriteReg(ST7789H2_VDV_VRH_EN, parameter, 2);
 8004092:	463b      	mov	r3, r7
 8004094:	2202      	movs	r2, #2
 8004096:	4619      	mov	r1, r3
 8004098:	20c2      	movs	r0, #194	; 0xc2
 800409a:	f000 f96e 	bl	800437a <ST7789H2_WriteReg>
  
  /* VDV Set */ 
  parameter[0] = 0x20; 
 800409e:	2320      	movs	r3, #32
 80040a0:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_VDV_SET, parameter, 1); 
 80040a2:	463b      	mov	r3, r7
 80040a4:	2201      	movs	r2, #1
 80040a6:	4619      	mov	r1, r3
 80040a8:	20c4      	movs	r0, #196	; 0xc4
 80040aa:	f000 f966 	bl	800437a <ST7789H2_WriteReg>
  
  /* Frame Rate Control in normal mode */ 
  parameter[0] = 0x0F; 
 80040ae:	230f      	movs	r3, #15
 80040b0:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_FR_CTRL, parameter, 1); 
 80040b2:	463b      	mov	r3, r7
 80040b4:	2201      	movs	r2, #1
 80040b6:	4619      	mov	r1, r3
 80040b8:	20c6      	movs	r0, #198	; 0xc6
 80040ba:	f000 f95e 	bl	800437a <ST7789H2_WriteReg>
  
  /* Power Control */     
  parameter[0] = 0xA4;
 80040be:	23a4      	movs	r3, #164	; 0xa4
 80040c0:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0xA1;
 80040c2:	23a1      	movs	r3, #161	; 0xa1
 80040c4:	707b      	strb	r3, [r7, #1]
  ST7789H2_WriteReg(ST7789H2_POWER_CTRL, parameter, 2); 
 80040c6:	463b      	mov	r3, r7
 80040c8:	2202      	movs	r2, #2
 80040ca:	4619      	mov	r1, r3
 80040cc:	20d0      	movs	r0, #208	; 0xd0
 80040ce:	f000 f954 	bl	800437a <ST7789H2_WriteReg>
  
  /*--------------- ST7789H2 Gamma setting ------------------------------------*/
  /* Positive Voltage Gamma Control */ 
  parameter[0] = 0xD0;
 80040d2:	23d0      	movs	r3, #208	; 0xd0
 80040d4:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x08;
 80040d6:	2308      	movs	r3, #8
 80040d8:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x11;
 80040da:	2311      	movs	r3, #17
 80040dc:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x08;
 80040de:	2308      	movs	r3, #8
 80040e0:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x0C;
 80040e2:	230c      	movs	r3, #12
 80040e4:	713b      	strb	r3, [r7, #4]
  parameter[5] = 0x15;
 80040e6:	2315      	movs	r3, #21
 80040e8:	717b      	strb	r3, [r7, #5]
  parameter[6] = 0x39;
 80040ea:	2339      	movs	r3, #57	; 0x39
 80040ec:	71bb      	strb	r3, [r7, #6]
  parameter[7] = 0x33;
 80040ee:	2333      	movs	r3, #51	; 0x33
 80040f0:	71fb      	strb	r3, [r7, #7]
  parameter[8] = 0x50;
 80040f2:	2350      	movs	r3, #80	; 0x50
 80040f4:	723b      	strb	r3, [r7, #8]
  parameter[9] = 0x36;
 80040f6:	2336      	movs	r3, #54	; 0x36
 80040f8:	727b      	strb	r3, [r7, #9]
  parameter[10] = 0x13;
 80040fa:	2313      	movs	r3, #19
 80040fc:	72bb      	strb	r3, [r7, #10]
  parameter[11] = 0x14;
 80040fe:	2314      	movs	r3, #20
 8004100:	72fb      	strb	r3, [r7, #11]
  parameter[12] = 0x29;
 8004102:	2329      	movs	r3, #41	; 0x29
 8004104:	733b      	strb	r3, [r7, #12]
  parameter[13] = 0x2D;
 8004106:	232d      	movs	r3, #45	; 0x2d
 8004108:	737b      	strb	r3, [r7, #13]
  ST7789H2_WriteReg(ST7789H2_PV_GAMMA_CTRL, parameter, 14); 
 800410a:	463b      	mov	r3, r7
 800410c:	220e      	movs	r2, #14
 800410e:	4619      	mov	r1, r3
 8004110:	20e0      	movs	r0, #224	; 0xe0
 8004112:	f000 f932 	bl	800437a <ST7789H2_WriteReg>
  
  /* Negative Voltage Gamma Control */     
  parameter[0] = 0xD0;
 8004116:	23d0      	movs	r3, #208	; 0xd0
 8004118:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x08;
 800411a:	2308      	movs	r3, #8
 800411c:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x10;
 800411e:	2310      	movs	r3, #16
 8004120:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x08;
 8004122:	2308      	movs	r3, #8
 8004124:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x06;
 8004126:	2306      	movs	r3, #6
 8004128:	713b      	strb	r3, [r7, #4]
  parameter[5] = 0x06;
 800412a:	2306      	movs	r3, #6
 800412c:	717b      	strb	r3, [r7, #5]
  parameter[6] = 0x39;
 800412e:	2339      	movs	r3, #57	; 0x39
 8004130:	71bb      	strb	r3, [r7, #6]
  parameter[7] = 0x44;
 8004132:	2344      	movs	r3, #68	; 0x44
 8004134:	71fb      	strb	r3, [r7, #7]
  parameter[8] = 0x51;
 8004136:	2351      	movs	r3, #81	; 0x51
 8004138:	723b      	strb	r3, [r7, #8]
  parameter[9] = 0x0B;
 800413a:	230b      	movs	r3, #11
 800413c:	727b      	strb	r3, [r7, #9]
  parameter[10] = 0x16;
 800413e:	2316      	movs	r3, #22
 8004140:	72bb      	strb	r3, [r7, #10]
  parameter[11] = 0x14;
 8004142:	2314      	movs	r3, #20
 8004144:	72fb      	strb	r3, [r7, #11]
  parameter[12] = 0x2F;
 8004146:	232f      	movs	r3, #47	; 0x2f
 8004148:	733b      	strb	r3, [r7, #12]
  parameter[13] = 0x31;
 800414a:	2331      	movs	r3, #49	; 0x31
 800414c:	737b      	strb	r3, [r7, #13]
  ST7789H2_WriteReg(ST7789H2_NV_GAMMA_CTRL, parameter, 14); 
 800414e:	463b      	mov	r3, r7
 8004150:	220e      	movs	r2, #14
 8004152:	4619      	mov	r1, r3
 8004154:	20e1      	movs	r0, #225	; 0xe1
 8004156:	f000 f910 	bl	800437a <ST7789H2_WriteReg>
  
  /* Display ON command */
  ST7789H2_DisplayOn();  
 800415a:	f000 f847 	bl	80041ec <ST7789H2_DisplayOn>
  
  /* Tearing Effect Line On: Option (00h:VSYNC Interface OFF, 01h:VSYNC Interface ON) */
  parameter[0] = 0x00;     
 800415e:	2300      	movs	r3, #0
 8004160:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_TEARING_EFFECT, parameter, 1);
 8004162:	463b      	mov	r3, r7
 8004164:	2201      	movs	r2, #1
 8004166:	4619      	mov	r1, r3
 8004168:	2035      	movs	r0, #53	; 0x35
 800416a:	f000 f906 	bl	800437a <ST7789H2_WriteReg>

}
 800416e:	bf00      	nop
 8004170:	3710      	adds	r7, #16
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}

08004176 <ST7789H2_SetOrientation>:
  * @param  orientation: ST7789H2_ORIENTATION_PORTRAIT, ST7789H2_ORIENTATION_LANDSCAPE
  *                      or ST7789H2_ORIENTATION_LANDSCAPE_ROT180  
  * @retval None
  */
void ST7789H2_SetOrientation(uint32_t orientation)
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b084      	sub	sp, #16
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
  uint8_t   parameter[6];

  if(orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2b01      	cmp	r3, #1
 8004182:	d102      	bne.n	800418a <ST7789H2_SetOrientation+0x14>
  {
    parameter[0] = 0x00;     
 8004184:	2300      	movs	r3, #0
 8004186:	723b      	strb	r3, [r7, #8]
 8004188:	e025      	b.n	80041d6 <ST7789H2_SetOrientation+0x60>
  }
  else if(orientation == ST7789H2_ORIENTATION_LANDSCAPE_ROT180)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2b02      	cmp	r3, #2
 800418e:	d120      	bne.n	80041d2 <ST7789H2_SetOrientation+0x5c>
  {
    /* Vertical Scrolling Definition */
    /* TFA describes the Top Fixed Area */
    parameter[0] = 0x00;
 8004190:	2300      	movs	r3, #0
 8004192:	723b      	strb	r3, [r7, #8]
    parameter[1] = 0x00;
 8004194:	2300      	movs	r3, #0
 8004196:	727b      	strb	r3, [r7, #9]
    /* VSA describes the height of the Vertical Scrolling Area */
    parameter[2] = 0x01;
 8004198:	2301      	movs	r3, #1
 800419a:	72bb      	strb	r3, [r7, #10]
    parameter[3] = 0xF0;
 800419c:	23f0      	movs	r3, #240	; 0xf0
 800419e:	72fb      	strb	r3, [r7, #11]
    /* BFA describes the Bottom Fixed Area */
    parameter[4] = 0x00;
 80041a0:	2300      	movs	r3, #0
 80041a2:	733b      	strb	r3, [r7, #12]
    parameter[5] = 0x00; 
 80041a4:	2300      	movs	r3, #0
 80041a6:	737b      	strb	r3, [r7, #13]
    ST7789H2_WriteReg(ST7789H2_VSCRDEF, parameter, 6);
 80041a8:	f107 0308 	add.w	r3, r7, #8
 80041ac:	2206      	movs	r2, #6
 80041ae:	4619      	mov	r1, r3
 80041b0:	2033      	movs	r0, #51	; 0x33
 80041b2:	f000 f8e2 	bl	800437a <ST7789H2_WriteReg>

    /* Vertical Scroll Start Address of RAM */
    /* GRAM row nbr (320) - Display row nbr (240) = 80 = 0x50 */
    parameter[0] = 0x00;
 80041b6:	2300      	movs	r3, #0
 80041b8:	723b      	strb	r3, [r7, #8]
    parameter[1] = 0x50;
 80041ba:	2350      	movs	r3, #80	; 0x50
 80041bc:	727b      	strb	r3, [r7, #9]
    ST7789H2_WriteReg(ST7789H2_VSCSAD, parameter, 2);
 80041be:	f107 0308 	add.w	r3, r7, #8
 80041c2:	2202      	movs	r2, #2
 80041c4:	4619      	mov	r1, r3
 80041c6:	2037      	movs	r0, #55	; 0x37
 80041c8:	f000 f8d7 	bl	800437a <ST7789H2_WriteReg>
    
    parameter[0] = 0xC0; 
 80041cc:	23c0      	movs	r3, #192	; 0xc0
 80041ce:	723b      	strb	r3, [r7, #8]
 80041d0:	e001      	b.n	80041d6 <ST7789H2_SetOrientation+0x60>
  }
  else
  {
    parameter[0] = 0x60;     
 80041d2:	2360      	movs	r3, #96	; 0x60
 80041d4:	723b      	strb	r3, [r7, #8]
  }
  ST7789H2_WriteReg(ST7789H2_NORMAL_DISPLAY, parameter, 1);
 80041d6:	f107 0308 	add.w	r3, r7, #8
 80041da:	2201      	movs	r2, #1
 80041dc:	4619      	mov	r1, r3
 80041de:	2036      	movs	r0, #54	; 0x36
 80041e0:	f000 f8cb 	bl	800437a <ST7789H2_WriteReg>
}
 80041e4:	bf00      	nop
 80041e6:	3710      	adds	r7, #16
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <ST7789H2_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ST7789H2_DisplayOn(void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	af00      	add	r7, sp, #0
  /* Display ON command */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_ON, (uint8_t*)NULL, 0);
 80041f0:	2200      	movs	r2, #0
 80041f2:	2100      	movs	r1, #0
 80041f4:	2029      	movs	r0, #41	; 0x29
 80041f6:	f000 f8c0 	bl	800437a <ST7789H2_WriteReg>

  /* Sleep Out command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_OUT, (uint8_t*)NULL, 0);
 80041fa:	2200      	movs	r2, #0
 80041fc:	2100      	movs	r1, #0
 80041fe:	2011      	movs	r0, #17
 8004200:	f000 f8bb 	bl	800437a <ST7789H2_WriteReg>
}
 8004204:	bf00      	nop
 8004206:	bd80      	pop	{r7, pc}

08004208 <ST7789H2_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ST7789H2_DisplayOff(void)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
  uint8_t   parameter[1];
  parameter[0] = 0xFE;
 800420e:	23fe      	movs	r3, #254	; 0xfe
 8004210:	713b      	strb	r3, [r7, #4]
  /* Display OFF command */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_OFF, parameter, 1);  
 8004212:	1d3b      	adds	r3, r7, #4
 8004214:	2201      	movs	r2, #1
 8004216:	4619      	mov	r1, r3
 8004218:	20bd      	movs	r0, #189	; 0xbd
 800421a:	f000 f8ae 	bl	800437a <ST7789H2_WriteReg>
  /* Sleep In Command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_IN, (uint8_t*)NULL, 0); 
 800421e:	2200      	movs	r2, #0
 8004220:	2100      	movs	r1, #0
 8004222:	2010      	movs	r0, #16
 8004224:	f000 f8a9 	bl	800437a <ST7789H2_WriteReg>
  /* Wait for 10ms */
  LCD_IO_Delay(10);  
 8004228:	200a      	movs	r0, #10
 800422a:	f001 f8b4 	bl	8005396 <LCD_IO_Delay>
}
 800422e:	bf00      	nop
 8004230:	3708      	adds	r7, #8
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}

08004236 <ST7789H2_GetLcdPixelWidth>:
  * @brief  Get the LCD pixel Width.
  * @param  None
  * @retval The Lcd Pixel Width
  */
uint16_t ST7789H2_GetLcdPixelWidth(void)
{
 8004236:	b480      	push	{r7}
 8004238:	af00      	add	r7, sp, #0
 return (uint16_t)ST7789H2_LCD_PIXEL_WIDTH;
 800423a:	23f0      	movs	r3, #240	; 0xf0
}
 800423c:	4618      	mov	r0, r3
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr

08004246 <ST7789H2_GetLcdPixelHeight>:
  * @brief  Get the LCD pixel Height.
  * @param  None
  * @retval The Lcd Pixel Height
  */
uint16_t ST7789H2_GetLcdPixelHeight(void)
{
 8004246:	b480      	push	{r7}
 8004248:	af00      	add	r7, sp, #0
 return (uint16_t)ST7789H2_LCD_PIXEL_HEIGHT;
 800424a:	23f0      	movs	r3, #240	; 0xf0
}
 800424c:	4618      	mov	r0, r3
 800424e:	46bd      	mov	sp, r7
 8004250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004254:	4770      	bx	lr

08004256 <ST7789H2_ReadID>:
  * @brief  Get the st7789h2 ID.
  * @param  None
  * @retval The st7789h2 ID 
  */
uint16_t ST7789H2_ReadID(void)
{
 8004256:	b580      	push	{r7, lr}
 8004258:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 800425a:	f001 f875 	bl	8005348 <LCD_IO_Init>
  
  return ST7789H2_ReadReg(ST7789H2_LCD_ID);
 800425e:	2004      	movs	r0, #4
 8004260:	f000 f8ae 	bl	80043c0 <ST7789H2_ReadReg>
 8004264:	4603      	mov	r3, r0
 8004266:	b29b      	uxth	r3, r3
}
 8004268:	4618      	mov	r0, r3
 800426a:	bd80      	pop	{r7, pc}

0800426c <ST7789H2_SetCursor>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval None
  */
void ST7789H2_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	4603      	mov	r3, r0
 8004274:	460a      	mov	r2, r1
 8004276:	80fb      	strh	r3, [r7, #6]
 8004278:	4613      	mov	r3, r2
 800427a:	80bb      	strh	r3, [r7, #4]
  uint8_t   parameter[4];
  /* CASET: Comumn Addrses Set */
  parameter[0] = 0x00;     
 800427c:	2300      	movs	r3, #0
 800427e:	733b      	strb	r3, [r7, #12]
  parameter[1] = 0x00 + Xpos;
 8004280:	88fb      	ldrh	r3, [r7, #6]
 8004282:	b2db      	uxtb	r3, r3
 8004284:	737b      	strb	r3, [r7, #13]
  parameter[2] = 0x00;
 8004286:	2300      	movs	r3, #0
 8004288:	73bb      	strb	r3, [r7, #14]
  parameter[3] = 0xEF + Xpos;
 800428a:	88fb      	ldrh	r3, [r7, #6]
 800428c:	b2db      	uxtb	r3, r3
 800428e:	3b11      	subs	r3, #17
 8004290:	b2db      	uxtb	r3, r3
 8004292:	73fb      	strb	r3, [r7, #15]
  ST7789H2_WriteReg(ST7789H2_CASET, parameter, 4);
 8004294:	f107 030c 	add.w	r3, r7, #12
 8004298:	2204      	movs	r2, #4
 800429a:	4619      	mov	r1, r3
 800429c:	202a      	movs	r0, #42	; 0x2a
 800429e:	f000 f86c 	bl	800437a <ST7789H2_WriteReg>
  /* RASET: Row Addrses Set */  
  parameter[0] = 0x00;
 80042a2:	2300      	movs	r3, #0
 80042a4:	733b      	strb	r3, [r7, #12]
  parameter[1] = 0x00 + Ypos;
 80042a6:	88bb      	ldrh	r3, [r7, #4]
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	737b      	strb	r3, [r7, #13]
  parameter[2] = 0x00;
 80042ac:	2300      	movs	r3, #0
 80042ae:	73bb      	strb	r3, [r7, #14]
  parameter[3] = 0xEF + Ypos;
 80042b0:	88bb      	ldrh	r3, [r7, #4]
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	3b11      	subs	r3, #17
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	73fb      	strb	r3, [r7, #15]
  ST7789H2_WriteReg(ST7789H2_RASET, parameter, 4);
 80042ba:	f107 030c 	add.w	r3, r7, #12
 80042be:	2204      	movs	r2, #4
 80042c0:	4619      	mov	r1, r3
 80042c2:	202b      	movs	r0, #43	; 0x2b
 80042c4:	f000 f859 	bl	800437a <ST7789H2_WriteReg>
}
 80042c8:	bf00      	nop
 80042ca:	3710      	adds	r7, #16
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <ST7789H2_WritePixel>:
  * @param  Ypos: specifies the Y position.
  * @param  RGBCode: the RGB pixel color in RGB565 format
  * @retval None
  */
void ST7789H2_WritePixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGBCode)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	4603      	mov	r3, r0
 80042d8:	80fb      	strh	r3, [r7, #6]
 80042da:	460b      	mov	r3, r1
 80042dc:	80bb      	strh	r3, [r7, #4]
 80042de:	4613      	mov	r3, r2
 80042e0:	807b      	strh	r3, [r7, #2]
  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 80042e2:	88ba      	ldrh	r2, [r7, #4]
 80042e4:	88fb      	ldrh	r3, [r7, #6]
 80042e6:	4611      	mov	r1, r2
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7ff ffbf 	bl	800426c <ST7789H2_SetCursor>

  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 80042ee:	2200      	movs	r2, #0
 80042f0:	2100      	movs	r1, #0
 80042f2:	202c      	movs	r0, #44	; 0x2c
 80042f4:	f000 f841 	bl	800437a <ST7789H2_WriteReg>

  /* Write RAM data */
  LCD_IO_WriteData(RGBCode);
 80042f8:	887b      	ldrh	r3, [r7, #2]
 80042fa:	4618      	mov	r0, r3
 80042fc:	f001 f82a 	bl	8005354 <LCD_IO_WriteData>
}
 8004300:	bf00      	nop
 8004302:	3708      	adds	r7, #8
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}

08004308 <ST7789H2_ReadPixel>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval The RGB pixel color in RGB565 format
  */
uint16_t ST7789H2_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b086      	sub	sp, #24
 800430c:	af00      	add	r7, sp, #0
 800430e:	4603      	mov	r3, r0
 8004310:	460a      	mov	r2, r1
 8004312:	80fb      	strh	r3, [r7, #6]
 8004314:	4613      	mov	r3, r2
 8004316:	80bb      	strh	r3, [r7, #4]
  ST7789H2_Rgb888 rgb888;
  uint8_t          r, g, b;
  uint16_t         rgb565;

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8004318:	88ba      	ldrh	r2, [r7, #4]
 800431a:	88fb      	ldrh	r3, [r7, #6]
 800431c:	4611      	mov	r1, r2
 800431e:	4618      	mov	r0, r3
 8004320:	f7ff ffa4 	bl	800426c <ST7789H2_SetCursor>
  
  /* Read RGB888 data from LCD RAM */
  rgb888 = ST7789H2_ReadPixel_rgb888(Xpos, Ypos);
 8004324:	88ba      	ldrh	r2, [r7, #4]
 8004326:	88fb      	ldrh	r3, [r7, #6]
 8004328:	4611      	mov	r1, r2
 800432a:	4618      	mov	r0, r3
 800432c:	f000 f9c0 	bl	80046b0 <ST7789H2_ReadPixel_rgb888>
 8004330:	4603      	mov	r3, r0
 8004332:	461a      	mov	r2, r3
 8004334:	733a      	strb	r2, [r7, #12]
 8004336:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800433a:	737a      	strb	r2, [r7, #13]
 800433c:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8004340:	73bb      	strb	r3, [r7, #14]
  
  /* Convert RGB888 to RGB565 */
  r = ((rgb888.red & 0xF8) >> 3);    /* Extract the red component 5 most significant bits */
 8004342:	7b3b      	ldrb	r3, [r7, #12]
 8004344:	08db      	lsrs	r3, r3, #3
 8004346:	75fb      	strb	r3, [r7, #23]
  g = ((rgb888.green & 0xFC) >> 2);  /* Extract the green component 6 most significant bits */
 8004348:	7b7b      	ldrb	r3, [r7, #13]
 800434a:	089b      	lsrs	r3, r3, #2
 800434c:	75bb      	strb	r3, [r7, #22]
  b = ((rgb888.blue & 0xF8) >> 3);   /* Extract the blue component 5 most significant bits */
 800434e:	7bbb      	ldrb	r3, [r7, #14]
 8004350:	08db      	lsrs	r3, r3, #3
 8004352:	757b      	strb	r3, [r7, #21]

  rgb565 = ((uint16_t)(r) << 11) + ((uint16_t)(g) << 5) + ((uint16_t)(b) << 0);
 8004354:	7dfb      	ldrb	r3, [r7, #23]
 8004356:	b29b      	uxth	r3, r3
 8004358:	02db      	lsls	r3, r3, #11
 800435a:	b29a      	uxth	r2, r3
 800435c:	7dbb      	ldrb	r3, [r7, #22]
 800435e:	b29b      	uxth	r3, r3
 8004360:	015b      	lsls	r3, r3, #5
 8004362:	b29b      	uxth	r3, r3
 8004364:	4413      	add	r3, r2
 8004366:	b29a      	uxth	r2, r3
 8004368:	7d7b      	ldrb	r3, [r7, #21]
 800436a:	b29b      	uxth	r3, r3
 800436c:	4413      	add	r3, r2
 800436e:	827b      	strh	r3, [r7, #18]
  
  return (rgb565);
 8004370:	8a7b      	ldrh	r3, [r7, #18]
}
 8004372:	4618      	mov	r0, r3
 8004374:	3718      	adds	r7, #24
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <ST7789H2_WriteReg>:
  * @param  Parameters: pointer on parameters value (if command uses one or several parameters).
  * @param  NbParameters: number of command parameters (0 if no parameter)
  * @retval None
  */
void ST7789H2_WriteReg(uint8_t Command, uint8_t *Parameters, uint8_t NbParameters)
{
 800437a:	b580      	push	{r7, lr}
 800437c:	b084      	sub	sp, #16
 800437e:	af00      	add	r7, sp, #0
 8004380:	4603      	mov	r3, r0
 8004382:	6039      	str	r1, [r7, #0]
 8004384:	71fb      	strb	r3, [r7, #7]
 8004386:	4613      	mov	r3, r2
 8004388:	71bb      	strb	r3, [r7, #6]
  uint8_t   i;

  /* Send command */
  LCD_IO_WriteReg(Command);
 800438a:	79fb      	ldrb	r3, [r7, #7]
 800438c:	4618      	mov	r0, r3
 800438e:	f000 ffee 	bl	800536e <LCD_IO_WriteReg>
  
  /* Send command's parameters if any */
  for (i=0; i<NbParameters; i++)
 8004392:	2300      	movs	r3, #0
 8004394:	73fb      	strb	r3, [r7, #15]
 8004396:	e00a      	b.n	80043ae <ST7789H2_WriteReg+0x34>
  {
    LCD_IO_WriteData(Parameters[i]);
 8004398:	7bfb      	ldrb	r3, [r7, #15]
 800439a:	683a      	ldr	r2, [r7, #0]
 800439c:	4413      	add	r3, r2
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	4618      	mov	r0, r3
 80043a4:	f000 ffd6 	bl	8005354 <LCD_IO_WriteData>
  for (i=0; i<NbParameters; i++)
 80043a8:	7bfb      	ldrb	r3, [r7, #15]
 80043aa:	3301      	adds	r3, #1
 80043ac:	73fb      	strb	r3, [r7, #15]
 80043ae:	7bfa      	ldrb	r2, [r7, #15]
 80043b0:	79bb      	ldrb	r3, [r7, #6]
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d3f0      	bcc.n	8004398 <ST7789H2_WriteReg+0x1e>
  }
}
 80043b6:	bf00      	nop
 80043b8:	bf00      	nop
 80043ba:	3710      	adds	r7, #16
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}

080043c0 <ST7789H2_ReadReg>:
  * @brief  Reads the selected LCD Register.
  * @param  Command: command value (or register address as named in st7789h2 doc).
  * @retval Register Value.
  */
uint8_t ST7789H2_ReadReg(uint8_t Command)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	4603      	mov	r3, r0
 80043c8:	71fb      	strb	r3, [r7, #7]
  /* Send command */
  LCD_IO_WriteReg(Command);
 80043ca:	79fb      	ldrb	r3, [r7, #7]
 80043cc:	4618      	mov	r0, r3
 80043ce:	f000 ffce 	bl	800536e <LCD_IO_WriteReg>

  /* Read dummy data */
  LCD_IO_ReadData();
 80043d2:	f000 ffd9 	bl	8005388 <LCD_IO_ReadData>
  
  /* Read register value */
  return (LCD_IO_ReadData());
 80043d6:	f000 ffd7 	bl	8005388 <LCD_IO_ReadData>
 80043da:	4603      	mov	r3, r0
 80043dc:	b2db      	uxtb	r3, r3
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3708      	adds	r7, #8
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
	...

080043e8 <ST7789H2_SetDisplayWindow>:
  * @param  Height: display window height.
  * @param  Width:  display window width.
  * @retval None
  */
void ST7789H2_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80043e8:	b490      	push	{r4, r7}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	4604      	mov	r4, r0
 80043f0:	4608      	mov	r0, r1
 80043f2:	4611      	mov	r1, r2
 80043f4:	461a      	mov	r2, r3
 80043f6:	4623      	mov	r3, r4
 80043f8:	80fb      	strh	r3, [r7, #6]
 80043fa:	4603      	mov	r3, r0
 80043fc:	80bb      	strh	r3, [r7, #4]
 80043fe:	460b      	mov	r3, r1
 8004400:	807b      	strh	r3, [r7, #2]
 8004402:	4613      	mov	r3, r2
 8004404:	803b      	strh	r3, [r7, #0]
  if (Xpos < ST7789H2_LCD_PIXEL_WIDTH)
 8004406:	88fb      	ldrh	r3, [r7, #6]
 8004408:	2bef      	cmp	r3, #239	; 0xef
 800440a:	d803      	bhi.n	8004414 <ST7789H2_SetDisplayWindow+0x2c>
  {
    WindowsXstart = Xpos;
 800440c:	4a1b      	ldr	r2, [pc, #108]	; (800447c <ST7789H2_SetDisplayWindow+0x94>)
 800440e:	88fb      	ldrh	r3, [r7, #6]
 8004410:	8013      	strh	r3, [r2, #0]
 8004412:	e002      	b.n	800441a <ST7789H2_SetDisplayWindow+0x32>
  }
  else
  {
    WindowsXstart = 0;
 8004414:	4b19      	ldr	r3, [pc, #100]	; (800447c <ST7789H2_SetDisplayWindow+0x94>)
 8004416:	2200      	movs	r2, #0
 8004418:	801a      	strh	r2, [r3, #0]
  }

  if (Ypos < ST7789H2_LCD_PIXEL_HEIGHT)
 800441a:	88bb      	ldrh	r3, [r7, #4]
 800441c:	2bef      	cmp	r3, #239	; 0xef
 800441e:	d803      	bhi.n	8004428 <ST7789H2_SetDisplayWindow+0x40>
  {
    WindowsYstart = Ypos;
 8004420:	4a17      	ldr	r2, [pc, #92]	; (8004480 <ST7789H2_SetDisplayWindow+0x98>)
 8004422:	88bb      	ldrh	r3, [r7, #4]
 8004424:	8013      	strh	r3, [r2, #0]
 8004426:	e002      	b.n	800442e <ST7789H2_SetDisplayWindow+0x46>
  }
  else
  {
    WindowsYstart = 0;
 8004428:	4b15      	ldr	r3, [pc, #84]	; (8004480 <ST7789H2_SetDisplayWindow+0x98>)
 800442a:	2200      	movs	r2, #0
 800442c:	801a      	strh	r2, [r3, #0]
  }

  if (Width  + Xpos <= ST7789H2_LCD_PIXEL_WIDTH)
 800442e:	887a      	ldrh	r2, [r7, #2]
 8004430:	88fb      	ldrh	r3, [r7, #6]
 8004432:	4413      	add	r3, r2
 8004434:	2bf0      	cmp	r3, #240	; 0xf0
 8004436:	dc08      	bgt.n	800444a <ST7789H2_SetDisplayWindow+0x62>
  {
    WindowsXend = Width  + Xpos - 1;
 8004438:	887a      	ldrh	r2, [r7, #2]
 800443a:	88fb      	ldrh	r3, [r7, #6]
 800443c:	4413      	add	r3, r2
 800443e:	b29b      	uxth	r3, r3
 8004440:	3b01      	subs	r3, #1
 8004442:	b29a      	uxth	r2, r3
 8004444:	4b0f      	ldr	r3, [pc, #60]	; (8004484 <ST7789H2_SetDisplayWindow+0x9c>)
 8004446:	801a      	strh	r2, [r3, #0]
 8004448:	e002      	b.n	8004450 <ST7789H2_SetDisplayWindow+0x68>
  }
  else
  {
    WindowsXend = ST7789H2_LCD_PIXEL_WIDTH - 1;
 800444a:	4b0e      	ldr	r3, [pc, #56]	; (8004484 <ST7789H2_SetDisplayWindow+0x9c>)
 800444c:	22ef      	movs	r2, #239	; 0xef
 800444e:	801a      	strh	r2, [r3, #0]
  }

  if (Height + Ypos <= ST7789H2_LCD_PIXEL_HEIGHT)
 8004450:	883a      	ldrh	r2, [r7, #0]
 8004452:	88bb      	ldrh	r3, [r7, #4]
 8004454:	4413      	add	r3, r2
 8004456:	2bf0      	cmp	r3, #240	; 0xf0
 8004458:	dc08      	bgt.n	800446c <ST7789H2_SetDisplayWindow+0x84>
  {
    WindowsYend = Height + Ypos - 1;
 800445a:	883a      	ldrh	r2, [r7, #0]
 800445c:	88bb      	ldrh	r3, [r7, #4]
 800445e:	4413      	add	r3, r2
 8004460:	b29b      	uxth	r3, r3
 8004462:	3b01      	subs	r3, #1
 8004464:	b29a      	uxth	r2, r3
 8004466:	4b08      	ldr	r3, [pc, #32]	; (8004488 <ST7789H2_SetDisplayWindow+0xa0>)
 8004468:	801a      	strh	r2, [r3, #0]
  }
  else
  {
    WindowsYend = ST7789H2_LCD_PIXEL_HEIGHT-1;
  }
}
 800446a:	e002      	b.n	8004472 <ST7789H2_SetDisplayWindow+0x8a>
    WindowsYend = ST7789H2_LCD_PIXEL_HEIGHT-1;
 800446c:	4b06      	ldr	r3, [pc, #24]	; (8004488 <ST7789H2_SetDisplayWindow+0xa0>)
 800446e:	22ef      	movs	r2, #239	; 0xef
 8004470:	801a      	strh	r2, [r3, #0]
}
 8004472:	bf00      	nop
 8004474:	3708      	adds	r7, #8
 8004476:	46bd      	mov	sp, r7
 8004478:	bc90      	pop	{r4, r7}
 800447a:	4770      	bx	lr
 800447c:	20000b9c 	.word	0x20000b9c
 8004480:	20000b9e 	.word	0x20000b9e
 8004484:	200001b4 	.word	0x200001b4
 8004488:	200001b6 	.word	0x200001b6

0800448c <ST7789H2_DrawHLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.  
  * @retval None
  */
void ST7789H2_DrawHLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 800448c:	b590      	push	{r4, r7, lr}
 800448e:	b085      	sub	sp, #20
 8004490:	af00      	add	r7, sp, #0
 8004492:	4604      	mov	r4, r0
 8004494:	4608      	mov	r0, r1
 8004496:	4611      	mov	r1, r2
 8004498:	461a      	mov	r2, r3
 800449a:	4623      	mov	r3, r4
 800449c:	80fb      	strh	r3, [r7, #6]
 800449e:	4603      	mov	r3, r0
 80044a0:	80bb      	strh	r3, [r7, #4]
 80044a2:	460b      	mov	r3, r1
 80044a4:	807b      	strh	r3, [r7, #2]
 80044a6:	4613      	mov	r3, r2
 80044a8:	803b      	strh	r3, [r7, #0]
  uint16_t counter;
  
  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos); 
 80044aa:	887a      	ldrh	r2, [r7, #2]
 80044ac:	88bb      	ldrh	r3, [r7, #4]
 80044ae:	4611      	mov	r1, r2
 80044b0:	4618      	mov	r0, r3
 80044b2:	f7ff fedb 	bl	800426c <ST7789H2_SetCursor>
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 80044b6:	2200      	movs	r2, #0
 80044b8:	2100      	movs	r1, #0
 80044ba:	202c      	movs	r0, #44	; 0x2c
 80044bc:	f7ff ff5d 	bl	800437a <ST7789H2_WriteReg>
  
  /* Sent a complete line */
  for(counter = 0; counter < Length; counter++)
 80044c0:	2300      	movs	r3, #0
 80044c2:	81fb      	strh	r3, [r7, #14]
 80044c4:	e006      	b.n	80044d4 <ST7789H2_DrawHLine+0x48>
  {
    LCD_IO_WriteData(RGBCode);
 80044c6:	88fb      	ldrh	r3, [r7, #6]
 80044c8:	4618      	mov	r0, r3
 80044ca:	f000 ff43 	bl	8005354 <LCD_IO_WriteData>
  for(counter = 0; counter < Length; counter++)
 80044ce:	89fb      	ldrh	r3, [r7, #14]
 80044d0:	3301      	adds	r3, #1
 80044d2:	81fb      	strh	r3, [r7, #14]
 80044d4:	89fa      	ldrh	r2, [r7, #14]
 80044d6:	883b      	ldrh	r3, [r7, #0]
 80044d8:	429a      	cmp	r2, r3
 80044da:	d3f4      	bcc.n	80044c6 <ST7789H2_DrawHLine+0x3a>
  }  
}
 80044dc:	bf00      	nop
 80044de:	bf00      	nop
 80044e0:	3714      	adds	r7, #20
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd90      	pop	{r4, r7, pc}

080044e6 <ST7789H2_DrawVLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.  
  * @retval None
  */
void ST7789H2_DrawVLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80044e6:	b590      	push	{r4, r7, lr}
 80044e8:	b085      	sub	sp, #20
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	4604      	mov	r4, r0
 80044ee:	4608      	mov	r0, r1
 80044f0:	4611      	mov	r1, r2
 80044f2:	461a      	mov	r2, r3
 80044f4:	4623      	mov	r3, r4
 80044f6:	80fb      	strh	r3, [r7, #6]
 80044f8:	4603      	mov	r3, r0
 80044fa:	80bb      	strh	r3, [r7, #4]
 80044fc:	460b      	mov	r3, r1
 80044fe:	807b      	strh	r3, [r7, #2]
 8004500:	4613      	mov	r3, r2
 8004502:	803b      	strh	r3, [r7, #0]
  uint16_t counter;

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8004504:	887a      	ldrh	r2, [r7, #2]
 8004506:	88bb      	ldrh	r3, [r7, #4]
 8004508:	4611      	mov	r1, r2
 800450a:	4618      	mov	r0, r3
 800450c:	f7ff feae 	bl	800426c <ST7789H2_SetCursor>
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8004510:	2200      	movs	r2, #0
 8004512:	2100      	movs	r1, #0
 8004514:	202c      	movs	r0, #44	; 0x2c
 8004516:	f7ff ff30 	bl	800437a <ST7789H2_WriteReg>

  /* Fill a complete vertical line */
  for(counter = 0; counter < Length; counter++)
 800451a:	2300      	movs	r3, #0
 800451c:	81fb      	strh	r3, [r7, #14]
 800451e:	e00b      	b.n	8004538 <ST7789H2_DrawVLine+0x52>
  {
    ST7789H2_WritePixel(Xpos, Ypos + counter, RGBCode);
 8004520:	887a      	ldrh	r2, [r7, #2]
 8004522:	89fb      	ldrh	r3, [r7, #14]
 8004524:	4413      	add	r3, r2
 8004526:	b299      	uxth	r1, r3
 8004528:	88fa      	ldrh	r2, [r7, #6]
 800452a:	88bb      	ldrh	r3, [r7, #4]
 800452c:	4618      	mov	r0, r3
 800452e:	f7ff fecf 	bl	80042d0 <ST7789H2_WritePixel>
  for(counter = 0; counter < Length; counter++)
 8004532:	89fb      	ldrh	r3, [r7, #14]
 8004534:	3301      	adds	r3, #1
 8004536:	81fb      	strh	r3, [r7, #14]
 8004538:	89fa      	ldrh	r2, [r7, #14]
 800453a:	883b      	ldrh	r3, [r7, #0]
 800453c:	429a      	cmp	r2, r3
 800453e:	d3ef      	bcc.n	8004520 <ST7789H2_DrawVLine+0x3a>
  }
}
 8004540:	bf00      	nop
 8004542:	bf00      	nop
 8004544:	3714      	adds	r7, #20
 8004546:	46bd      	mov	sp, r7
 8004548:	bd90      	pop	{r4, r7, pc}
	...

0800454c <ST7789H2_DrawBitmap>:
  * @param  Xpos: Bmp X position in the LCD
  * @param  Ypos: Bmp Y position in the LCD    
  * @retval None
  */
void ST7789H2_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pbmp)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b088      	sub	sp, #32
 8004550:	af00      	add	r7, sp, #0
 8004552:	4603      	mov	r3, r0
 8004554:	603a      	str	r2, [r7, #0]
 8004556:	80fb      	strh	r3, [r7, #6]
 8004558:	460b      	mov	r3, r1
 800455a:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, size = 0;
 800455c:	2300      	movs	r3, #0
 800455e:	617b      	str	r3, [r7, #20]
 8004560:	2300      	movs	r3, #0
 8004562:	613b      	str	r3, [r7, #16]
  uint32_t posY;
  uint32_t nb_line = 0;
 8004564:	2300      	movs	r3, #0
 8004566:	61bb      	str	r3, [r7, #24]
  uint16_t Xsize = WindowsXend - WindowsXstart + 1;
 8004568:	4b30      	ldr	r3, [pc, #192]	; (800462c <ST7789H2_DrawBitmap+0xe0>)
 800456a:	881a      	ldrh	r2, [r3, #0]
 800456c:	4b30      	ldr	r3, [pc, #192]	; (8004630 <ST7789H2_DrawBitmap+0xe4>)
 800456e:	881b      	ldrh	r3, [r3, #0]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	b29b      	uxth	r3, r3
 8004574:	3301      	adds	r3, #1
 8004576:	81fb      	strh	r3, [r7, #14]
  uint16_t Ysize = WindowsYend - WindowsYstart + 1;
 8004578:	4b2e      	ldr	r3, [pc, #184]	; (8004634 <ST7789H2_DrawBitmap+0xe8>)
 800457a:	881a      	ldrh	r2, [r3, #0]
 800457c:	4b2e      	ldr	r3, [pc, #184]	; (8004638 <ST7789H2_DrawBitmap+0xec>)
 800457e:	881b      	ldrh	r3, [r3, #0]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	b29b      	uxth	r3, r3
 8004584:	3301      	adds	r3, #1
 8004586:	81bb      	strh	r3, [r7, #12]

  /* Read bitmap size */
  size = *(volatile uint16_t *) (pbmp + 2);
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	3302      	adds	r3, #2
 800458c:	881b      	ldrh	r3, [r3, #0]
 800458e:	b29b      	uxth	r3, r3
 8004590:	613b      	str	r3, [r7, #16]
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	3304      	adds	r3, #4
 8004596:	881b      	ldrh	r3, [r3, #0]
 8004598:	b29b      	uxth	r3, r3
 800459a:	041b      	lsls	r3, r3, #16
 800459c:	461a      	mov	r2, r3
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	613b      	str	r3, [r7, #16]
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	330a      	adds	r3, #10
 80045a8:	881b      	ldrh	r3, [r3, #0]
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	617b      	str	r3, [r7, #20]
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	330c      	adds	r3, #12
 80045b2:	881b      	ldrh	r3, [r3, #0]
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	041b      	lsls	r3, r3, #16
 80045b8:	461a      	mov	r2, r3
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	4313      	orrs	r3, r2
 80045be:	617b      	str	r3, [r7, #20]
  size = (size - index)/2;
 80045c0:	693a      	ldr	r2, [r7, #16]
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	085b      	lsrs	r3, r3, #1
 80045c8:	613b      	str	r3, [r7, #16]
  pbmp += index;
 80045ca:	683a      	ldr	r2, [r7, #0]
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	4413      	add	r3, r2
 80045d0:	603b      	str	r3, [r7, #0]

  for (posY = (Ypos + Ysize); posY > Ypos; posY--)  /* In BMP files the line order is inverted */
 80045d2:	88ba      	ldrh	r2, [r7, #4]
 80045d4:	89bb      	ldrh	r3, [r7, #12]
 80045d6:	4413      	add	r3, r2
 80045d8:	61fb      	str	r3, [r7, #28]
 80045da:	e01d      	b.n	8004618 <ST7789H2_DrawBitmap+0xcc>
  {
    /* Set Cursor */
    ST7789H2_SetCursor(Xpos, posY - 1);
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	b29b      	uxth	r3, r3
 80045e0:	3b01      	subs	r3, #1
 80045e2:	b29a      	uxth	r2, r3
 80045e4:	88fb      	ldrh	r3, [r7, #6]
 80045e6:	4611      	mov	r1, r2
 80045e8:	4618      	mov	r0, r3
 80045ea:	f7ff fe3f 	bl	800426c <ST7789H2_SetCursor>

    /* Draw one line of the picture */
    ST7789H2_DrawRGBHLine(Xpos, posY - 1, Xsize, (pbmp + (nb_line * Xsize * 2)));
 80045ee:	69fb      	ldr	r3, [r7, #28]
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	3b01      	subs	r3, #1
 80045f4:	b299      	uxth	r1, r3
 80045f6:	89fb      	ldrh	r3, [r7, #14]
 80045f8:	69ba      	ldr	r2, [r7, #24]
 80045fa:	fb02 f303 	mul.w	r3, r2, r3
 80045fe:	005b      	lsls	r3, r3, #1
 8004600:	683a      	ldr	r2, [r7, #0]
 8004602:	4413      	add	r3, r2
 8004604:	89fa      	ldrh	r2, [r7, #14]
 8004606:	88f8      	ldrh	r0, [r7, #6]
 8004608:	f000 f89c 	bl	8004744 <ST7789H2_DrawRGBHLine>
    nb_line++;
 800460c:	69bb      	ldr	r3, [r7, #24]
 800460e:	3301      	adds	r3, #1
 8004610:	61bb      	str	r3, [r7, #24]
  for (posY = (Ypos + Ysize); posY > Ypos; posY--)  /* In BMP files the line order is inverted */
 8004612:	69fb      	ldr	r3, [r7, #28]
 8004614:	3b01      	subs	r3, #1
 8004616:	61fb      	str	r3, [r7, #28]
 8004618:	88bb      	ldrh	r3, [r7, #4]
 800461a:	69fa      	ldr	r2, [r7, #28]
 800461c:	429a      	cmp	r2, r3
 800461e:	d8dd      	bhi.n	80045dc <ST7789H2_DrawBitmap+0x90>
  }
}
 8004620:	bf00      	nop
 8004622:	bf00      	nop
 8004624:	3720      	adds	r7, #32
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	200001b4 	.word	0x200001b4
 8004630:	20000b9c 	.word	0x20000b9c
 8004634:	200001b6 	.word	0x200001b6
 8004638:	20000b9e 	.word	0x20000b9e

0800463c <ST7789H2_DrawRGBImage>:
  * @param  Xsize: Image X size in the LCD
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  */
void ST7789H2_DrawRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint8_t *pdata)
{
 800463c:	b590      	push	{r4, r7, lr}
 800463e:	b085      	sub	sp, #20
 8004640:	af00      	add	r7, sp, #0
 8004642:	4604      	mov	r4, r0
 8004644:	4608      	mov	r0, r1
 8004646:	4611      	mov	r1, r2
 8004648:	461a      	mov	r2, r3
 800464a:	4623      	mov	r3, r4
 800464c:	80fb      	strh	r3, [r7, #6]
 800464e:	4603      	mov	r3, r0
 8004650:	80bb      	strh	r3, [r7, #4]
 8004652:	460b      	mov	r3, r1
 8004654:	807b      	strh	r3, [r7, #2]
 8004656:	4613      	mov	r3, r2
 8004658:	803b      	strh	r3, [r7, #0]
  uint32_t posY;
  uint32_t nb_line = 0;
 800465a:	2300      	movs	r3, #0
 800465c:	60bb      	str	r3, [r7, #8]

  for (posY = Ypos; posY < (Ypos + Ysize); posY ++)
 800465e:	88bb      	ldrh	r3, [r7, #4]
 8004660:	60fb      	str	r3, [r7, #12]
 8004662:	e019      	b.n	8004698 <ST7789H2_DrawRGBImage+0x5c>
  {
    /* Set Cursor */
    ST7789H2_SetCursor(Xpos, posY);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	b29a      	uxth	r2, r3
 8004668:	88fb      	ldrh	r3, [r7, #6]
 800466a:	4611      	mov	r1, r2
 800466c:	4618      	mov	r0, r3
 800466e:	f7ff fdfd 	bl	800426c <ST7789H2_SetCursor>

    /* Draw one line of the picture */
    ST7789H2_DrawRGBHLine(Xpos, posY, Xsize, (pdata + (nb_line * Xsize * 2)));
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	b299      	uxth	r1, r3
 8004676:	887b      	ldrh	r3, [r7, #2]
 8004678:	68ba      	ldr	r2, [r7, #8]
 800467a:	fb02 f303 	mul.w	r3, r2, r3
 800467e:	005b      	lsls	r3, r3, #1
 8004680:	6a3a      	ldr	r2, [r7, #32]
 8004682:	4413      	add	r3, r2
 8004684:	887a      	ldrh	r2, [r7, #2]
 8004686:	88f8      	ldrh	r0, [r7, #6]
 8004688:	f000 f85c 	bl	8004744 <ST7789H2_DrawRGBHLine>
    nb_line++;
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	3301      	adds	r3, #1
 8004690:	60bb      	str	r3, [r7, #8]
  for (posY = Ypos; posY < (Ypos + Ysize); posY ++)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	3301      	adds	r3, #1
 8004696:	60fb      	str	r3, [r7, #12]
 8004698:	88ba      	ldrh	r2, [r7, #4]
 800469a:	883b      	ldrh	r3, [r7, #0]
 800469c:	4413      	add	r3, r2
 800469e:	461a      	mov	r2, r3
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d3de      	bcc.n	8004664 <ST7789H2_DrawRGBImage+0x28>
  }
}
 80046a6:	bf00      	nop
 80046a8:	bf00      	nop
 80046aa:	3714      	adds	r7, #20
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd90      	pop	{r4, r7, pc}

080046b0 <ST7789H2_ReadPixel_rgb888>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval Each RGB pixel color components in a structure
  */
static ST7789H2_Rgb888 ST7789H2_ReadPixel_rgb888(uint16_t Xpos, uint16_t Ypos)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b086      	sub	sp, #24
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	4603      	mov	r3, r0
 80046b8:	460a      	mov	r2, r1
 80046ba:	80fb      	strh	r3, [r7, #6]
 80046bc:	4613      	mov	r3, r2
 80046be:	80bb      	strh	r3, [r7, #4]
   * address 1 :    blue pixel 0    X  X  |     red pixel 1   X  X
   * address 2 :   green pixel 1    X  X  |    blue pixel 1   X  X
   */

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 80046c0:	88ba      	ldrh	r2, [r7, #4]
 80046c2:	88fb      	ldrh	r3, [r7, #6]
 80046c4:	4611      	mov	r1, r2
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7ff fdd0 	bl	800426c <ST7789H2_SetCursor>
  /* Prepare to read LCD RAM */
  ST7789H2_WriteReg(ST7789H2_READ_RAM, (uint8_t*)NULL, 0);   /* RAM read data command */
 80046cc:	2200      	movs	r2, #0
 80046ce:	2100      	movs	r1, #0
 80046d0:	202e      	movs	r0, #46	; 0x2e
 80046d2:	f7ff fe52 	bl	800437a <ST7789H2_WriteReg>
  /* Dummy read */
  LCD_IO_ReadData();
 80046d6:	f000 fe57 	bl	8005388 <LCD_IO_ReadData>
  /* Read first part of the RGB888 data */
  rgb888_part1 = LCD_IO_ReadData();
 80046da:	f000 fe55 	bl	8005388 <LCD_IO_ReadData>
 80046de:	4603      	mov	r3, r0
 80046e0:	82fb      	strh	r3, [r7, #22]
  /* Read first part of the RGB888 data */
  rgb888_part2 = LCD_IO_ReadData();
 80046e2:	f000 fe51 	bl	8005388 <LCD_IO_ReadData>
 80046e6:	4603      	mov	r3, r0
 80046e8:	82bb      	strh	r3, [r7, #20]

  /* red component */
  rgb888.red   = (rgb888_part1 & 0xFC00) >> 8;
 80046ea:	8afb      	ldrh	r3, [r7, #22]
 80046ec:	121b      	asrs	r3, r3, #8
 80046ee:	b2db      	uxtb	r3, r3
 80046f0:	f023 0303 	bic.w	r3, r3, #3
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	733b      	strb	r3, [r7, #12]
  /* green component */
  rgb888.green = (rgb888_part1 & 0x00FC) >> 0;
 80046f8:	8afb      	ldrh	r3, [r7, #22]
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	f023 0303 	bic.w	r3, r3, #3
 8004700:	b2db      	uxtb	r3, r3
 8004702:	737b      	strb	r3, [r7, #13]
  /* blue component */
  rgb888.blue  = (rgb888_part2 & 0xFC00) >> 8;
 8004704:	8abb      	ldrh	r3, [r7, #20]
 8004706:	121b      	asrs	r3, r3, #8
 8004708:	b2db      	uxtb	r3, r3
 800470a:	f023 0303 	bic.w	r3, r3, #3
 800470e:	b2db      	uxtb	r3, r3
 8004710:	73bb      	strb	r3, [r7, #14]

  return rgb888;
 8004712:	f107 0310 	add.w	r3, r7, #16
 8004716:	f107 020c 	add.w	r2, r7, #12
 800471a:	6812      	ldr	r2, [r2, #0]
 800471c:	4611      	mov	r1, r2
 800471e:	8019      	strh	r1, [r3, #0]
 8004720:	3302      	adds	r3, #2
 8004722:	0c12      	lsrs	r2, r2, #16
 8004724:	701a      	strb	r2, [r3, #0]
 8004726:	2300      	movs	r3, #0
 8004728:	7c3a      	ldrb	r2, [r7, #16]
 800472a:	f362 0307 	bfi	r3, r2, #0, #8
 800472e:	7c7a      	ldrb	r2, [r7, #17]
 8004730:	f362 230f 	bfi	r3, r2, #8, #8
 8004734:	7cba      	ldrb	r2, [r7, #18]
 8004736:	f362 4317 	bfi	r3, r2, #16, #8
}
 800473a:	4618      	mov	r0, r3
 800473c:	3718      	adds	r7, #24
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
	...

08004744 <ST7789H2_DrawRGBHLine>:
  * @param  Ypos: Image Y position in the LCD
  * @param  Xsize: Image X size in the LCD
  * @retval None
  */
static void ST7789H2_DrawRGBHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint8_t *pdata)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b088      	sub	sp, #32
 8004748:	af00      	add	r7, sp, #0
 800474a:	607b      	str	r3, [r7, #4]
 800474c:	4603      	mov	r3, r0
 800474e:	81fb      	strh	r3, [r7, #14]
 8004750:	460b      	mov	r3, r1
 8004752:	81bb      	strh	r3, [r7, #12]
 8004754:	4613      	mov	r3, r2
 8004756:	817b      	strh	r3, [r7, #10]
  uint32_t i = 0;
 8004758:	2300      	movs	r3, #0
 800475a:	61fb      	str	r3, [r7, #28]
  uint32_t posX;
  uint16_t *rgb565 = (uint16_t*)pdata;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	617b      	str	r3, [r7, #20]
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8004760:	2200      	movs	r2, #0
 8004762:	2100      	movs	r1, #0
 8004764:	202c      	movs	r0, #44	; 0x2c
 8004766:	f7ff fe08 	bl	800437a <ST7789H2_WriteReg>
  
  for (posX = Xpos; posX < (Xsize + Xpos); posX++)
 800476a:	89fb      	ldrh	r3, [r7, #14]
 800476c:	61bb      	str	r3, [r7, #24]
 800476e:	e029      	b.n	80047c4 <ST7789H2_DrawRGBHLine+0x80>
  {
    if ((posX >= WindowsXstart) && (Ypos >= WindowsYstart) &&     /* Check we are in the defined window */
 8004770:	4b1a      	ldr	r3, [pc, #104]	; (80047dc <ST7789H2_DrawRGBHLine+0x98>)
 8004772:	881b      	ldrh	r3, [r3, #0]
 8004774:	461a      	mov	r2, r3
 8004776:	69bb      	ldr	r3, [r7, #24]
 8004778:	4293      	cmp	r3, r2
 800477a:	d320      	bcc.n	80047be <ST7789H2_DrawRGBHLine+0x7a>
 800477c:	4b18      	ldr	r3, [pc, #96]	; (80047e0 <ST7789H2_DrawRGBHLine+0x9c>)
 800477e:	881b      	ldrh	r3, [r3, #0]
 8004780:	89ba      	ldrh	r2, [r7, #12]
 8004782:	429a      	cmp	r2, r3
 8004784:	d31b      	bcc.n	80047be <ST7789H2_DrawRGBHLine+0x7a>
        (posX <= WindowsXend) && (Ypos <= WindowsYend))
 8004786:	4b17      	ldr	r3, [pc, #92]	; (80047e4 <ST7789H2_DrawRGBHLine+0xa0>)
 8004788:	881b      	ldrh	r3, [r3, #0]
 800478a:	461a      	mov	r2, r3
    if ((posX >= WindowsXstart) && (Ypos >= WindowsYstart) &&     /* Check we are in the defined window */
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	4293      	cmp	r3, r2
 8004790:	d815      	bhi.n	80047be <ST7789H2_DrawRGBHLine+0x7a>
        (posX <= WindowsXend) && (Ypos <= WindowsYend))
 8004792:	4b15      	ldr	r3, [pc, #84]	; (80047e8 <ST7789H2_DrawRGBHLine+0xa4>)
 8004794:	881b      	ldrh	r3, [r3, #0]
 8004796:	89ba      	ldrh	r2, [r7, #12]
 8004798:	429a      	cmp	r2, r3
 800479a:	d810      	bhi.n	80047be <ST7789H2_DrawRGBHLine+0x7a>
    {
      if (posX != (Xsize + Xpos))     /* When writing last pixel when size is odd, the third part is not written */
 800479c:	897a      	ldrh	r2, [r7, #10]
 800479e:	89fb      	ldrh	r3, [r7, #14]
 80047a0:	441a      	add	r2, r3
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d007      	beq.n	80047b8 <ST7789H2_DrawRGBHLine+0x74>
      {
        LCD_IO_WriteData(rgb565[i]);        
 80047a8:	69fb      	ldr	r3, [r7, #28]
 80047aa:	005b      	lsls	r3, r3, #1
 80047ac:	697a      	ldr	r2, [r7, #20]
 80047ae:	4413      	add	r3, r2
 80047b0:	881b      	ldrh	r3, [r3, #0]
 80047b2:	4618      	mov	r0, r3
 80047b4:	f000 fdce 	bl	8005354 <LCD_IO_WriteData>
      }      
      i++;
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	3301      	adds	r3, #1
 80047bc:	61fb      	str	r3, [r7, #28]
  for (posX = Xpos; posX < (Xsize + Xpos); posX++)
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	3301      	adds	r3, #1
 80047c2:	61bb      	str	r3, [r7, #24]
 80047c4:	897a      	ldrh	r2, [r7, #10]
 80047c6:	89fb      	ldrh	r3, [r7, #14]
 80047c8:	4413      	add	r3, r2
 80047ca:	461a      	mov	r2, r3
 80047cc:	69bb      	ldr	r3, [r7, #24]
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d3ce      	bcc.n	8004770 <ST7789H2_DrawRGBHLine+0x2c>
    }
  }
}
 80047d2:	bf00      	nop
 80047d4:	bf00      	nop
 80047d6:	3720      	adds	r7, #32
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	20000b9c 	.word	0x20000b9c
 80047e0:	20000b9e 	.word	0x20000b9e
 80047e4:	200001b4 	.word	0x200001b4
 80047e8:	200001b6 	.word	0x200001b6

080047ec <BSP_ErrorHandler>:
/**
  * @}
  */

__weak void BSP_ErrorHandler(void)
{
 80047ec:	b480      	push	{r7}
 80047ee:	af00      	add	r7, sp, #0
  while (1);
 80047f0:	e7fe      	b.n	80047f0 <BSP_ErrorHandler+0x4>
	...

080047f4 <I2C2_Init>:
/**
  * @brief Discovery I2C2 Bus initialization
  * @retval None
  */
void I2C2_Init(void)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c2Handle) == HAL_I2C_STATE_RESET)
 80047f8:	4812      	ldr	r0, [pc, #72]	; (8004844 <I2C2_Init+0x50>)
 80047fa:	f004 fb5c 	bl	8008eb6 <HAL_I2C_GetState>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b00      	cmp	r3, #0
 8004802:	d11d      	bne.n	8004840 <I2C2_Init+0x4c>
  {
    I2c2Handle.Instance              = DISCOVERY_I2C2;
 8004804:	4b0f      	ldr	r3, [pc, #60]	; (8004844 <I2C2_Init+0x50>)
 8004806:	4a10      	ldr	r2, [pc, #64]	; (8004848 <I2C2_Init+0x54>)
 8004808:	601a      	str	r2, [r3, #0]
    I2c2Handle.Init.Timing           = DISCOVERY_I2C2_TIMING;
 800480a:	4b0e      	ldr	r3, [pc, #56]	; (8004844 <I2C2_Init+0x50>)
 800480c:	4a0f      	ldr	r2, [pc, #60]	; (800484c <I2C2_Init+0x58>)
 800480e:	605a      	str	r2, [r3, #4]
    I2c2Handle.Init.OwnAddress1      = 0x70;
 8004810:	4b0c      	ldr	r3, [pc, #48]	; (8004844 <I2C2_Init+0x50>)
 8004812:	2270      	movs	r2, #112	; 0x70
 8004814:	609a      	str	r2, [r3, #8]
    I2c2Handle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8004816:	4b0b      	ldr	r3, [pc, #44]	; (8004844 <I2C2_Init+0x50>)
 8004818:	2201      	movs	r2, #1
 800481a:	60da      	str	r2, [r3, #12]
    I2c2Handle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800481c:	4b09      	ldr	r3, [pc, #36]	; (8004844 <I2C2_Init+0x50>)
 800481e:	2200      	movs	r2, #0
 8004820:	611a      	str	r2, [r3, #16]
    I2c2Handle.Init.OwnAddress2      = 0xFF;
 8004822:	4b08      	ldr	r3, [pc, #32]	; (8004844 <I2C2_Init+0x50>)
 8004824:	22ff      	movs	r2, #255	; 0xff
 8004826:	615a      	str	r2, [r3, #20]
    I2c2Handle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8004828:	4b06      	ldr	r3, [pc, #24]	; (8004844 <I2C2_Init+0x50>)
 800482a:	2200      	movs	r2, #0
 800482c:	61da      	str	r2, [r3, #28]
    I2c2Handle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800482e:	4b05      	ldr	r3, [pc, #20]	; (8004844 <I2C2_Init+0x50>)
 8004830:	2200      	movs	r2, #0
 8004832:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2C2_MspInit(&I2c2Handle);
 8004834:	4803      	ldr	r0, [pc, #12]	; (8004844 <I2C2_Init+0x50>)
 8004836:	f000 f80b 	bl	8004850 <I2C2_MspInit>
    HAL_I2C_Init(&I2c2Handle);
 800483a:	4802      	ldr	r0, [pc, #8]	; (8004844 <I2C2_Init+0x50>)
 800483c:	f003 ff48 	bl	80086d0 <HAL_I2C_Init>
  }
}
 8004840:	bf00      	nop
 8004842:	bd80      	pop	{r7, pc}
 8004844:	20000ba4 	.word	0x20000ba4
 8004848:	40005800 	.word	0x40005800
 800484c:	40403e5d 	.word	0x40403e5d

08004850 <I2C2_MspInit>:
  * @brief Discovery I2C2 MSP Initialization
  * @param hi2c: I2C2 handle
  * @retval None
  */
static void I2C2_MspInit(I2C_HandleTypeDef *hi2c)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b0ae      	sub	sp, #184	; 0xb8
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStructure;
  RCC_PeriphCLKInitTypeDef  RCC_PeriphCLKInitStruct;

  if (hi2c->Instance == DISCOVERY_I2C2)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a37      	ldr	r2, [pc, #220]	; (800493c <I2C2_MspInit+0xec>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d168      	bne.n	8004934 <I2C2_MspInit+0xe4>
  {
    /*##-1- Configure the Discovery I2C2 clock source. The clock is derived from the SYSCLK #*/
    RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8004862:	2380      	movs	r3, #128	; 0x80
 8004864:	61bb      	str	r3, [r7, #24]
    RCC_PeriphCLKInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_SYSCLK;
 8004866:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800486a:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 800486c:	f107 0318 	add.w	r3, r7, #24
 8004870:	4618      	mov	r0, r3
 8004872:	f006 ffbf 	bl	800b7f4 <HAL_RCCEx_PeriphCLKConfig>

    /*##-2- Configure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C2_SDA_GPIO_CLK_ENABLE();
 8004876:	4b32      	ldr	r3, [pc, #200]	; (8004940 <I2C2_MspInit+0xf0>)
 8004878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800487a:	4a31      	ldr	r2, [pc, #196]	; (8004940 <I2C2_MspInit+0xf0>)
 800487c:	f043 0302 	orr.w	r3, r3, #2
 8004880:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004882:	4b2f      	ldr	r3, [pc, #188]	; (8004940 <I2C2_MspInit+0xf0>)
 8004884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004886:	f003 0302 	and.w	r3, r3, #2
 800488a:	617b      	str	r3, [r7, #20]
 800488c:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C2_SCL_GPIO_CLK_ENABLE();
 800488e:	4b2c      	ldr	r3, [pc, #176]	; (8004940 <I2C2_MspInit+0xf0>)
 8004890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004892:	4a2b      	ldr	r2, [pc, #172]	; (8004940 <I2C2_MspInit+0xf0>)
 8004894:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004898:	64d3      	str	r3, [r2, #76]	; 0x4c
 800489a:	4b29      	ldr	r3, [pc, #164]	; (8004940 <I2C2_MspInit+0xf0>)
 800489c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800489e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048a2:	613b      	str	r3, [r7, #16]
 80048a4:	693b      	ldr	r3, [r7, #16]

    /* Configure I2C Rx/Tx as alternate function  */
    GPIO_InitStructure.Pin       = DISCOVERY_I2C2_SCL_PIN;
 80048a6:	2310      	movs	r3, #16
 80048a8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStructure.Mode      = GPIO_MODE_AF_OD;
 80048ac:	2312      	movs	r3, #18
 80048ae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStructure.Pull      = /*GPIO_NOPULL*/ GPIO_PULLUP;
 80048b2:	2301      	movs	r3, #1
 80048b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStructure.Speed     = /*GPIO_SPEED_MEDIUM*/ GPIO_SPEED_FREQ_VERY_HIGH;
 80048b8:	2303      	movs	r3, #3
 80048ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStructure.Alternate = DISCOVERY_I2C2_SCL_SDA_AF;
 80048be:	2304      	movs	r3, #4
 80048c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(DISCOVERY_I2C2_SCL_GPIO_PORT, &GPIO_InitStructure);
 80048c4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80048c8:	4619      	mov	r1, r3
 80048ca:	481e      	ldr	r0, [pc, #120]	; (8004944 <I2C2_MspInit+0xf4>)
 80048cc:	f003 fc64 	bl	8008198 <HAL_GPIO_Init>
    GPIO_InitStructure.Pin       = DISCOVERY_I2C2_SDA_PIN;
 80048d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80048d4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(DISCOVERY_I2C2_SDA_GPIO_PORT, &GPIO_InitStructure);
 80048d8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80048dc:	4619      	mov	r1, r3
 80048de:	481a      	ldr	r0, [pc, #104]	; (8004948 <I2C2_MspInit+0xf8>)
 80048e0:	f003 fc5a 	bl	8008198 <HAL_GPIO_Init>

    /*##-3- Configure the Discovery I2C2 peripheral #############################*/
    /* Enable Discovery_I2C2 clock */
    DISCOVERY_I2C2_CLK_ENABLE();
 80048e4:	4b16      	ldr	r3, [pc, #88]	; (8004940 <I2C2_MspInit+0xf0>)
 80048e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048e8:	4a15      	ldr	r2, [pc, #84]	; (8004940 <I2C2_MspInit+0xf0>)
 80048ea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80048ee:	6593      	str	r3, [r2, #88]	; 0x58
 80048f0:	4b13      	ldr	r3, [pc, #76]	; (8004940 <I2C2_MspInit+0xf0>)
 80048f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048f8:	60fb      	str	r3, [r7, #12]
 80048fa:	68fb      	ldr	r3, [r7, #12]

    /* Force and release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C2_FORCE_RESET();
 80048fc:	4b10      	ldr	r3, [pc, #64]	; (8004940 <I2C2_MspInit+0xf0>)
 80048fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004900:	4a0f      	ldr	r2, [pc, #60]	; (8004940 <I2C2_MspInit+0xf0>)
 8004902:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004906:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C2_RELEASE_RESET();
 8004908:	4b0d      	ldr	r3, [pc, #52]	; (8004940 <I2C2_MspInit+0xf0>)
 800490a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800490c:	4a0c      	ldr	r2, [pc, #48]	; (8004940 <I2C2_MspInit+0xf0>)
 800490e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004912:	6393      	str	r3, [r2, #56]	; 0x38

    /* Enable and set Discovery I2C2 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C2_EV_IRQn, 0x00, 0);
 8004914:	2200      	movs	r2, #0
 8004916:	2100      	movs	r1, #0
 8004918:	2021      	movs	r0, #33	; 0x21
 800491a:	f003 f91c 	bl	8007b56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C2_EV_IRQn);
 800491e:	2021      	movs	r0, #33	; 0x21
 8004920:	f003 f935 	bl	8007b8e <HAL_NVIC_EnableIRQ>

    /* Enable and set Discovery I2C2 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C2_ER_IRQn, 0x00, 0);
 8004924:	2200      	movs	r2, #0
 8004926:	2100      	movs	r1, #0
 8004928:	2022      	movs	r0, #34	; 0x22
 800492a:	f003 f914 	bl	8007b56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C2_ER_IRQn);
 800492e:	2022      	movs	r0, #34	; 0x22
 8004930:	f003 f92d 	bl	8007b8e <HAL_NVIC_EnableIRQ>
  }
}
 8004934:	bf00      	nop
 8004936:	37b8      	adds	r7, #184	; 0xb8
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}
 800493c:	40005800 	.word	0x40005800
 8004940:	40021000 	.word	0x40021000
 8004944:	48001c00 	.word	0x48001c00
 8004948:	48000400 	.word	0x48000400

0800494c <I2C2_DeInit>:
/**
  * @brief Discovery I2C2 Bus Deinitialization
  * @retval None
  */
void I2C2_DeInit(void)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c2Handle) != HAL_I2C_STATE_RESET)
 8004950:	4806      	ldr	r0, [pc, #24]	; (800496c <I2C2_DeInit+0x20>)
 8004952:	f004 fab0 	bl	8008eb6 <HAL_I2C_GetState>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d005      	beq.n	8004968 <I2C2_DeInit+0x1c>
  {
    /* DeInit the I2C */
    HAL_I2C_DeInit(&I2c2Handle);
 800495c:	4803      	ldr	r0, [pc, #12]	; (800496c <I2C2_DeInit+0x20>)
 800495e:	f003 ff46 	bl	80087ee <HAL_I2C_DeInit>
    I2C2_MspDeInit(&I2c2Handle);
 8004962:	4802      	ldr	r0, [pc, #8]	; (800496c <I2C2_DeInit+0x20>)
 8004964:	f000 f804 	bl	8004970 <I2C2_MspDeInit>
  }
}
 8004968:	bf00      	nop
 800496a:	bd80      	pop	{r7, pc}
 800496c:	20000ba4 	.word	0x20000ba4

08004970 <I2C2_MspDeInit>:
  * @brief Discovery I2C2 MSP DeInitialization
  * @param hi2c: I2C2 handle
  * @retval None
  */
static void I2C2_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == DISCOVERY_I2C2)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a1f      	ldr	r2, [pc, #124]	; (80049fc <I2C2_MspDeInit+0x8c>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d138      	bne.n	80049f4 <I2C2_MspDeInit+0x84>
  {
    /*##-1- Unconfigure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C2_SDA_GPIO_CLK_ENABLE();
 8004982:	4b1f      	ldr	r3, [pc, #124]	; (8004a00 <I2C2_MspDeInit+0x90>)
 8004984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004986:	4a1e      	ldr	r2, [pc, #120]	; (8004a00 <I2C2_MspDeInit+0x90>)
 8004988:	f043 0302 	orr.w	r3, r3, #2
 800498c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800498e:	4b1c      	ldr	r3, [pc, #112]	; (8004a00 <I2C2_MspDeInit+0x90>)
 8004990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004992:	f003 0302 	and.w	r3, r3, #2
 8004996:	60fb      	str	r3, [r7, #12]
 8004998:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_I2C2_SCL_GPIO_CLK_ENABLE();
 800499a:	4b19      	ldr	r3, [pc, #100]	; (8004a00 <I2C2_MspDeInit+0x90>)
 800499c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800499e:	4a18      	ldr	r2, [pc, #96]	; (8004a00 <I2C2_MspDeInit+0x90>)
 80049a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80049a6:	4b16      	ldr	r3, [pc, #88]	; (8004a00 <I2C2_MspDeInit+0x90>)
 80049a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049ae:	60bb      	str	r3, [r7, #8]
 80049b0:	68bb      	ldr	r3, [r7, #8]

    /* Configure I2C Rx/Tx as alternate function  */
    HAL_GPIO_DeInit(DISCOVERY_I2C2_SCL_GPIO_PORT, DISCOVERY_I2C2_SCL_PIN);
 80049b2:	2110      	movs	r1, #16
 80049b4:	4813      	ldr	r0, [pc, #76]	; (8004a04 <I2C2_MspDeInit+0x94>)
 80049b6:	f003 fd81 	bl	80084bc <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(DISCOVERY_I2C2_SDA_GPIO_PORT,  DISCOVERY_I2C2_SDA_PIN);
 80049ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80049be:	4812      	ldr	r0, [pc, #72]	; (8004a08 <I2C2_MspDeInit+0x98>)
 80049c0:	f003 fd7c 	bl	80084bc <HAL_GPIO_DeInit>

    /*##-2- Unconfigure the Discovery I2C2 peripheral ############################*/
    /* Force and release I2C Peripheral */
    DISCOVERY_I2C2_FORCE_RESET();
 80049c4:	4b0e      	ldr	r3, [pc, #56]	; (8004a00 <I2C2_MspDeInit+0x90>)
 80049c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c8:	4a0d      	ldr	r2, [pc, #52]	; (8004a00 <I2C2_MspDeInit+0x90>)
 80049ca:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80049ce:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C2_RELEASE_RESET();
 80049d0:	4b0b      	ldr	r3, [pc, #44]	; (8004a00 <I2C2_MspDeInit+0x90>)
 80049d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d4:	4a0a      	ldr	r2, [pc, #40]	; (8004a00 <I2C2_MspDeInit+0x90>)
 80049d6:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80049da:	6393      	str	r3, [r2, #56]	; 0x38

    /* Disable Discovery I2C2 clock */
    DISCOVERY_I2C2_CLK_DISABLE();
 80049dc:	4b08      	ldr	r3, [pc, #32]	; (8004a00 <I2C2_MspDeInit+0x90>)
 80049de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049e0:	4a07      	ldr	r2, [pc, #28]	; (8004a00 <I2C2_MspDeInit+0x90>)
 80049e2:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80049e6:	6593      	str	r3, [r2, #88]	; 0x58

    /* Disable Discovery I2C2 interrupts */
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C2_EV_IRQn);
 80049e8:	2021      	movs	r0, #33	; 0x21
 80049ea:	f003 f8de 	bl	8007baa <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C2_ER_IRQn);
 80049ee:	2022      	movs	r0, #34	; 0x22
 80049f0:	f003 f8db 	bl	8007baa <HAL_NVIC_DisableIRQ>
  }
}
 80049f4:	bf00      	nop
 80049f6:	3710      	adds	r7, #16
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}
 80049fc:	40005800 	.word	0x40005800
 8004a00:	40021000 	.word	0x40021000
 8004a04:	48001c00 	.word	0x48001c00
 8004a08:	48000400 	.word	0x48000400

08004a0c <I2C2_WriteData>:
  * @param  RegSize: The target register size (can be 8BIT or 16BIT)
  * @param  Value: The target register value to be written
  * @retval None
  */
static void I2C2_WriteData(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t Value)
{
 8004a0c:	b590      	push	{r4, r7, lr}
 8004a0e:	b089      	sub	sp, #36	; 0x24
 8004a10:	af04      	add	r7, sp, #16
 8004a12:	4604      	mov	r4, r0
 8004a14:	4608      	mov	r0, r1
 8004a16:	4611      	mov	r1, r2
 8004a18:	461a      	mov	r2, r3
 8004a1a:	4623      	mov	r3, r4
 8004a1c:	80fb      	strh	r3, [r7, #6]
 8004a1e:	4603      	mov	r3, r0
 8004a20:	80bb      	strh	r3, [r7, #4]
 8004a22:	460b      	mov	r3, r1
 8004a24:	807b      	strh	r3, [r7, #2]
 8004a26:	4613      	mov	r3, r2
 8004a28:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status = HAL_OK;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsid i" : : : "memory");
 8004a2e:	b672      	cpsid	i
}
 8004a30:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_Mem_Write(&I2c2Handle, Addr, (uint16_t)Reg, RegSize, &Value, 1, I2c2Timeout);
 8004a32:	4b0d      	ldr	r3, [pc, #52]	; (8004a68 <I2C2_WriteData+0x5c>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	8878      	ldrh	r0, [r7, #2]
 8004a38:	88ba      	ldrh	r2, [r7, #4]
 8004a3a:	88f9      	ldrh	r1, [r7, #6]
 8004a3c:	9302      	str	r3, [sp, #8]
 8004a3e:	2301      	movs	r3, #1
 8004a40:	9301      	str	r3, [sp, #4]
 8004a42:	1c7b      	adds	r3, r7, #1
 8004a44:	9300      	str	r3, [sp, #0]
 8004a46:	4603      	mov	r3, r0
 8004a48:	4808      	ldr	r0, [pc, #32]	; (8004a6c <I2C2_WriteData+0x60>)
 8004a4a:	f003 feff 	bl	800884c <HAL_I2C_Mem_Write>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8004a52:	b662      	cpsie	i
}
 8004a54:	bf00      	nop

  __enable_irq();


  /* Check the communication status */
  if (status != HAL_OK)
 8004a56:	7bfb      	ldrb	r3, [r7, #15]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d001      	beq.n	8004a60 <I2C2_WriteData+0x54>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 8004a5c:	f000 f8be 	bl	8004bdc <I2C2_Error>
  }
}
 8004a60:	bf00      	nop
 8004a62:	3714      	adds	r7, #20
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd90      	pop	{r4, r7, pc}
 8004a68:	200001b8 	.word	0x200001b8
 8004a6c:	20000ba4 	.word	0x20000ba4

08004a70 <I2C2_WriteBuffer>:
  * @param  pBuffer: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval None
  */
static HAL_StatusTypeDef I2C2_WriteBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b08a      	sub	sp, #40	; 0x28
 8004a74:	af04      	add	r7, sp, #16
 8004a76:	607b      	str	r3, [r7, #4]
 8004a78:	4603      	mov	r3, r0
 8004a7a:	81fb      	strh	r3, [r7, #14]
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	81bb      	strh	r3, [r7, #12]
 8004a80:	4613      	mov	r3, r2
 8004a82:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8004a84:	2300      	movs	r3, #0
 8004a86:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("cpsid i" : : : "memory");
 8004a88:	b672      	cpsid	i
}
 8004a8a:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_Mem_Write(&I2c2Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c2Timeout);
 8004a8c:	4b0d      	ldr	r3, [pc, #52]	; (8004ac4 <I2C2_WriteBuffer+0x54>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	8978      	ldrh	r0, [r7, #10]
 8004a92:	89ba      	ldrh	r2, [r7, #12]
 8004a94:	89f9      	ldrh	r1, [r7, #14]
 8004a96:	9302      	str	r3, [sp, #8]
 8004a98:	8c3b      	ldrh	r3, [r7, #32]
 8004a9a:	9301      	str	r3, [sp, #4]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	9300      	str	r3, [sp, #0]
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	4809      	ldr	r0, [pc, #36]	; (8004ac8 <I2C2_WriteBuffer+0x58>)
 8004aa4:	f003 fed2 	bl	800884c <HAL_I2C_Mem_Write>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("cpsie i" : : : "memory");
 8004aac:	b662      	cpsie	i
}
 8004aae:	bf00      	nop

  __enable_irq();


  /* Check the communication status */
  if (status != HAL_OK)
 8004ab0:	7dfb      	ldrb	r3, [r7, #23]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d001      	beq.n	8004aba <I2C2_WriteBuffer+0x4a>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 8004ab6:	f000 f891 	bl	8004bdc <I2C2_Error>
  }

  return status;
 8004aba:	7dfb      	ldrb	r3, [r7, #23]
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3718      	adds	r7, #24
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	200001b8 	.word	0x200001b8
 8004ac8:	20000ba4 	.word	0x20000ba4

08004acc <I2C2_ReadData>:
  * @param  Reg: The target register address to read
  * @param  RegSize: The target register size (can be 8BIT or 16BIT)
  * @retval read register value
  */
static uint8_t I2C2_ReadData(uint16_t Addr, uint16_t Reg, uint16_t RegSize)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b088      	sub	sp, #32
 8004ad0:	af04      	add	r7, sp, #16
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	80fb      	strh	r3, [r7, #6]
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	80bb      	strh	r3, [r7, #4]
 8004ada:	4613      	mov	r3, r2
 8004adc:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0x0;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 8004ae6:	b672      	cpsid	i
}
 8004ae8:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_Mem_Read(&I2c2Handle, Addr, Reg, RegSize, &value, 1, I2c2Timeout);
 8004aea:	4b10      	ldr	r3, [pc, #64]	; (8004b2c <I2C2_ReadData+0x60>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	8878      	ldrh	r0, [r7, #2]
 8004af0:	88ba      	ldrh	r2, [r7, #4]
 8004af2:	88f9      	ldrh	r1, [r7, #6]
 8004af4:	9302      	str	r3, [sp, #8]
 8004af6:	2301      	movs	r3, #1
 8004af8:	9301      	str	r3, [sp, #4]
 8004afa:	f107 030e 	add.w	r3, r7, #14
 8004afe:	9300      	str	r3, [sp, #0]
 8004b00:	4603      	mov	r3, r0
 8004b02:	480b      	ldr	r0, [pc, #44]	; (8004b30 <I2C2_ReadData+0x64>)
 8004b04:	f003 ffb6 	bl	8008a74 <HAL_I2C_Mem_Read>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8004b0c:	b662      	cpsie	i
}
 8004b0e:	bf00      	nop

  __enable_irq();

  /* Check the communication status */
  if (status != HAL_OK)
 8004b10:	7bfb      	ldrb	r3, [r7, #15]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d004      	beq.n	8004b20 <I2C2_ReadData+0x54>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 8004b16:	f000 f861 	bl	8004bdc <I2C2_Error>
    HAL_Delay(200);
 8004b1a:	20c8      	movs	r0, #200	; 0xc8
 8004b1c:	f001 ff1c 	bl	8006958 <HAL_Delay>
  }

  return value;
 8004b20:	7bbb      	ldrb	r3, [r7, #14]
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3710      	adds	r7, #16
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	200001b8 	.word	0x200001b8
 8004b30:	20000ba4 	.word	0x20000ba4

08004b34 <I2C2_isDeviceReady>:

static uint8_t I2C2_isDeviceReady(uint16_t Addr, uint32_t trial)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	6039      	str	r1, [r7, #0]
 8004b3e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004b40:	2300      	movs	r3, #0
 8004b42:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0x0;
 8004b44:	2300      	movs	r3, #0
 8004b46:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 8004b48:	b672      	cpsid	i
}
 8004b4a:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_IsDeviceReady(&I2c2Handle, Addr, trial, 50);
 8004b4c:	88f9      	ldrh	r1, [r7, #6]
 8004b4e:	2332      	movs	r3, #50	; 0x32
 8004b50:	683a      	ldr	r2, [r7, #0]
 8004b52:	480a      	ldr	r0, [pc, #40]	; (8004b7c <I2C2_isDeviceReady+0x48>)
 8004b54:	f004 f8a8 	bl	8008ca8 <HAL_I2C_IsDeviceReady>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8004b5c:	b662      	cpsie	i
}
 8004b5e:	bf00      	nop

  __enable_irq();

  /* Check the communication status */
  if (status != HAL_OK)
 8004b60:	7bfb      	ldrb	r3, [r7, #15]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d004      	beq.n	8004b70 <I2C2_isDeviceReady+0x3c>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 8004b66:	f000 f839 	bl	8004bdc <I2C2_Error>
    HAL_Delay(200);
 8004b6a:	20c8      	movs	r0, #200	; 0xc8
 8004b6c:	f001 fef4 	bl	8006958 <HAL_Delay>
  }

  return value;
 8004b70:	7bbb      	ldrb	r3, [r7, #14]
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	20000ba4 	.word	0x20000ba4

08004b80 <I2C2_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static HAL_StatusTypeDef I2C2_ReadBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b08a      	sub	sp, #40	; 0x28
 8004b84:	af04      	add	r7, sp, #16
 8004b86:	607b      	str	r3, [r7, #4]
 8004b88:	4603      	mov	r3, r0
 8004b8a:	81fb      	strh	r3, [r7, #14]
 8004b8c:	460b      	mov	r3, r1
 8004b8e:	81bb      	strh	r3, [r7, #12]
 8004b90:	4613      	mov	r3, r2
 8004b92:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8004b94:	2300      	movs	r3, #0
 8004b96:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("cpsid i" : : : "memory");
 8004b98:	b672      	cpsid	i
}
 8004b9a:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_Mem_Read(&I2c2Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c2Timeout);
 8004b9c:	4b0d      	ldr	r3, [pc, #52]	; (8004bd4 <I2C2_ReadBuffer+0x54>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	8978      	ldrh	r0, [r7, #10]
 8004ba2:	89ba      	ldrh	r2, [r7, #12]
 8004ba4:	89f9      	ldrh	r1, [r7, #14]
 8004ba6:	9302      	str	r3, [sp, #8]
 8004ba8:	8c3b      	ldrh	r3, [r7, #32]
 8004baa:	9301      	str	r3, [sp, #4]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	9300      	str	r3, [sp, #0]
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	4809      	ldr	r0, [pc, #36]	; (8004bd8 <I2C2_ReadBuffer+0x58>)
 8004bb4:	f003 ff5e 	bl	8008a74 <HAL_I2C_Mem_Read>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("cpsie i" : : : "memory");
 8004bbc:	b662      	cpsie	i
}
 8004bbe:	bf00      	nop

  __enable_irq();

  /* Check the communication status */
  if (status != HAL_OK)
 8004bc0:	7dfb      	ldrb	r3, [r7, #23]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d001      	beq.n	8004bca <I2C2_ReadBuffer+0x4a>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 8004bc6:	f000 f809 	bl	8004bdc <I2C2_Error>
  }

  return status;
 8004bca:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3718      	adds	r7, #24
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	200001b8 	.word	0x200001b8
 8004bd8:	20000ba4 	.word	0x20000ba4

08004bdc <I2C2_Error>:
/**
  * @brief Discovery I2C2 error treatment function
  * @retval None
  */
static void I2C2_Error(void)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	af00      	add	r7, sp, #0
  BSP_ErrorHandler();
 8004be0:	f7ff fe04 	bl	80047ec <BSP_ErrorHandler>

  /* De-initialize the I2C communication BUS */
  HAL_I2C_DeInit(&I2c2Handle);
 8004be4:	4803      	ldr	r0, [pc, #12]	; (8004bf4 <I2C2_Error+0x18>)
 8004be6:	f003 fe02 	bl	80087ee <HAL_I2C_DeInit>

  /* Re- Initiaize the I2C communication BUS */
  I2C2_Init();
 8004bea:	f7ff fe03 	bl	80047f4 <I2C2_Init>
}
 8004bee:	bf00      	nop
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	20000ba4 	.word	0x20000ba4

08004bf8 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]

  if (HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f004 f958 	bl	8008eb6 <HAL_I2C_GetState>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d132      	bne.n	8004c72 <I2Cx_Init+0x7a>
  {
    if (i2c_handler == (I2C_HandleTypeDef *)(&hI2cTSHandler))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	4a1b      	ldr	r2, [pc, #108]	; (8004c7c <I2Cx_Init+0x84>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d103      	bne.n	8004c1c <I2Cx_Init+0x24>
    {
      /* TS (Capacitive Touch Panel) and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_TS_I2Cx;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4a1a      	ldr	r2, [pc, #104]	; (8004c80 <I2Cx_Init+0x88>)
 8004c18:	601a      	str	r2, [r3, #0]
 8004c1a:	e012      	b.n	8004c42 <I2Cx_Init+0x4a>

      /* Need to enable MFX, and in doing so, initialize I2C at the same time */
      /* MFX_IO_Init();*/

    }
    else if (i2c_handler == (I2C_HandleTypeDef *)(&hI2cAudioHandler))
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	4a19      	ldr	r2, [pc, #100]	; (8004c84 <I2Cx_Init+0x8c>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d103      	bne.n	8004c2c <I2Cx_Init+0x34>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	4a18      	ldr	r2, [pc, #96]	; (8004c88 <I2Cx_Init+0x90>)
 8004c28:	601a      	str	r2, [r3, #0]
 8004c2a:	e00a      	b.n	8004c42 <I2Cx_Init+0x4a>
    }
    else if (i2c_handler == (I2C_HandleTypeDef *)(&hI2cCameraHandler))
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	4a17      	ldr	r2, [pc, #92]	; (8004c8c <I2Cx_Init+0x94>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d103      	bne.n	8004c3c <I2Cx_Init+0x44>
    {
      i2c_handler->Instance = DISCOVERY_CAMERA_I2Cx;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	4a12      	ldr	r2, [pc, #72]	; (8004c80 <I2Cx_Init+0x88>)
 8004c38:	601a      	str	r2, [r3, #0]
 8004c3a:	e002      	b.n	8004c42 <I2Cx_Init+0x4a>
    }
    else
    {
      /* External, EEPROM and Arduino connector I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a10      	ldr	r2, [pc, #64]	; (8004c80 <I2Cx_Init+0x88>)
 8004c40:	601a      	str	r2, [r3, #0]
    }

    i2c_handler->Init.Timing           = DISCOVERY_I2C_TIMING;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4a12      	ldr	r2, [pc, #72]	; (8004c90 <I2Cx_Init+0x98>)
 8004c46:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0x70;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2270      	movs	r2, #112	; 0x70
 8004c4c:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2201      	movs	r2, #1
 8004c52:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0xFF;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	22ff      	movs	r2, #255	; 0xff
 8004c5e:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	621a      	str	r2, [r3, #32]


    /* Init the I2C */
    HAL_I2C_Init(i2c_handler);
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f003 fd2f 	bl	80086d0 <HAL_I2C_Init>

  }

}
 8004c72:	bf00      	nop
 8004c74:	3708      	adds	r7, #8
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}
 8004c7a:	bf00      	nop
 8004c7c:	20000bf8 	.word	0x20000bf8
 8004c80:	40005800 	.word	0x40005800
 8004c84:	20000c4c 	.word	0x20000c4c
 8004c88:	40005400 	.word	0x40005400
 8004c8c:	20000ca0 	.word	0x20000ca0
 8004c90:	90112626 	.word	0x90112626

08004c94 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b08a      	sub	sp, #40	; 0x28
 8004c98:	af04      	add	r7, sp, #16
 8004c9a:	60f8      	str	r0, [r7, #12]
 8004c9c:	4608      	mov	r0, r1
 8004c9e:	4611      	mov	r1, r2
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	72fb      	strb	r3, [r7, #11]
 8004ca6:	460b      	mov	r3, r1
 8004ca8:	813b      	strh	r3, [r7, #8]
 8004caa:	4613      	mov	r3, r2
 8004cac:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004cb2:	7afb      	ldrb	r3, [r7, #11]
 8004cb4:	b299      	uxth	r1, r3
 8004cb6:	88f8      	ldrh	r0, [r7, #6]
 8004cb8:	893a      	ldrh	r2, [r7, #8]
 8004cba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004cbe:	9302      	str	r3, [sp, #8]
 8004cc0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004cc2:	9301      	str	r3, [sp, #4]
 8004cc4:	6a3b      	ldr	r3, [r7, #32]
 8004cc6:	9300      	str	r3, [sp, #0]
 8004cc8:	4603      	mov	r3, r0
 8004cca:	68f8      	ldr	r0, [r7, #12]
 8004ccc:	f003 fed2 	bl	8008a74 <HAL_I2C_Mem_Read>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8004cd4:	7dfb      	ldrb	r3, [r7, #23]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d004      	beq.n	8004ce4 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8004cda:	7afb      	ldrb	r3, [r7, #11]
 8004cdc:	4619      	mov	r1, r3
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f000 f832 	bl	8004d48 <I2Cx_Error>
  }
  return status;
 8004ce4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3718      	adds	r7, #24
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}

08004cee <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8004cee:	b580      	push	{r7, lr}
 8004cf0:	b08a      	sub	sp, #40	; 0x28
 8004cf2:	af04      	add	r7, sp, #16
 8004cf4:	60f8      	str	r0, [r7, #12]
 8004cf6:	4608      	mov	r0, r1
 8004cf8:	4611      	mov	r1, r2
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	72fb      	strb	r3, [r7, #11]
 8004d00:	460b      	mov	r3, r1
 8004d02:	813b      	strh	r3, [r7, #8]
 8004d04:	4613      	mov	r3, r2
 8004d06:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004d0c:	7afb      	ldrb	r3, [r7, #11]
 8004d0e:	b299      	uxth	r1, r3
 8004d10:	88f8      	ldrh	r0, [r7, #6]
 8004d12:	893a      	ldrh	r2, [r7, #8]
 8004d14:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004d18:	9302      	str	r3, [sp, #8]
 8004d1a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004d1c:	9301      	str	r3, [sp, #4]
 8004d1e:	6a3b      	ldr	r3, [r7, #32]
 8004d20:	9300      	str	r3, [sp, #0]
 8004d22:	4603      	mov	r3, r0
 8004d24:	68f8      	ldr	r0, [r7, #12]
 8004d26:	f003 fd91 	bl	800884c <HAL_I2C_Mem_Write>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8004d2e:	7dfb      	ldrb	r3, [r7, #23]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d004      	beq.n	8004d3e <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initialize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8004d34:	7afb      	ldrb	r3, [r7, #11]
 8004d36:	4619      	mov	r1, r3
 8004d38:	68f8      	ldr	r0, [r7, #12]
 8004d3a:	f000 f805 	bl	8004d48 <I2Cx_Error>
  }
  return status;
 8004d3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3718      	adds	r7, #24
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}

08004d48 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b082      	sub	sp, #8
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	460b      	mov	r3, r1
 8004d52:	70fb      	strb	r3, [r7, #3]
  BSP_ErrorHandler();
 8004d54:	f7ff fd4a 	bl	80047ec <BSP_ErrorHandler>

  /* De-initialize the I2C communication bus */
  if (i2c_handler == (I2C_HandleTypeDef *)(&hI2cTSHandler))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a08      	ldr	r2, [pc, #32]	; (8004d7c <I2Cx_Error+0x34>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d102      	bne.n	8004d66 <I2Cx_Error+0x1e>
  {
    I2C2_DeInit();
 8004d60:	f7ff fdf4 	bl	800494c <I2C2_DeInit>
 8004d64:	e002      	b.n	8004d6c <I2Cx_Error+0x24>
  }
  else
  {
    HAL_I2C_DeInit(i2c_handler);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f003 fd41 	bl	80087ee <HAL_I2C_DeInit>
  }

  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f7ff ff43 	bl	8004bf8 <I2Cx_Init>
}
 8004d72:	bf00      	nop
 8004d74:	3708      	adds	r7, #8
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	20000bf8 	.word	0x20000bf8

08004d80 <MFX_IO_Init>:
/**
  * @brief  Initializes MFX low level.
  * @retval None
  */
void MFX_IO_Init(void)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	af00      	add	r7, sp, #0
  /* I2C2 init */
  I2C2_Init();
 8004d84:	f7ff fd36 	bl	80047f4 <I2C2_Init>

  /* Wait for device ready */
  if (I2C2_isDeviceReady(IO1_I2C_ADDRESS, 4) != HAL_OK)
 8004d88:	2104      	movs	r1, #4
 8004d8a:	2084      	movs	r0, #132	; 0x84
 8004d8c:	f7ff fed2 	bl	8004b34 <I2C2_isDeviceReady>
 8004d90:	4603      	mov	r3, r0
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d001      	beq.n	8004d9a <MFX_IO_Init+0x1a>
  {
    BSP_ErrorHandler();
 8004d96:	f7ff fd29 	bl	80047ec <BSP_ErrorHandler>
  }
}
 8004d9a:	bf00      	nop
 8004d9c:	bd80      	pop	{r7, pc}
	...

08004da0 <MFX_IO_DeInit>:
/**
  * @brief  Deinitializes MFX low level.
  * @retval None
  */
void MFX_IO_DeInit(void)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b088      	sub	sp, #32
 8004da4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable wakeup gpio clock */
  MFX_WAKEUP_GPIO_CLK_ENABLE();
 8004da6:	4b19      	ldr	r3, [pc, #100]	; (8004e0c <MFX_IO_DeInit+0x6c>)
 8004da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004daa:	4a18      	ldr	r2, [pc, #96]	; (8004e0c <MFX_IO_DeInit+0x6c>)
 8004dac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004db0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004db2:	4b16      	ldr	r3, [pc, #88]	; (8004e0c <MFX_IO_DeInit+0x6c>)
 8004db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004db6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dba:	60bb      	str	r3, [r7, #8]
 8004dbc:	68bb      	ldr	r3, [r7, #8]

  /* MFX wakeup pin configuration */
  GPIO_InitStruct.Pin   = MFX_WAKEUP_PIN;
 8004dbe:	2340      	movs	r3, #64	; 0x40
 8004dc0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_PULLDOWN;
 8004dca:	2302      	movs	r3, #2
 8004dcc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_PORT, &GPIO_InitStruct);
 8004dce:	f107 030c 	add.w	r3, r7, #12
 8004dd2:	4619      	mov	r1, r3
 8004dd4:	480e      	ldr	r0, [pc, #56]	; (8004e10 <MFX_IO_DeInit+0x70>)
 8004dd6:	f003 f9df 	bl	8008198 <HAL_GPIO_Init>

  /* DeInit interrupt pin : disable IRQ before to avoid spurious interrupt */
  HAL_NVIC_DisableIRQ((IRQn_Type)(MFX_INT_EXTI_IRQn));
 8004dda:	2017      	movs	r0, #23
 8004ddc:	f002 fee5 	bl	8007baa <HAL_NVIC_DisableIRQ>
  MFX_INT_GPIO_CLK_ENABLE();
 8004de0:	4b0a      	ldr	r3, [pc, #40]	; (8004e0c <MFX_IO_DeInit+0x6c>)
 8004de2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004de4:	4a09      	ldr	r2, [pc, #36]	; (8004e0c <MFX_IO_DeInit+0x6c>)
 8004de6:	f043 0304 	orr.w	r3, r3, #4
 8004dea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004dec:	4b07      	ldr	r3, [pc, #28]	; (8004e0c <MFX_IO_DeInit+0x6c>)
 8004dee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004df0:	f003 0304 	and.w	r3, r3, #4
 8004df4:	607b      	str	r3, [r7, #4]
 8004df6:	687b      	ldr	r3, [r7, #4]
  HAL_GPIO_DeInit(MFX_INT_GPIO_PORT, MFX_INT_PIN);
 8004df8:	2120      	movs	r1, #32
 8004dfa:	4806      	ldr	r0, [pc, #24]	; (8004e14 <MFX_IO_DeInit+0x74>)
 8004dfc:	f003 fb5e 	bl	80084bc <HAL_GPIO_DeInit>

  /* I2C2 Deinit */
  I2C2_DeInit();
 8004e00:	f7ff fda4 	bl	800494c <I2C2_DeInit>
}
 8004e04:	bf00      	nop
 8004e06:	3720      	adds	r7, #32
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}
 8004e0c:	40021000 	.word	0x40021000
 8004e10:	48001c00 	.word	0x48001c00
 8004e14:	48000800 	.word	0x48000800

08004e18 <MFX_IO_ITConfig>:
/**
  * @brief  Configures MFX low level interrupt.
  * @retval None
  */
void MFX_IO_ITConfig(void)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b086      	sub	sp, #24
 8004e1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable the GPIO clock */
  MFX_INT_GPIO_CLK_ENABLE();
 8004e1e:	4b13      	ldr	r3, [pc, #76]	; (8004e6c <MFX_IO_ITConfig+0x54>)
 8004e20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e22:	4a12      	ldr	r2, [pc, #72]	; (8004e6c <MFX_IO_ITConfig+0x54>)
 8004e24:	f043 0304 	orr.w	r3, r3, #4
 8004e28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e2a:	4b10      	ldr	r3, [pc, #64]	; (8004e6c <MFX_IO_ITConfig+0x54>)
 8004e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e2e:	f003 0304 	and.w	r3, r3, #4
 8004e32:	603b      	str	r3, [r7, #0]
 8004e34:	683b      	ldr	r3, [r7, #0]

  /* MFX_OUT_IRQ (normally used for EXTI_WKUP) */
  GPIO_InitStruct.Pin   = MFX_INT_PIN;
 8004e36:	2320      	movs	r3, #32
 8004e38:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_RISING;
 8004e42:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004e46:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(MFX_INT_GPIO_PORT, &GPIO_InitStruct);
 8004e48:	1d3b      	adds	r3, r7, #4
 8004e4a:	4619      	mov	r1, r3
 8004e4c:	4808      	ldr	r0, [pc, #32]	; (8004e70 <MFX_IO_ITConfig+0x58>)
 8004e4e:	f003 f9a3 	bl	8008198 <HAL_GPIO_Init>

  /* Enable and set GPIO EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(MFX_INT_EXTI_IRQn), 0x0F, 0x0F);
 8004e52:	220f      	movs	r2, #15
 8004e54:	210f      	movs	r1, #15
 8004e56:	2017      	movs	r0, #23
 8004e58:	f002 fe7d 	bl	8007b56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(MFX_INT_EXTI_IRQn));
 8004e5c:	2017      	movs	r0, #23
 8004e5e:	f002 fe96 	bl	8007b8e <HAL_NVIC_EnableIRQ>
}
 8004e62:	bf00      	nop
 8004e64:	3718      	adds	r7, #24
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	40021000 	.word	0x40021000
 8004e70:	48000800 	.word	0x48000800

08004e74 <MFX_IO_EnableWakeupPin>:
/**
  * @brief  Configures MFX wke up  pin.
  * @retval None
  */
void MFX_IO_EnableWakeupPin(void)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b086      	sub	sp, #24
 8004e78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable wakeup gpio clock */
  MFX_WAKEUP_GPIO_CLK_ENABLE();
 8004e7a:	4b0e      	ldr	r3, [pc, #56]	; (8004eb4 <MFX_IO_EnableWakeupPin+0x40>)
 8004e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e7e:	4a0d      	ldr	r2, [pc, #52]	; (8004eb4 <MFX_IO_EnableWakeupPin+0x40>)
 8004e80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e86:	4b0b      	ldr	r3, [pc, #44]	; (8004eb4 <MFX_IO_EnableWakeupPin+0x40>)
 8004e88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e8e:	603b      	str	r3, [r7, #0]
 8004e90:	683b      	ldr	r3, [r7, #0]

  /* MFX wakeup pin configuration */
  GPIO_InitStruct.Pin   = MFX_WAKEUP_PIN;
 8004e92:	2340      	movs	r3, #64	; 0x40
 8004e94:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8004e96:	2301      	movs	r3, #1
 8004e98:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004e9a:	2302      	movs	r3, #2
 8004e9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_PORT, &GPIO_InitStruct);
 8004ea2:	1d3b      	adds	r3, r7, #4
 8004ea4:	4619      	mov	r1, r3
 8004ea6:	4804      	ldr	r0, [pc, #16]	; (8004eb8 <MFX_IO_EnableWakeupPin+0x44>)
 8004ea8:	f003 f976 	bl	8008198 <HAL_GPIO_Init>
}
 8004eac:	bf00      	nop
 8004eae:	3718      	adds	r7, #24
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	40021000 	.word	0x40021000
 8004eb8:	48001c00 	.word	0x48001c00

08004ebc <MFX_IO_Wakeup>:
/**
  * @brief  Wakeup MFX.
  * @retval None
  */
void MFX_IO_Wakeup(void)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	af00      	add	r7, sp, #0
  /* Set Wakeup pin to high to wakeup Idd measurement component from standby mode */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_PORT, MFX_WAKEUP_PIN, GPIO_PIN_SET);
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	2140      	movs	r1, #64	; 0x40
 8004ec4:	4806      	ldr	r0, [pc, #24]	; (8004ee0 <MFX_IO_Wakeup+0x24>)
 8004ec6:	f003 fbeb 	bl	80086a0 <HAL_GPIO_WritePin>

  /* Wait */
  HAL_Delay(1);
 8004eca:	2001      	movs	r0, #1
 8004ecc:	f001 fd44 	bl	8006958 <HAL_Delay>

  /* Set gpio pin basck to low */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_PORT, MFX_WAKEUP_PIN, GPIO_PIN_RESET);
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	2140      	movs	r1, #64	; 0x40
 8004ed4:	4802      	ldr	r0, [pc, #8]	; (8004ee0 <MFX_IO_Wakeup+0x24>)
 8004ed6:	f003 fbe3 	bl	80086a0 <HAL_GPIO_WritePin>
}
 8004eda:	bf00      	nop
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	48001c00 	.word	0x48001c00

08004ee4 <MFX_IO_Write>:
  * @param  Reg: Register address
  * @param  Value: Data to be written
  * @retval None
  */
void MFX_IO_Write(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b082      	sub	sp, #8
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	4603      	mov	r3, r0
 8004eec:	80fb      	strh	r3, [r7, #6]
 8004eee:	460b      	mov	r3, r1
 8004ef0:	717b      	strb	r3, [r7, #5]
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	713b      	strb	r3, [r7, #4]
  I2C2_WriteData(Addr, Reg, I2C_MEMADD_SIZE_8BIT, Value);
 8004ef6:	797b      	ldrb	r3, [r7, #5]
 8004ef8:	b299      	uxth	r1, r3
 8004efa:	793b      	ldrb	r3, [r7, #4]
 8004efc:	88f8      	ldrh	r0, [r7, #6]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f7ff fd84 	bl	8004a0c <I2C2_WriteData>
}
 8004f04:	bf00      	nop
 8004f06:	3708      	adds	r7, #8
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <MFX_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Register address
  * @retval Read data
  */
uint8_t MFX_IO_Read(uint16_t Addr, uint8_t Reg)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	4603      	mov	r3, r0
 8004f14:	460a      	mov	r2, r1
 8004f16:	80fb      	strh	r3, [r7, #6]
 8004f18:	4613      	mov	r3, r2
 8004f1a:	717b      	strb	r3, [r7, #5]
  return I2C2_ReadData(Addr, Reg, I2C_MEMADD_SIZE_8BIT);
 8004f1c:	797b      	ldrb	r3, [r7, #5]
 8004f1e:	b299      	uxth	r1, r3
 8004f20:	88fb      	ldrh	r3, [r7, #6]
 8004f22:	2201      	movs	r2, #1
 8004f24:	4618      	mov	r0, r3
 8004f26:	f7ff fdd1 	bl	8004acc <I2C2_ReadData>
 8004f2a:	4603      	mov	r3, r0
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3708      	adds	r7, #8
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <MFX_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */
uint16_t MFX_IO_ReadMultiple(uint16_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b086      	sub	sp, #24
 8004f38:	af02      	add	r7, sp, #8
 8004f3a:	60ba      	str	r2, [r7, #8]
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	4603      	mov	r3, r0
 8004f40:	81fb      	strh	r3, [r7, #14]
 8004f42:	460b      	mov	r3, r1
 8004f44:	737b      	strb	r3, [r7, #13]
 8004f46:	4613      	mov	r3, r2
 8004f48:	80fb      	strh	r3, [r7, #6]
  return I2C2_ReadBuffer(Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8004f4a:	7b7b      	ldrb	r3, [r7, #13]
 8004f4c:	b299      	uxth	r1, r3
 8004f4e:	89f8      	ldrh	r0, [r7, #14]
 8004f50:	88fb      	ldrh	r3, [r7, #6]
 8004f52:	9300      	str	r3, [sp, #0]
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f7ff fe12 	bl	8004b80 <I2C2_ReadBuffer>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	b29b      	uxth	r3, r3
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3710      	adds	r7, #16
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <MFX_IO_Delay>:
  * @brief  MFX delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void MFX_IO_Delay(uint32_t Delay)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f001 fcf1 	bl	8006958 <HAL_Delay>
}
 8004f76:	bf00      	nop
 8004f78:	3708      	adds	r7, #8
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
	...

08004f80 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b088      	sub	sp, #32
 8004f84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  uint8_t Value;

  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8004f86:	4b28      	ldr	r3, [pc, #160]	; (8005028 <AUDIO_IO_Init+0xa8>)
 8004f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f8a:	4a27      	ldr	r2, [pc, #156]	; (8005028 <AUDIO_IO_Init+0xa8>)
 8004f8c:	f043 0304 	orr.w	r3, r3, #4
 8004f90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004f92:	4b25      	ldr	r3, [pc, #148]	; (8005028 <AUDIO_IO_Init+0xa8>)
 8004f94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f96:	f003 0304 	and.w	r3, r3, #4
 8004f9a:	607b      	str	r3, [r7, #4]
 8004f9c:	687b      	ldr	r3, [r7, #4]

  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin   = AUDIO_RESET_PIN;
 8004f9e:	2340      	movs	r3, #64	; 0x40
 8004fa0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004fa6:	2302      	movs	r3, #2
 8004fa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8004faa:	2300      	movs	r3, #0
 8004fac:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8004fae:	f107 0308 	add.w	r3, r7, #8
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	481d      	ldr	r0, [pc, #116]	; (800502c <AUDIO_IO_Init+0xac>)
 8004fb6:	f003 f8ef 	bl	8008198 <HAL_GPIO_Init>

  /* I2C bus init */
  I2C2_Init();
 8004fba:	f7ff fc1b 	bl	80047f4 <I2C2_Init>

  /* Power off the codec */
  CODEC_AUDIO_POWER_OFF();
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	2140      	movs	r1, #64	; 0x40
 8004fc2:	481a      	ldr	r0, [pc, #104]	; (800502c <AUDIO_IO_Init+0xac>)
 8004fc4:	f003 fb6c 	bl	80086a0 <HAL_GPIO_WritePin>

  /* wait until power supplies are stable */
  HAL_Delay(10);
 8004fc8:	200a      	movs	r0, #10
 8004fca:	f001 fcc5 	bl	8006958 <HAL_Delay>

  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 8004fce:	2201      	movs	r2, #1
 8004fd0:	2140      	movs	r1, #64	; 0x40
 8004fd2:	4816      	ldr	r0, [pc, #88]	; (800502c <AUDIO_IO_Init+0xac>)
 8004fd4:	f003 fb64 	bl	80086a0 <HAL_GPIO_WritePin>

  /* Set the device in standby mode */
  Value = AUDIO_IO_Read(AUDIO_I2C_ADDRESS, 0x02);
 8004fd8:	2102      	movs	r1, #2
 8004fda:	2094      	movs	r0, #148	; 0x94
 8004fdc:	f000 f89d 	bl	800511a <AUDIO_IO_Read>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	77fb      	strb	r3, [r7, #31]
  AUDIO_IO_Write(AUDIO_I2C_ADDRESS, 0x02, (Value | 0x01));
 8004fe4:	7ffb      	ldrb	r3, [r7, #31]
 8004fe6:	f043 0301 	orr.w	r3, r3, #1
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	461a      	mov	r2, r3
 8004fee:	2102      	movs	r1, #2
 8004ff0:	2094      	movs	r0, #148	; 0x94
 8004ff2:	f000 f87b 	bl	80050ec <AUDIO_IO_Write>

  /* Set all power down bits to 1 */
  AUDIO_IO_Write(AUDIO_I2C_ADDRESS, 0x02, 0x7F);
 8004ff6:	227f      	movs	r2, #127	; 0x7f
 8004ff8:	2102      	movs	r1, #2
 8004ffa:	2094      	movs	r0, #148	; 0x94
 8004ffc:	f000 f876 	bl	80050ec <AUDIO_IO_Write>
  Value = AUDIO_IO_Read(AUDIO_I2C_ADDRESS, 0x03);
 8005000:	2103      	movs	r1, #3
 8005002:	2094      	movs	r0, #148	; 0x94
 8005004:	f000 f889 	bl	800511a <AUDIO_IO_Read>
 8005008:	4603      	mov	r3, r0
 800500a:	77fb      	strb	r3, [r7, #31]
  AUDIO_IO_Write(AUDIO_I2C_ADDRESS, 0x03, (Value | 0x0E));
 800500c:	7ffb      	ldrb	r3, [r7, #31]
 800500e:	f043 030e 	orr.w	r3, r3, #14
 8005012:	b2db      	uxtb	r3, r3
 8005014:	461a      	mov	r2, r3
 8005016:	2103      	movs	r1, #3
 8005018:	2094      	movs	r0, #148	; 0x94
 800501a:	f000 f867 	bl	80050ec <AUDIO_IO_Write>
}
 800501e:	bf00      	nop
 8005020:	3720      	adds	r7, #32
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	40021000 	.word	0x40021000
 800502c:	48000800 	.word	0x48000800

08005030 <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
  uint8_t Value;

  /* Mute DAC and ADC */
  Value = AUDIO_IO_Read(AUDIO_I2C_ADDRESS, 0x08);
 8005036:	2108      	movs	r1, #8
 8005038:	2094      	movs	r0, #148	; 0x94
 800503a:	f000 f86e 	bl	800511a <AUDIO_IO_Read>
 800503e:	4603      	mov	r3, r0
 8005040:	71fb      	strb	r3, [r7, #7]
  AUDIO_IO_Write(AUDIO_I2C_ADDRESS, 0x08, (Value | 0x03));
 8005042:	79fb      	ldrb	r3, [r7, #7]
 8005044:	f043 0303 	orr.w	r3, r3, #3
 8005048:	b2db      	uxtb	r3, r3
 800504a:	461a      	mov	r2, r3
 800504c:	2108      	movs	r1, #8
 800504e:	2094      	movs	r0, #148	; 0x94
 8005050:	f000 f84c 	bl	80050ec <AUDIO_IO_Write>
  Value = AUDIO_IO_Read(AUDIO_I2C_ADDRESS, 0x07);
 8005054:	2107      	movs	r1, #7
 8005056:	2094      	movs	r0, #148	; 0x94
 8005058:	f000 f85f 	bl	800511a <AUDIO_IO_Read>
 800505c:	4603      	mov	r3, r0
 800505e:	71fb      	strb	r3, [r7, #7]
  AUDIO_IO_Write(AUDIO_I2C_ADDRESS, 0x07, (Value | 0x03));
 8005060:	79fb      	ldrb	r3, [r7, #7]
 8005062:	f043 0303 	orr.w	r3, r3, #3
 8005066:	b2db      	uxtb	r3, r3
 8005068:	461a      	mov	r2, r3
 800506a:	2107      	movs	r1, #7
 800506c:	2094      	movs	r0, #148	; 0x94
 800506e:	f000 f83d 	bl	80050ec <AUDIO_IO_Write>

  /* Disable soft ramp and zero cross */
  Value = AUDIO_IO_Read(AUDIO_I2C_ADDRESS, 0x06);
 8005072:	2106      	movs	r1, #6
 8005074:	2094      	movs	r0, #148	; 0x94
 8005076:	f000 f850 	bl	800511a <AUDIO_IO_Read>
 800507a:	4603      	mov	r3, r0
 800507c:	71fb      	strb	r3, [r7, #7]
  AUDIO_IO_Write(AUDIO_I2C_ADDRESS, 0x06, (Value & 0xF0));
 800507e:	79fb      	ldrb	r3, [r7, #7]
 8005080:	f023 030f 	bic.w	r3, r3, #15
 8005084:	b2db      	uxtb	r3, r3
 8005086:	461a      	mov	r2, r3
 8005088:	2106      	movs	r1, #6
 800508a:	2094      	movs	r0, #148	; 0x94
 800508c:	f000 f82e 	bl	80050ec <AUDIO_IO_Write>

  /* Set PDN to 1 */
  Value = AUDIO_IO_Read(AUDIO_I2C_ADDRESS, 0x02);
 8005090:	2102      	movs	r1, #2
 8005092:	2094      	movs	r0, #148	; 0x94
 8005094:	f000 f841 	bl	800511a <AUDIO_IO_Read>
 8005098:	4603      	mov	r3, r0
 800509a:	71fb      	strb	r3, [r7, #7]
  AUDIO_IO_Write(AUDIO_I2C_ADDRESS, 0x02, (Value | 0x01));
 800509c:	79fb      	ldrb	r3, [r7, #7]
 800509e:	f043 0301 	orr.w	r3, r3, #1
 80050a2:	b2db      	uxtb	r3, r3
 80050a4:	461a      	mov	r2, r3
 80050a6:	2102      	movs	r1, #2
 80050a8:	2094      	movs	r0, #148	; 0x94
 80050aa:	f000 f81f 	bl	80050ec <AUDIO_IO_Write>

  /* Set all power down bits to 1 */
  AUDIO_IO_Write(AUDIO_I2C_ADDRESS, 0x02, 0x7F);
 80050ae:	227f      	movs	r2, #127	; 0x7f
 80050b0:	2102      	movs	r1, #2
 80050b2:	2094      	movs	r0, #148	; 0x94
 80050b4:	f000 f81a 	bl	80050ec <AUDIO_IO_Write>
  Value = AUDIO_IO_Read(AUDIO_I2C_ADDRESS, 0x03);
 80050b8:	2103      	movs	r1, #3
 80050ba:	2094      	movs	r0, #148	; 0x94
 80050bc:	f000 f82d 	bl	800511a <AUDIO_IO_Read>
 80050c0:	4603      	mov	r3, r0
 80050c2:	71fb      	strb	r3, [r7, #7]
  AUDIO_IO_Write(AUDIO_I2C_ADDRESS, 0x03, (Value | 0x0E));
 80050c4:	79fb      	ldrb	r3, [r7, #7]
 80050c6:	f043 030e 	orr.w	r3, r3, #14
 80050ca:	b2db      	uxtb	r3, r3
 80050cc:	461a      	mov	r2, r3
 80050ce:	2103      	movs	r1, #3
 80050d0:	2094      	movs	r0, #148	; 0x94
 80050d2:	f000 f80b 	bl	80050ec <AUDIO_IO_Write>

  /* Power off the codec */
  CODEC_AUDIO_POWER_OFF();
 80050d6:	2200      	movs	r2, #0
 80050d8:	2140      	movs	r1, #64	; 0x40
 80050da:	4803      	ldr	r0, [pc, #12]	; (80050e8 <AUDIO_IO_DeInit+0xb8>)
 80050dc:	f003 fae0 	bl	80086a0 <HAL_GPIO_WritePin>

}
 80050e0:	bf00      	nop
 80050e2:	3708      	adds	r7, #8
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}
 80050e8:	48000800 	.word	0x48000800

080050ec <AUDIO_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af02      	add	r7, sp, #8
 80050f2:	4603      	mov	r3, r0
 80050f4:	71fb      	strb	r3, [r7, #7]
 80050f6:	460b      	mov	r3, r1
 80050f8:	71bb      	strb	r3, [r7, #6]
 80050fa:	4613      	mov	r3, r2
 80050fc:	717b      	strb	r3, [r7, #5]
  I2C2_WriteBuffer(Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1);
 80050fe:	79fb      	ldrb	r3, [r7, #7]
 8005100:	b298      	uxth	r0, r3
 8005102:	79bb      	ldrb	r3, [r7, #6]
 8005104:	b299      	uxth	r1, r3
 8005106:	1d7b      	adds	r3, r7, #5
 8005108:	2201      	movs	r2, #1
 800510a:	9200      	str	r2, [sp, #0]
 800510c:	2201      	movs	r2, #1
 800510e:	f7ff fcaf 	bl	8004a70 <I2C2_WriteBuffer>
}
 8005112:	bf00      	nop
 8005114:	3708      	adds	r7, #8
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}

0800511a <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800511a:	b580      	push	{r7, lr}
 800511c:	b086      	sub	sp, #24
 800511e:	af02      	add	r7, sp, #8
 8005120:	4603      	mov	r3, r0
 8005122:	460a      	mov	r2, r1
 8005124:	71fb      	strb	r3, [r7, #7]
 8005126:	4613      	mov	r3, r2
 8005128:	71bb      	strb	r3, [r7, #6]
  uint8_t Read_Value = 0;
 800512a:	2300      	movs	r3, #0
 800512c:	73fb      	strb	r3, [r7, #15]

  I2C2_ReadBuffer((uint16_t) Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &Read_Value, 1);
 800512e:	79fb      	ldrb	r3, [r7, #7]
 8005130:	b298      	uxth	r0, r3
 8005132:	79bb      	ldrb	r3, [r7, #6]
 8005134:	b299      	uxth	r1, r3
 8005136:	f107 030f 	add.w	r3, r7, #15
 800513a:	2201      	movs	r2, #1
 800513c:	9200      	str	r2, [sp, #0]
 800513e:	2201      	movs	r2, #1
 8005140:	f7ff fd1e 	bl	8004b80 <I2C2_ReadBuffer>

  return Read_Value;
 8005144:	7bfb      	ldrb	r3, [r7, #15]
}
 8005146:	4618      	mov	r0, r3
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
	...

08005150 <FMC_BANK1_MspInit>:
  * @brief  Initializes FMC_BANK1_LCD_IO MSP.
  * @param  None
  * @retval None
  */
void FMC_BANK1_MspInit(void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b08c      	sub	sp, #48	; 0x30
 8005154:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_Init_Structure;

  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8005156:	4b38      	ldr	r3, [pc, #224]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 8005158:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800515a:	4a37      	ldr	r2, [pc, #220]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 800515c:	f043 0301 	orr.w	r3, r3, #1
 8005160:	6513      	str	r3, [r2, #80]	; 0x50
 8005162:	4b35      	ldr	r3, [pc, #212]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 8005164:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	61bb      	str	r3, [r7, #24]
 800516c:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800516e:	4b32      	ldr	r3, [pc, #200]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 8005170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005172:	4a31      	ldr	r2, [pc, #196]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 8005174:	f043 0308 	orr.w	r3, r3, #8
 8005178:	64d3      	str	r3, [r2, #76]	; 0x4c
 800517a:	4b2f      	ldr	r3, [pc, #188]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 800517c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800517e:	f003 0308 	and.w	r3, r3, #8
 8005182:	617b      	str	r3, [r7, #20]
 8005184:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005186:	4b2c      	ldr	r3, [pc, #176]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 8005188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800518a:	4a2b      	ldr	r2, [pc, #172]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 800518c:	f043 0310 	orr.w	r3, r3, #16
 8005190:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005192:	4b29      	ldr	r3, [pc, #164]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 8005194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005196:	f003 0310 	and.w	r3, r3, #16
 800519a:	613b      	str	r3, [r7, #16]
 800519c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800519e:	4b26      	ldr	r3, [pc, #152]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 80051a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051a2:	4a25      	ldr	r2, [pc, #148]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 80051a4:	f043 0320 	orr.w	r3, r3, #32
 80051a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80051aa:	4b23      	ldr	r3, [pc, #140]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 80051ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051ae:	f003 0320 	and.w	r3, r3, #32
 80051b2:	60fb      	str	r3, [r7, #12]
 80051b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80051b6:	4b20      	ldr	r3, [pc, #128]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 80051b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051ba:	4a1f      	ldr	r2, [pc, #124]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 80051bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80051c2:	4b1d      	ldr	r3, [pc, #116]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 80051c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ca:	60bb      	str	r3, [r7, #8]
 80051cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80051ce:	4b1a      	ldr	r3, [pc, #104]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 80051d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051d2:	4a19      	ldr	r2, [pc, #100]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 80051d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051d8:	6593      	str	r3, [r2, #88]	; 0x58
 80051da:	4b17      	ldr	r3, [pc, #92]	; (8005238 <FMC_BANK1_MspInit+0xe8>)
 80051dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051e2:	607b      	str	r3, [r7, #4]
 80051e4:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80051e6:	f005 fbf5 	bl	800a9d4 <HAL_PWREx_EnableVddIO2>

  GPIO_Init_Structure.Mode      = GPIO_MODE_AF_PP;
 80051ea:	2302      	movs	r3, #2
 80051ec:	623b      	str	r3, [r7, #32]
  GPIO_Init_Structure.Pull      = GPIO_PULLUP;
 80051ee:	2301      	movs	r3, #1
 80051f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init_Structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80051f2:	2303      	movs	r3, #3
 80051f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init_Structure.Alternate = GPIO_AF12_FMC;
 80051f6:	230c      	movs	r3, #12
 80051f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* GPIOD configuration */ /* GPIO_PIN_7 is  FMC_NE1 */
  GPIO_Init_Structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | \
 80051fa:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 80051fe:	61fb      	str	r3, [r7, #28]
                              GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_7;

  HAL_GPIO_Init(GPIOD, &GPIO_Init_Structure);
 8005200:	f107 031c 	add.w	r3, r7, #28
 8005204:	4619      	mov	r1, r3
 8005206:	480d      	ldr	r0, [pc, #52]	; (800523c <FMC_BANK1_MspInit+0xec>)
 8005208:	f002 ffc6 	bl	8008198 <HAL_GPIO_Init>




  /* GPIOE configuration */
  GPIO_Init_Structure.Pin   = GPIO_PIN_7     | \
 800520c:	f64f 7380 	movw	r3, #65408	; 0xff80
 8005210:	61fb      	str	r3, [r7, #28]
                              GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | \
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_Init_Structure);
 8005212:	f107 031c 	add.w	r3, r7, #28
 8005216:	4619      	mov	r1, r3
 8005218:	4809      	ldr	r0, [pc, #36]	; (8005240 <FMC_BANK1_MspInit+0xf0>)
 800521a:	f002 ffbd 	bl	8008198 <HAL_GPIO_Init>

  /* GPIOD configuration */
  GPIO_Init_Structure.Pin   = GPIO_PIN_13 ;
 800521e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005222:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_Init_Structure);
 8005224:	f107 031c 	add.w	r3, r7, #28
 8005228:	4619      	mov	r1, r3
 800522a:	4804      	ldr	r0, [pc, #16]	; (800523c <FMC_BANK1_MspInit+0xec>)
 800522c:	f002 ffb4 	bl	8008198 <HAL_GPIO_Init>

}
 8005230:	bf00      	nop
 8005232:	3730      	adds	r7, #48	; 0x30
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}
 8005238:	40021000 	.word	0x40021000
 800523c:	48000c00 	.word	0x48000c00
 8005240:	48001000 	.word	0x48001000

08005244 <FMC_BANK1_Init>:
  * @brief  Initializes LCD IO.
  * @param  None
  * @retval None
  */
void FMC_BANK1_Init(void)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b0a4      	sub	sp, #144	; 0x90
 8005248:	af00      	add	r7, sp, #0
  FMC_NORSRAM_TimingTypeDef sram_timing;
  FMC_NORSRAM_TimingTypeDef sram_timing_write;

  /*** Configure the SRAM Bank 1 ***/
  /* Configure IPs */
  hsram.Instance  = FMC_NORSRAM_DEVICE;
 800524a:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 800524e:	643b      	str	r3, [r7, #64]	; 0x40
  hsram.Extended  = FMC_NORSRAM_EXTENDED_DEVICE;
 8005250:	4b26      	ldr	r3, [pc, #152]	; (80052ec <FMC_BANK1_Init+0xa8>)
 8005252:	647b      	str	r3, [r7, #68]	; 0x44


  /* Timing for READING */

  sram_timing.AddressSetupTime       = 1;
 8005254:	2301      	movs	r3, #1
 8005256:	623b      	str	r3, [r7, #32]
  sram_timing.AddressHoldTime        = 1;
 8005258:	2301      	movs	r3, #1
 800525a:	627b      	str	r3, [r7, #36]	; 0x24
  sram_timing.DataSetupTime          = 1;
 800525c:	2301      	movs	r3, #1
 800525e:	62bb      	str	r3, [r7, #40]	; 0x28
  sram_timing.BusTurnAroundDuration  = 0;
 8005260:	2300      	movs	r3, #0
 8005262:	633b      	str	r3, [r7, #48]	; 0x30
  sram_timing.CLKDivision            = 2;
 8005264:	2302      	movs	r3, #2
 8005266:	637b      	str	r3, [r7, #52]	; 0x34
  sram_timing.DataLatency            = 2;
 8005268:	2302      	movs	r3, #2
 800526a:	63bb      	str	r3, [r7, #56]	; 0x38
  sram_timing.AccessMode             = FMC_ACCESS_MODE_A;
 800526c:	2300      	movs	r3, #0
 800526e:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* Timing for WRITING */
  sram_timing_write.AddressSetupTime      = 5;
 8005270:	2305      	movs	r3, #5
 8005272:	603b      	str	r3, [r7, #0]
  sram_timing_write.AddressHoldTime       = 1;
 8005274:	2301      	movs	r3, #1
 8005276:	607b      	str	r3, [r7, #4]
  sram_timing_write.DataSetupTime         = 3;
 8005278:	2303      	movs	r3, #3
 800527a:	60bb      	str	r3, [r7, #8]
  sram_timing_write.BusTurnAroundDuration = 2;
 800527c:	2302      	movs	r3, #2
 800527e:	613b      	str	r3, [r7, #16]
  sram_timing_write.CLKDivision           = 2;
 8005280:	2302      	movs	r3, #2
 8005282:	617b      	str	r3, [r7, #20]
  sram_timing_write.DataLatency           = 2;
 8005284:	2302      	movs	r3, #2
 8005286:	61bb      	str	r3, [r7, #24]
  sram_timing_write.AccessMode            = FMC_ACCESS_MODE_A;
 8005288:	2300      	movs	r3, #0
 800528a:	61fb      	str	r3, [r7, #28]


  hsram.Init.NSBank             = FMC_NORSRAM_BANK1;
 800528c:	2300      	movs	r3, #0
 800528e:	64bb      	str	r3, [r7, #72]	; 0x48
  hsram.Init.DataAddressMux     = FMC_DATA_ADDRESS_MUX_DISABLE;
 8005290:	2300      	movs	r3, #0
 8005292:	64fb      	str	r3, [r7, #76]	; 0x4c
  hsram.Init.MemoryType         = FMC_MEMORY_TYPE_SRAM;
 8005294:	2300      	movs	r3, #0
 8005296:	653b      	str	r3, [r7, #80]	; 0x50
  hsram.Init.MemoryDataWidth    = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8005298:	2310      	movs	r3, #16
 800529a:	657b      	str	r3, [r7, #84]	; 0x54
  hsram.Init.BurstAccessMode    = FMC_BURST_ACCESS_MODE_DISABLE;
 800529c:	2300      	movs	r3, #0
 800529e:	65bb      	str	r3, [r7, #88]	; 0x58
  hsram.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80052a0:	2300      	movs	r3, #0
 80052a2:	65fb      	str	r3, [r7, #92]	; 0x5c
  hsram.Init.WaitSignalActive   = FMC_WAIT_TIMING_BEFORE_WS;
 80052a4:	2300      	movs	r3, #0
 80052a6:	663b      	str	r3, [r7, #96]	; 0x60
  hsram.Init.WriteOperation     = FMC_WRITE_OPERATION_ENABLE;
 80052a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80052ac:	667b      	str	r3, [r7, #100]	; 0x64
  hsram.Init.WaitSignal         = FMC_WAIT_SIGNAL_DISABLE;
 80052ae:	2300      	movs	r3, #0
 80052b0:	66bb      	str	r3, [r7, #104]	; 0x68
  hsram.Init.ExtendedMode       = FMC_EXTENDED_MODE_DISABLE;
 80052b2:	2300      	movs	r3, #0
 80052b4:	66fb      	str	r3, [r7, #108]	; 0x6c
  hsram.Init.AsynchronousWait   = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80052b6:	2300      	movs	r3, #0
 80052b8:	673b      	str	r3, [r7, #112]	; 0x70
  hsram.Init.WriteBurst         = FMC_WRITE_BURST_DISABLE;
 80052ba:	2300      	movs	r3, #0
 80052bc:	677b      	str	r3, [r7, #116]	; 0x74
  hsram.Init.PageSize           = FMC_PAGE_SIZE_NONE;
 80052be:	2300      	movs	r3, #0
 80052c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  hsram.Init.WriteFifo          = FMC_WRITE_FIFO_DISABLE;
 80052c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80052c8:	67fb      	str	r3, [r7, #124]	; 0x7c
  hsram.Init.ContinuousClock    = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80052ca:	2300      	movs	r3, #0
 80052cc:	67bb      	str	r3, [r7, #120]	; 0x78
  /* Initialize the SRAM controller */
  FMC_BANK1_MspInit();
 80052ce:	f7ff ff3f 	bl	8005150 <FMC_BANK1_MspInit>
  HAL_SRAM_Init(&hsram, &sram_timing, &sram_timing_write);
 80052d2:	463a      	mov	r2, r7
 80052d4:	f107 0120 	add.w	r1, r7, #32
 80052d8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80052dc:	4618      	mov	r0, r3
 80052de:	f009 f8e0 	bl	800e4a2 <HAL_SRAM_Init>

}
 80052e2:	bf00      	nop
 80052e4:	3790      	adds	r7, #144	; 0x90
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	a0000104 	.word	0xa0000104

080052f0 <FMC_BANK1_WriteData>:
  * @brief  Writes register value.
  * @param  Data: Data to be written
  * @retval None
  */
static void FMC_BANK1_WriteData(uint16_t Data)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b083      	sub	sp, #12
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	4603      	mov	r3, r0
 80052f8:	80fb      	strh	r3, [r7, #6]
  /* Write 16-bit Reg */
  LCD_ADDR->REG = Data;
 80052fa:	4a04      	ldr	r2, [pc, #16]	; (800530c <FMC_BANK1_WriteData+0x1c>)
 80052fc:	88fb      	ldrh	r3, [r7, #6]
 80052fe:	8013      	strh	r3, [r2, #0]
}
 8005300:	bf00      	nop
 8005302:	370c      	adds	r7, #12
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr
 800530c:	60080000 	.word	0x60080000

08005310 <FMC_BANK1_WriteReg>:
  * @brief  Writes register address.
  * @param  Reg: Register to be written
  * @retval None
  */
static void FMC_BANK1_WriteReg(uint8_t Reg)
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	4603      	mov	r3, r0
 8005318:	71fb      	strb	r3, [r7, #7]
  /* Write 16-bit Index, then write register */
  FMC_BANK1_ADDR->REG = Reg;
 800531a:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 800531e:	79fa      	ldrb	r2, [r7, #7]
 8005320:	b292      	uxth	r2, r2
 8005322:	801a      	strh	r2, [r3, #0]
}
 8005324:	bf00      	nop
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr

08005330 <FMC_BANK1_ReadData>:
  * @brief  Reads register value.
  * @param  None
  * @retval Read value
  */
static uint16_t FMC_BANK1_ReadData(void)
{
 8005330:	b480      	push	{r7}
 8005332:	af00      	add	r7, sp, #0
  return LCD_ADDR->REG;
 8005334:	4b03      	ldr	r3, [pc, #12]	; (8005344 <FMC_BANK1_ReadData+0x14>)
 8005336:	881b      	ldrh	r3, [r3, #0]
 8005338:	b29b      	uxth	r3, r3
}
 800533a:	4618      	mov	r0, r3
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr
 8005344:	60080000 	.word	0x60080000

08005348 <LCD_IO_Init>:
  * @brief  Initializes LCD low level.
  * @param  None
  * @retval None
  */
void LCD_IO_Init(void)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	af00      	add	r7, sp, #0
  FMC_BANK1_Init();
 800534c:	f7ff ff7a 	bl	8005244 <FMC_BANK1_Init>
}
 8005350:	bf00      	nop
 8005352:	bd80      	pop	{r7, pc}

08005354 <LCD_IO_WriteData>:
  * @brief  Writes data on LCD data register.
  * @param  Data: Data to be written
  * @retval None
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
 800535a:	4603      	mov	r3, r0
 800535c:	80fb      	strh	r3, [r7, #6]
  /* Write 16-bit Reg */
  FMC_BANK1_WriteData(RegValue);
 800535e:	88fb      	ldrh	r3, [r7, #6]
 8005360:	4618      	mov	r0, r3
 8005362:	f7ff ffc5 	bl	80052f0 <FMC_BANK1_WriteData>
}
 8005366:	bf00      	nop
 8005368:	3708      	adds	r7, #8
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}

0800536e <LCD_IO_WriteReg>:
  * @brief  Writes register on LCD register.
  * @param  Reg: Register to be written
  * @retval None
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 800536e:	b580      	push	{r7, lr}
 8005370:	b082      	sub	sp, #8
 8005372:	af00      	add	r7, sp, #0
 8005374:	4603      	mov	r3, r0
 8005376:	71fb      	strb	r3, [r7, #7]
  /* Write 16-bit Index, then Write Reg */
  FMC_BANK1_WriteReg(Reg);
 8005378:	79fb      	ldrb	r3, [r7, #7]
 800537a:	4618      	mov	r0, r3
 800537c:	f7ff ffc8 	bl	8005310 <FMC_BANK1_WriteReg>
}
 8005380:	bf00      	nop
 8005382:	3708      	adds	r7, #8
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <LCD_IO_ReadData>:
  * @brief  Reads data from LCD data register.
  * @param  None
  * @retval Read data.
  */
uint16_t LCD_IO_ReadData(void)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	af00      	add	r7, sp, #0
  return FMC_BANK1_ReadData();
 800538c:	f7ff ffd0 	bl	8005330 <FMC_BANK1_ReadData>
 8005390:	4603      	mov	r3, r0
}
 8005392:	4618      	mov	r0, r3
 8005394:	bd80      	pop	{r7, pc}

08005396 <LCD_IO_Delay>:
  * @brief  LCD delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void LCD_IO_Delay(uint32_t Delay)
{
 8005396:	b580      	push	{r7, lr}
 8005398:	b082      	sub	sp, #8
 800539a:	af00      	add	r7, sp, #0
 800539c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f001 fada 	bl	8006958 <HAL_Delay>
}
 80053a4:	bf00      	nop
 80053a6:	3708      	adds	r7, #8
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}

080053ac <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cTSHandler);
 80053b0:	4812      	ldr	r0, [pc, #72]	; (80053fc <TS_IO_Init+0x50>)
 80053b2:	f7ff fc21 	bl	8004bf8 <I2Cx_Init>

  if (ts_io_init == 0)
 80053b6:	4b12      	ldr	r3, [pc, #72]	; (8005400 <TS_IO_Init+0x54>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d11b      	bne.n	80053f6 <TS_IO_Init+0x4a>
  {
    if (BSP_LCD_Init() == LCD_ERROR)
 80053be:	f000 fcb7 	bl	8005d30 <BSP_LCD_Init>
 80053c2:	4603      	mov	r3, r0
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d101      	bne.n	80053cc <TS_IO_Init+0x20>
    {
      BSP_ErrorHandler();
 80053c8:	f7ff fa10 	bl	80047ec <BSP_ErrorHandler>
    }

    BSP_IO_ConfigPin(TS_RST_PIN, IO_MODE_OUTPUT);
 80053cc:	2101      	movs	r1, #1
 80053ce:	2002      	movs	r0, #2
 80053d0:	f000 fc76 	bl	8005cc0 <BSP_IO_ConfigPin>

    BSP_IO_WritePin(TS_RST_PIN, GPIO_PIN_RESET);
 80053d4:	2100      	movs	r1, #0
 80053d6:	2002      	movs	r0, #2
 80053d8:	f000 fc8e 	bl	8005cf8 <BSP_IO_WritePin>
    HAL_Delay(10);
 80053dc:	200a      	movs	r0, #10
 80053de:	f001 fabb 	bl	8006958 <HAL_Delay>
    BSP_IO_WritePin(TS_RST_PIN, GPIO_PIN_SET);
 80053e2:	2101      	movs	r1, #1
 80053e4:	2002      	movs	r0, #2
 80053e6:	f000 fc87 	bl	8005cf8 <BSP_IO_WritePin>
    HAL_Delay(200);
 80053ea:	20c8      	movs	r0, #200	; 0xc8
 80053ec:	f001 fab4 	bl	8006958 <HAL_Delay>

    ts_io_init = 1;
 80053f0:	4b03      	ldr	r3, [pc, #12]	; (8005400 <TS_IO_Init+0x54>)
 80053f2:	2201      	movs	r2, #1
 80053f4:	601a      	str	r2, [r3, #0]
  }
}
 80053f6:	bf00      	nop
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	20000bf8 	.word	0x20000bf8
 8005400:	20000ba0 	.word	0x20000ba0

08005404 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af02      	add	r7, sp, #8
 800540a:	4603      	mov	r3, r0
 800540c:	71fb      	strb	r3, [r7, #7]
 800540e:	460b      	mov	r3, r1
 8005410:	71bb      	strb	r3, [r7, #6]
 8005412:	4613      	mov	r3, r2
 8005414:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cTSHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&Value, 1);
 8005416:	79bb      	ldrb	r3, [r7, #6]
 8005418:	b29a      	uxth	r2, r3
 800541a:	79f9      	ldrb	r1, [r7, #7]
 800541c:	2301      	movs	r3, #1
 800541e:	9301      	str	r3, [sp, #4]
 8005420:	1d7b      	adds	r3, r7, #5
 8005422:	9300      	str	r3, [sp, #0]
 8005424:	2301      	movs	r3, #1
 8005426:	4803      	ldr	r0, [pc, #12]	; (8005434 <TS_IO_Write+0x30>)
 8005428:	f7ff fc61 	bl	8004cee <I2Cx_WriteMultiple>
}
 800542c:	bf00      	nop
 800542e:	3708      	adds	r7, #8
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}
 8005434:	20000bf8 	.word	0x20000bf8

08005438 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b082      	sub	sp, #8
 800543c:	af00      	add	r7, sp, #0
 800543e:	4603      	mov	r3, r0
 8005440:	460a      	mov	r2, r1
 8005442:	71fb      	strb	r3, [r7, #7]
 8005444:	4613      	mov	r3, r2
 8005446:	71bb      	strb	r3, [r7, #6]
  return I2C2_ReadData(Addr, Reg, I2C_MEMADD_SIZE_8BIT);
 8005448:	79fb      	ldrb	r3, [r7, #7]
 800544a:	b29b      	uxth	r3, r3
 800544c:	79ba      	ldrb	r2, [r7, #6]
 800544e:	b291      	uxth	r1, r2
 8005450:	2201      	movs	r2, #1
 8005452:	4618      	mov	r0, r3
 8005454:	f7ff fb3a 	bl	8004acc <I2C2_ReadData>
 8005458:	4603      	mov	r3, r0
}
 800545a:	4618      	mov	r0, r3
 800545c:	3708      	adds	r7, #8
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
	...

08005464 <TS_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */
uint16_t TS_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b084      	sub	sp, #16
 8005468:	af02      	add	r7, sp, #8
 800546a:	603a      	str	r2, [r7, #0]
 800546c:	461a      	mov	r2, r3
 800546e:	4603      	mov	r3, r0
 8005470:	71fb      	strb	r3, [r7, #7]
 8005472:	460b      	mov	r3, r1
 8005474:	71bb      	strb	r3, [r7, #6]
 8005476:	4613      	mov	r3, r2
 8005478:	80bb      	strh	r3, [r7, #4]
  return I2Cx_ReadMultiple(&hI2cTSHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800547a:	79bb      	ldrb	r3, [r7, #6]
 800547c:	b29a      	uxth	r2, r3
 800547e:	79f9      	ldrb	r1, [r7, #7]
 8005480:	88bb      	ldrh	r3, [r7, #4]
 8005482:	9301      	str	r3, [sp, #4]
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	9300      	str	r3, [sp, #0]
 8005488:	2301      	movs	r3, #1
 800548a:	4804      	ldr	r0, [pc, #16]	; (800549c <TS_IO_ReadMultiple+0x38>)
 800548c:	f7ff fc02 	bl	8004c94 <I2Cx_ReadMultiple>
 8005490:	4603      	mov	r3, r0
 8005492:	b29b      	uxth	r3, r3
}
 8005494:	4618      	mov	r0, r3
 8005496:	3708      	adds	r7, #8
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	20000bf8 	.word	0x20000bf8

080054a0 <BSP_AUDIO_OUT_Init>:
  *         the SAI PLL input clock runs at 8 MHz.
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice,
                           uint8_t  Volume,
                           uint32_t AudioFreq)
{
 80054a0:	b590      	push	{r4, r7, lr}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	4603      	mov	r3, r0
 80054a8:	603a      	str	r2, [r7, #0]
 80054aa:	80fb      	strh	r3, [r7, #6]
 80054ac:	460b      	mov	r3, r1
 80054ae:	717b      	strb	r3, [r7, #5]
  /* Initialize the audio output context */
  hAudioOut.AudioDrv           = &cs42l51_drv;
 80054b0:	4b28      	ldr	r3, [pc, #160]	; (8005554 <BSP_AUDIO_OUT_Init+0xb4>)
 80054b2:	4a29      	ldr	r2, [pc, #164]	; (8005558 <BSP_AUDIO_OUT_Init+0xb8>)
 80054b4:	601a      	str	r2, [r3, #0]
  hAudioOut.OutputDevice       = OutputDevice;
 80054b6:	88fb      	ldrh	r3, [r7, #6]
 80054b8:	4a26      	ldr	r2, [pc, #152]	; (8005554 <BSP_AUDIO_OUT_Init+0xb4>)
 80054ba:	6053      	str	r3, [r2, #4]
  hAudioOut.Frequency          = AudioFreq;
 80054bc:	4a25      	ldr	r2, [pc, #148]	; (8005554 <BSP_AUDIO_OUT_Init+0xb4>)
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	6093      	str	r3, [r2, #8]
  hAudioOut.Volume             = Volume;
 80054c2:	797b      	ldrb	r3, [r7, #5]
 80054c4:	4a23      	ldr	r2, [pc, #140]	; (8005554 <BSP_AUDIO_OUT_Init+0xb4>)
 80054c6:	60d3      	str	r3, [r2, #12]
  hAudioOut.CbError            = (Audio_CallbackTypeDef)NULL;
 80054c8:	4b22      	ldr	r3, [pc, #136]	; (8005554 <BSP_AUDIO_OUT_Init+0xb4>)
 80054ca:	2200      	movs	r2, #0
 80054cc:	611a      	str	r2, [r3, #16]
  hAudioOut.CbHalfTransfer     = (Audio_CallbackTypeDef)NULL;
 80054ce:	4b21      	ldr	r3, [pc, #132]	; (8005554 <BSP_AUDIO_OUT_Init+0xb4>)
 80054d0:	2200      	movs	r2, #0
 80054d2:	615a      	str	r2, [r3, #20]
  hAudioOut.CbTransferComplete = (Audio_CallbackTypeDef)NULL;
 80054d4:	4b1f      	ldr	r3, [pc, #124]	; (8005554 <BSP_AUDIO_OUT_Init+0xb4>)
 80054d6:	2200      	movs	r2, #0
 80054d8:	619a      	str	r2, [r3, #24]

  /* Check if input device is currently used */
  if (hAudioIn.InputDevice != 0)
 80054da:	4b20      	ldr	r3, [pc, #128]	; (800555c <BSP_AUDIO_OUT_Init+0xbc>)
 80054dc:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d008      	beq.n	80054f6 <BSP_AUDIO_OUT_Init+0x56>
  {
    /* If input device is currently used, SAI PLL is already initialized */
    /* Check that AudioFreq for record and playback is the same */
    if (hAudioIn.Frequency != hAudioOut.Frequency)
 80054e4:	4b1d      	ldr	r3, [pc, #116]	; (800555c <BSP_AUDIO_OUT_Init+0xbc>)
 80054e6:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 80054ea:	4b1a      	ldr	r3, [pc, #104]	; (8005554 <BSP_AUDIO_OUT_Init+0xb4>)
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d009      	beq.n	8005506 <BSP_AUDIO_OUT_Init+0x66>
    {
      return AUDIO_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e02a      	b.n	800554c <BSP_AUDIO_OUT_Init+0xac>
    }
  }
  else
  {
    /* Configure the SAI PLL according to the requested audio frequency */
    if (AUDIO_SAIPLLConfig(AudioFreq) != AUDIO_OK)
 80054f6:	6838      	ldr	r0, [r7, #0]
 80054f8:	f000 fb5c 	bl	8005bb4 <AUDIO_SAIPLLConfig>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d001      	beq.n	8005506 <BSP_AUDIO_OUT_Init+0x66>
    {
      return AUDIO_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e022      	b.n	800554c <BSP_AUDIO_OUT_Init+0xac>
    }
  }

  /* If input device is analogic mic, SAI is already initialized */
  if (hAudioIn.InputDevice != INPUT_DEVICE_ANALOG_MIC)
 8005506:	4b15      	ldr	r3, [pc, #84]	; (800555c <BSP_AUDIO_OUT_Init+0xbc>)
 8005508:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800550c:	2b10      	cmp	r3, #16
 800550e:	d007      	beq.n	8005520 <BSP_AUDIO_OUT_Init+0x80>
  {
    /* SAI data transfer preparation: prepare the Media to be used for the audio
    transfer from memory to SAI peripheral. */
    if (AUDIO_SAIx_Init(AudioFreq) != AUDIO_OK)
 8005510:	6838      	ldr	r0, [r7, #0]
 8005512:	f000 f909 	bl	8005728 <AUDIO_SAIx_Init>
 8005516:	4603      	mov	r3, r0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d001      	beq.n	8005520 <BSP_AUDIO_OUT_Init+0x80>
    {
      return AUDIO_ERROR;
 800551c:	2301      	movs	r3, #1
 800551e:	e015      	b.n	800554c <BSP_AUDIO_OUT_Init+0xac>
    }
  }

  /* Initialize the audio codec internal registers */
  if (hAudioOut.AudioDrv->Init(AUDIO_I2C_ADDRESS,
 8005520:	4b0c      	ldr	r3, [pc, #48]	; (8005554 <BSP_AUDIO_OUT_Init+0xb4>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681c      	ldr	r4, [r3, #0]
                               (hAudioOut.OutputDevice | hAudioIn.InputDevice),
 8005526:	4b0b      	ldr	r3, [pc, #44]	; (8005554 <BSP_AUDIO_OUT_Init+0xb4>)
 8005528:	685b      	ldr	r3, [r3, #4]
  if (hAudioOut.AudioDrv->Init(AUDIO_I2C_ADDRESS,
 800552a:	b29a      	uxth	r2, r3
                               (hAudioOut.OutputDevice | hAudioIn.InputDevice),
 800552c:	4b0b      	ldr	r3, [pc, #44]	; (800555c <BSP_AUDIO_OUT_Init+0xbc>)
 800552e:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
  if (hAudioOut.AudioDrv->Init(AUDIO_I2C_ADDRESS,
 8005532:	b29b      	uxth	r3, r3
 8005534:	4313      	orrs	r3, r2
 8005536:	b299      	uxth	r1, r3
 8005538:	797a      	ldrb	r2, [r7, #5]
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	2094      	movs	r0, #148	; 0x94
 800553e:	47a0      	blx	r4
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d001      	beq.n	800554a <BSP_AUDIO_OUT_Init+0xaa>
                               Volume,
                               AudioFreq) != 0)
  {
    return AUDIO_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e000      	b.n	800554c <BSP_AUDIO_OUT_Init+0xac>
  }

  return AUDIO_OK;
 800554a:	2300      	movs	r3, #0
}
 800554c:	4618      	mov	r0, r3
 800554e:	370c      	adds	r7, #12
 8005550:	46bd      	mov	sp, r7
 8005552:	bd90      	pop	{r4, r7, pc}
 8005554:	20000cf4 	.word	0x20000cf4
 8005558:	200000a8 	.word	0x200000a8
 800555c:	20000d10 	.word	0x20000d10

08005560 <BSP_AUDIO_OUT_Play>:
  * @param  pData: pointer on PCM samples buffer
  * @param  Size: Number of audio data HALF WORD.
  * @retval BSP AUDIO status
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t *pData, uint32_t Size)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b084      	sub	sp, #16
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
 8005568:	6039      	str	r1, [r7, #0]
//  {
//    return AUDIO_ERROR;
//  }

	// EK_edits
	if (HAL_SAI_Transmit(&BSP_AUDIO_hSai_Tx, (uint8_t *)pData, Size, 5000) != HAL_OK)
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	b29a      	uxth	r2, r3
 800556e:	f241 3388 	movw	r3, #5000	; 0x1388
 8005572:	6879      	ldr	r1, [r7, #4]
 8005574:	480e      	ldr	r0, [pc, #56]	; (80055b0 <BSP_AUDIO_OUT_Play+0x50>)
 8005576:	f007 ff3b 	bl	800d3f0 <HAL_SAI_Transmit>
 800557a:	4603      	mov	r3, r0
 800557c:	2b00      	cmp	r3, #0
 800557e:	d001      	beq.n	8005584 <BSP_AUDIO_OUT_Play+0x24>
	{
		return AUDIO_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	e011      	b.n	80055a8 <BSP_AUDIO_OUT_Play+0x48>
	}

	int a = 0;
 8005584:	2300      	movs	r3, #0
 8005586:	60fb      	str	r3, [r7, #12]

  /* Call the audio Codec Play function */
  if (hAudioOut.AudioDrv->Play(AUDIO_I2C_ADDRESS, pData, Size) != 0)
 8005588:	4b0a      	ldr	r3, [pc, #40]	; (80055b4 <BSP_AUDIO_OUT_Play+0x54>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	683a      	ldr	r2, [r7, #0]
 8005590:	b292      	uxth	r2, r2
 8005592:	6879      	ldr	r1, [r7, #4]
 8005594:	2094      	movs	r0, #148	; 0x94
 8005596:	4798      	blx	r3
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d001      	beq.n	80055a2 <BSP_AUDIO_OUT_Play+0x42>
  {
    return AUDIO_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	e002      	b.n	80055a8 <BSP_AUDIO_OUT_Play+0x48>
  }

  a = 1;
 80055a2:	2301      	movs	r3, #1
 80055a4:	60fb      	str	r3, [r7, #12]

  return AUDIO_OK;
 80055a6:	2300      	movs	r3, #0
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3710      	adds	r7, #16
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}
 80055b0:	20000ed0 	.word	0x20000ed0
 80055b4:	20000cf4 	.word	0x20000cf4

080055b8 <BSP_AUDIO_OUT_SetMute>:
  * @param  Cmd: Could be AUDIO_MUTE_ON to mute sound or AUDIO_MUTE_OFF to
  *         unmute the codec and restore previous volume level.
  * @retval BSP AUDIO status
  */
uint8_t BSP_AUDIO_OUT_SetMute(uint32_t Cmd)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b082      	sub	sp, #8
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  /* Call the Codec Mute function */
  if (hAudioOut.AudioDrv->SetMute(AUDIO_I2C_ADDRESS, Cmd) != 0)
 80055c0:	4b07      	ldr	r3, [pc, #28]	; (80055e0 <BSP_AUDIO_OUT_SetMute+0x28>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c6:	6879      	ldr	r1, [r7, #4]
 80055c8:	2094      	movs	r0, #148	; 0x94
 80055ca:	4798      	blx	r3
 80055cc:	4603      	mov	r3, r0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d001      	beq.n	80055d6 <BSP_AUDIO_OUT_SetMute+0x1e>
  {
    return AUDIO_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e000      	b.n	80055d8 <BSP_AUDIO_OUT_SetMute+0x20>
  }

  return AUDIO_OK;
 80055d6:	2300      	movs	r3, #0
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3708      	adds	r7, #8
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	20000cf4 	.word	0x20000cf4

080055e4 <BSP_AUDIO_OUT_SetOutputMode>:
  * @param  Output: The audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE or OUTPUT_DEVICE_BOTH
  * @retval BSP AUDIO status
  */
uint8_t BSP_AUDIO_OUT_SetOutputMode(uint8_t Output)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b082      	sub	sp, #8
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	4603      	mov	r3, r0
 80055ec:	71fb      	strb	r3, [r7, #7]
  /* Call the Codec output device function */
  if (hAudioOut.AudioDrv->SetOutputMode(AUDIO_I2C_ADDRESS, Output) != 0)
 80055ee:	4b08      	ldr	r3, [pc, #32]	; (8005610 <BSP_AUDIO_OUT_SetOutputMode+0x2c>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f4:	79fa      	ldrb	r2, [r7, #7]
 80055f6:	4611      	mov	r1, r2
 80055f8:	2094      	movs	r0, #148	; 0x94
 80055fa:	4798      	blx	r3
 80055fc:	4603      	mov	r3, r0
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d001      	beq.n	8005606 <BSP_AUDIO_OUT_SetOutputMode+0x22>
  {
    return AUDIO_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e000      	b.n	8005608 <BSP_AUDIO_OUT_SetOutputMode+0x24>
  }

  return AUDIO_OK;
 8005606:	2300      	movs	r3, #0
}
 8005608:	4618      	mov	r0, r3
 800560a:	3708      	adds	r7, #8
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}
 8005610:	20000cf4 	.word	0x20000cf4

08005614 <BSP_AUDIO_OUT_ChangeAudioConfig>:
  * @note   This API should be called after the BSP_AUDIO_OUT_Init() to adjust the
  *         audio out configuration.
  * @retval None
  */
void BSP_AUDIO_OUT_ChangeAudioConfig(uint32_t AudioOutOption)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b084      	sub	sp, #16
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  uint8_t TxData[2] = {0x00, 0x00};
 800561c:	2300      	movs	r3, #0
 800561e:	81bb      	strh	r3, [r7, #12]

  /********** Playback Buffer circular/normal mode **********/
  if (AudioOutOption & BSP_AUDIO_OUT_CIRCULARMODE)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	2b00      	cmp	r3, #0
 8005628:	d00e      	beq.n	8005648 <BSP_AUDIO_OUT_ChangeAudioConfig+0x34>
  {
    /* Deinitialize the Stream to update DMA mode */
    HAL_DMA_DeInit(BSP_AUDIO_hSai_Tx.hdmatx);
 800562a:	4b32      	ldr	r3, [pc, #200]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 800562c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800562e:	4618      	mov	r0, r3
 8005630:	f002 fd20 	bl	8008074 <HAL_DMA_DeInit>

    /* Update the SAI audio Transfer DMA mode */
    BSP_AUDIO_hSai_Tx.hdmatx->Init.Mode = DMA_CIRCULAR;
 8005634:	4b2f      	ldr	r3, [pc, #188]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 8005636:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005638:	2220      	movs	r2, #32
 800563a:	61da      	str	r2, [r3, #28]

    /* Configure the DMA Stream with new Transfer DMA mode */
    HAL_DMA_Init(BSP_AUDIO_hSai_Tx.hdmatx);
 800563c:	4b2d      	ldr	r3, [pc, #180]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 800563e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005640:	4618      	mov	r0, r3
 8005642:	f002 fc5f 	bl	8007f04 <HAL_DMA_Init>
 8005646:	e00d      	b.n	8005664 <BSP_AUDIO_OUT_ChangeAudioConfig+0x50>
  }
  else /* BSP_AUDIO_OUT_NORMALMODE */
  {
    /* Deinitialize the Stream to update DMA mode */
    HAL_DMA_DeInit(BSP_AUDIO_hSai_Tx.hdmatx);
 8005648:	4b2a      	ldr	r3, [pc, #168]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 800564a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800564c:	4618      	mov	r0, r3
 800564e:	f002 fd11 	bl	8008074 <HAL_DMA_DeInit>

    /* Update the SAI audio Transfer DMA mode */
    BSP_AUDIO_hSai_Tx.hdmatx->Init.Mode = DMA_NORMAL;
 8005652:	4b28      	ldr	r3, [pc, #160]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 8005654:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005656:	2200      	movs	r2, #0
 8005658:	61da      	str	r2, [r3, #28]

    /* Configure the DMA Stream with new Transfer DMA mode */
    HAL_DMA_Init(BSP_AUDIO_hSai_Tx.hdmatx);
 800565a:	4b26      	ldr	r3, [pc, #152]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 800565c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800565e:	4618      	mov	r0, r3
 8005660:	f002 fc50 	bl	8007f04 <HAL_DMA_Init>
  }

  /********** Playback Buffer stereo/mono mode **********/
  if (AudioOutOption & BSP_AUDIO_OUT_STEREOMODE)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f003 0304 	and.w	r3, r3, #4
 800566a:	2b00      	cmp	r3, #0
 800566c:	d01e      	beq.n	80056ac <BSP_AUDIO_OUT_ChangeAudioConfig+0x98>
  {
    /* Disable SAI peripheral to allow access to SAI internal registers */
    __HAL_SAI_DISABLE(&BSP_AUDIO_hSai_Tx);
 800566e:	4b21      	ldr	r3, [pc, #132]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	4b1f      	ldr	r3, [pc, #124]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800567c:	601a      	str	r2, [r3, #0]

    /* Update the SAI audio frame slot configuration */
    BSP_AUDIO_hSai_Tx.Init.MonoStereoMode = SAI_STEREOMODE;
 800567e:	4b1d      	ldr	r3, [pc, #116]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 8005680:	2200      	movs	r2, #0
 8005682:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_SAI_Init(&BSP_AUDIO_hSai_Tx);
 8005684:	481b      	ldr	r0, [pc, #108]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 8005686:	f007 fd41 	bl	800d10c <HAL_SAI_Init>

    /* Enable SAI peripheral to generate MCLK */
    __HAL_SAI_ENABLE(&BSP_AUDIO_hSai_Tx);
 800568a:	4b1a      	ldr	r3, [pc, #104]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	4b18      	ldr	r3, [pc, #96]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005698:	601a      	str	r2, [r3, #0]
    /* Transmit one byte to start FS generation */
    HAL_SAI_Transmit(&BSP_AUDIO_hSai_Tx, TxData, 2, 1000);
 800569a:	f107 010c 	add.w	r1, r7, #12
 800569e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80056a2:	2202      	movs	r2, #2
 80056a4:	4813      	ldr	r0, [pc, #76]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 80056a6:	f007 fea3 	bl	800d3f0 <HAL_SAI_Transmit>
    /* Enable SAI peripheral to generate MCLK */
    __HAL_SAI_ENABLE(&BSP_AUDIO_hSai_Tx);
    /* Transmit one byte to start FS generation */
    HAL_SAI_Transmit(&BSP_AUDIO_hSai_Tx, TxData, 2, 1000);
  }
}
 80056aa:	e01e      	b.n	80056ea <BSP_AUDIO_OUT_ChangeAudioConfig+0xd6>
    __HAL_SAI_DISABLE(&BSP_AUDIO_hSai_Tx);
 80056ac:	4b11      	ldr	r3, [pc, #68]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	4b10      	ldr	r3, [pc, #64]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80056ba:	601a      	str	r2, [r3, #0]
    BSP_AUDIO_hSai_Tx.Init.MonoStereoMode = SAI_MONOMODE;
 80056bc:	4b0d      	ldr	r3, [pc, #52]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 80056be:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80056c2:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_SAI_Init(&BSP_AUDIO_hSai_Tx);
 80056c4:	480b      	ldr	r0, [pc, #44]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 80056c6:	f007 fd21 	bl	800d10c <HAL_SAI_Init>
    __HAL_SAI_ENABLE(&BSP_AUDIO_hSai_Tx);
 80056ca:	4b0a      	ldr	r3, [pc, #40]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681a      	ldr	r2, [r3, #0]
 80056d0:	4b08      	ldr	r3, [pc, #32]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80056d8:	601a      	str	r2, [r3, #0]
    HAL_SAI_Transmit(&BSP_AUDIO_hSai_Tx, TxData, 2, 1000);
 80056da:	f107 010c 	add.w	r1, r7, #12
 80056de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80056e2:	2202      	movs	r2, #2
 80056e4:	4803      	ldr	r0, [pc, #12]	; (80056f4 <BSP_AUDIO_OUT_ChangeAudioConfig+0xe0>)
 80056e6:	f007 fe83 	bl	800d3f0 <HAL_SAI_Transmit>
}
 80056ea:	bf00      	nop
 80056ec:	3710      	adds	r7, #16
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	20000ed0 	.word	0x20000ed0

080056f8 <BSP_AUDIO_OUT_RegisterCallbacks>:
  * @retval None
  */
void BSP_AUDIO_OUT_RegisterCallbacks(Audio_CallbackTypeDef ErrorCallback,
                                     Audio_CallbackTypeDef HalfTransferCallback,
                                     Audio_CallbackTypeDef TransferCompleteCallback)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b085      	sub	sp, #20
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	60b9      	str	r1, [r7, #8]
 8005702:	607a      	str	r2, [r7, #4]
  hAudioOut.CbError            = ErrorCallback;
 8005704:	4a07      	ldr	r2, [pc, #28]	; (8005724 <BSP_AUDIO_OUT_RegisterCallbacks+0x2c>)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	6113      	str	r3, [r2, #16]
  hAudioOut.CbHalfTransfer     = HalfTransferCallback;
 800570a:	4a06      	ldr	r2, [pc, #24]	; (8005724 <BSP_AUDIO_OUT_RegisterCallbacks+0x2c>)
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	6153      	str	r3, [r2, #20]
  hAudioOut.CbTransferComplete = TransferCompleteCallback;
 8005710:	4a04      	ldr	r2, [pc, #16]	; (8005724 <BSP_AUDIO_OUT_RegisterCallbacks+0x2c>)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6193      	str	r3, [r2, #24]
}
 8005716:	bf00      	nop
 8005718:	3714      	adds	r7, #20
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop
 8005724:	20000cf4 	.word	0x20000cf4

08005728 <AUDIO_SAIx_Init>:
  * @brief  Initializes the Audio Codec audio interface (SAI).
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval BSP AUDIO status
  */
static uint8_t AUDIO_SAIx_Init(uint32_t AudioFreq)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  uint8_t TxData[2] = {0x00, 0x00};
 8005730:	2300      	movs	r3, #0
 8005732:	81bb      	strh	r3, [r7, #12]

  /* Initialize the BSP_AUDIO_hSai_Xx instances parameter */
  BSP_AUDIO_hSai_Tx.Instance = SAI1_Block_A;
 8005734:	4b99      	ldr	r3, [pc, #612]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005736:	4a9a      	ldr	r2, [pc, #616]	; (80059a0 <AUDIO_SAIx_Init+0x278>)
 8005738:	601a      	str	r2, [r3, #0]
  BSP_AUDIO_hSai_Rx.Instance = SAI1_Block_B;
 800573a:	4b9a      	ldr	r3, [pc, #616]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 800573c:	4a9a      	ldr	r2, [pc, #616]	; (80059a8 <AUDIO_SAIx_Init+0x280>)
 800573e:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&BSP_AUDIO_hSai_Tx);
 8005740:	4b96      	ldr	r3, [pc, #600]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	4b95      	ldr	r3, [pc, #596]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800574e:	601a      	str	r2, [r3, #0]
  __HAL_SAI_DISABLE(&BSP_AUDIO_hSai_Rx);
 8005750:	4b94      	ldr	r3, [pc, #592]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	4b93      	ldr	r3, [pc, #588]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800575e:	601a      	str	r2, [r3, #0]
  /* SAI block used for playback */
  /*******************************/
  /* Configure SAI_Block_x used for transmit
  LSBFirst: Disabled
  DataSize: 16 */
  BSP_AUDIO_hSai_Tx.Init.AudioMode      = SAI_MODEMASTER_TX;
 8005760:	4b8e      	ldr	r3, [pc, #568]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005762:	2200      	movs	r2, #0
 8005764:	605a      	str	r2, [r3, #4]
  BSP_AUDIO_hSai_Tx.Init.Synchro        = SAI_ASYNCHRONOUS;
 8005766:	4b8d      	ldr	r3, [pc, #564]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005768:	2200      	movs	r2, #0
 800576a:	609a      	str	r2, [r3, #8]
  BSP_AUDIO_hSai_Tx.Init.SynchroExt     = SAI_SYNCEXT_DISABLE;
 800576c:	4b8b      	ldr	r3, [pc, #556]	; (800599c <AUDIO_SAIx_Init+0x274>)
 800576e:	2200      	movs	r2, #0
 8005770:	60da      	str	r2, [r3, #12]
  BSP_AUDIO_hSai_Tx.Init.OutputDrive    = SAI_OUTPUTDRIVE_ENABLE;
 8005772:	4b8a      	ldr	r3, [pc, #552]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005774:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005778:	611a      	str	r2, [r3, #16]
  BSP_AUDIO_hSai_Tx.Init.NoDivider      = SAI_MASTERDIVIDER_ENABLE;
 800577a:	4b88      	ldr	r3, [pc, #544]	; (800599c <AUDIO_SAIx_Init+0x274>)
 800577c:	2200      	movs	r2, #0
 800577e:	615a      	str	r2, [r3, #20]
  BSP_AUDIO_hSai_Tx.Init.FIFOThreshold  = SAI_FIFOTHRESHOLD_1QF;
 8005780:	4b86      	ldr	r3, [pc, #536]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005782:	2201      	movs	r2, #1
 8005784:	619a      	str	r2, [r3, #24]
  BSP_AUDIO_hSai_Tx.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_MCKDIV;
 8005786:	4b85      	ldr	r3, [pc, #532]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005788:	2200      	movs	r2, #0
 800578a:	61da      	str	r2, [r3, #28]
  BSP_AUDIO_hSai_Tx.Init.Mckdiv         = SAIClockDivider(AudioFreq);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8005792:	d029      	beq.n	80057e8 <AUDIO_SAIx_Init+0xc0>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f642 3211 	movw	r2, #11025	; 0x2b11
 800579a:	4293      	cmp	r3, r2
 800579c:	d022      	beq.n	80057e4 <AUDIO_SAIx_Init+0xbc>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80057a4:	d01c      	beq.n	80057e0 <AUDIO_SAIx_Init+0xb8>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f245 6222 	movw	r2, #22050	; 0x5622
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d015      	beq.n	80057dc <AUDIO_SAIx_Init+0xb4>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 80057b6:	d00f      	beq.n	80057d8 <AUDIO_SAIx_Init+0xb0>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f64a 4244 	movw	r2, #44100	; 0xac44
 80057be:	4293      	cmp	r3, r2
 80057c0:	d008      	beq.n	80057d4 <AUDIO_SAIx_Init+0xac>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d101      	bne.n	80057d0 <AUDIO_SAIx_Init+0xa8>
 80057cc:	2302      	movs	r3, #2
 80057ce:	e00c      	b.n	80057ea <AUDIO_SAIx_Init+0xc2>
 80057d0:	2301      	movs	r3, #1
 80057d2:	e00a      	b.n	80057ea <AUDIO_SAIx_Init+0xc2>
 80057d4:	2300      	movs	r3, #0
 80057d6:	e008      	b.n	80057ea <AUDIO_SAIx_Init+0xc2>
 80057d8:	2303      	movs	r3, #3
 80057da:	e006      	b.n	80057ea <AUDIO_SAIx_Init+0xc2>
 80057dc:	2301      	movs	r3, #1
 80057de:	e004      	b.n	80057ea <AUDIO_SAIx_Init+0xc2>
 80057e0:	2306      	movs	r3, #6
 80057e2:	e002      	b.n	80057ea <AUDIO_SAIx_Init+0xc2>
 80057e4:	2302      	movs	r3, #2
 80057e6:	e000      	b.n	80057ea <AUDIO_SAIx_Init+0xc2>
 80057e8:	230c      	movs	r3, #12
 80057ea:	4a6c      	ldr	r2, [pc, #432]	; (800599c <AUDIO_SAIx_Init+0x274>)
 80057ec:	6213      	str	r3, [r2, #32]
  BSP_AUDIO_hSai_Tx.Init.MonoStereoMode = SAI_STEREOMODE;
 80057ee:	4b6b      	ldr	r3, [pc, #428]	; (800599c <AUDIO_SAIx_Init+0x274>)
 80057f0:	2200      	movs	r2, #0
 80057f2:	625a      	str	r2, [r3, #36]	; 0x24
  BSP_AUDIO_hSai_Tx.Init.CompandingMode = SAI_NOCOMPANDING;
 80057f4:	4b69      	ldr	r3, [pc, #420]	; (800599c <AUDIO_SAIx_Init+0x274>)
 80057f6:	2200      	movs	r2, #0
 80057f8:	629a      	str	r2, [r3, #40]	; 0x28
  BSP_AUDIO_hSai_Tx.Init.TriState       = SAI_OUTPUT_NOTRELEASED;
 80057fa:	4b68      	ldr	r3, [pc, #416]	; (800599c <AUDIO_SAIx_Init+0x274>)
 80057fc:	2200      	movs	r2, #0
 80057fe:	62da      	str	r2, [r3, #44]	; 0x2c
  BSP_AUDIO_hSai_Tx.Init.Protocol       = SAI_FREE_PROTOCOL;
 8005800:	4b66      	ldr	r3, [pc, #408]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005802:	2200      	movs	r2, #0
 8005804:	631a      	str	r2, [r3, #48]	; 0x30
  BSP_AUDIO_hSai_Tx.Init.DataSize       = SAI_DATASIZE_16;
 8005806:	4b65      	ldr	r3, [pc, #404]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005808:	2280      	movs	r2, #128	; 0x80
 800580a:	635a      	str	r2, [r3, #52]	; 0x34
  BSP_AUDIO_hSai_Tx.Init.FirstBit       = SAI_FIRSTBIT_MSB;
 800580c:	4b63      	ldr	r3, [pc, #396]	; (800599c <AUDIO_SAIx_Init+0x274>)
 800580e:	2200      	movs	r2, #0
 8005810:	639a      	str	r2, [r3, #56]	; 0x38
  BSP_AUDIO_hSai_Tx.Init.ClockStrobing  = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005812:	4b62      	ldr	r3, [pc, #392]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005814:	2200      	movs	r2, #0
 8005816:	63da      	str	r2, [r3, #60]	; 0x3c
  Frame Length: 32
  Frame active Length: 16
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  BSP_AUDIO_hSai_Tx.FrameInit.FrameLength = 32;
 8005818:	4b60      	ldr	r3, [pc, #384]	; (800599c <AUDIO_SAIx_Init+0x274>)
 800581a:	2220      	movs	r2, #32
 800581c:	641a      	str	r2, [r3, #64]	; 0x40
  BSP_AUDIO_hSai_Tx.FrameInit.ActiveFrameLength = 16;
 800581e:	4b5f      	ldr	r3, [pc, #380]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005820:	2210      	movs	r2, #16
 8005822:	645a      	str	r2, [r3, #68]	; 0x44
  BSP_AUDIO_hSai_Tx.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8005824:	4b5d      	ldr	r3, [pc, #372]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005826:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800582a:	649a      	str	r2, [r3, #72]	; 0x48
  BSP_AUDIO_hSai_Tx.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800582c:	4b5b      	ldr	r3, [pc, #364]	; (800599c <AUDIO_SAIx_Init+0x274>)
 800582e:	2200      	movs	r2, #0
 8005830:	64da      	str	r2, [r3, #76]	; 0x4c
  BSP_AUDIO_hSai_Tx.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8005832:	4b5a      	ldr	r3, [pc, #360]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005834:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8005838:	651a      	str	r2, [r3, #80]	; 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 2
  Slot Active: Slots 0 and 1 actives */
  BSP_AUDIO_hSai_Tx.SlotInit.FirstBitOffset = 0;
 800583a:	4b58      	ldr	r3, [pc, #352]	; (800599c <AUDIO_SAIx_Init+0x274>)
 800583c:	2200      	movs	r2, #0
 800583e:	655a      	str	r2, [r3, #84]	; 0x54
  BSP_AUDIO_hSai_Tx.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8005840:	4b56      	ldr	r3, [pc, #344]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005842:	2200      	movs	r2, #0
 8005844:	659a      	str	r2, [r3, #88]	; 0x58
  BSP_AUDIO_hSai_Tx.SlotInit.SlotNumber = 2;
 8005846:	4b55      	ldr	r3, [pc, #340]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005848:	2202      	movs	r2, #2
 800584a:	65da      	str	r2, [r3, #92]	; 0x5c
  BSP_AUDIO_hSai_Tx.SlotInit.SlotActive = SAI_SLOTACTIVE_0 | SAI_SLOTACTIVE_1;
 800584c:	4b53      	ldr	r3, [pc, #332]	; (800599c <AUDIO_SAIx_Init+0x274>)
 800584e:	2203      	movs	r2, #3
 8005850:	661a      	str	r2, [r3, #96]	; 0x60
  /* SAI block used for record */
  /*****************************/
  /* Configure SAI_Block_x used for receive
  LSBFirst: Disabled
  DataSize: 16 */
  BSP_AUDIO_hSai_Rx.Init.AudioMode      = SAI_MODESLAVE_RX;
 8005852:	4b54      	ldr	r3, [pc, #336]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 8005854:	2203      	movs	r2, #3
 8005856:	605a      	str	r2, [r3, #4]
  BSP_AUDIO_hSai_Rx.Init.Synchro        = SAI_SYNCHRONOUS;
 8005858:	4b52      	ldr	r3, [pc, #328]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 800585a:	2201      	movs	r2, #1
 800585c:	609a      	str	r2, [r3, #8]
  BSP_AUDIO_hSai_Rx.Init.SynchroExt     = SAI_SYNCEXT_DISABLE;
 800585e:	4b51      	ldr	r3, [pc, #324]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 8005860:	2200      	movs	r2, #0
 8005862:	60da      	str	r2, [r3, #12]
  BSP_AUDIO_hSai_Rx.Init.OutputDrive    = SAI_OUTPUTDRIVE_ENABLE;
 8005864:	4b4f      	ldr	r3, [pc, #316]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 8005866:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800586a:	611a      	str	r2, [r3, #16]
  BSP_AUDIO_hSai_Rx.Init.NoDivider      = SAI_MASTERDIVIDER_ENABLE;
 800586c:	4b4d      	ldr	r3, [pc, #308]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 800586e:	2200      	movs	r2, #0
 8005870:	615a      	str	r2, [r3, #20]
  BSP_AUDIO_hSai_Rx.Init.FIFOThreshold  = SAI_FIFOTHRESHOLD_1QF;
 8005872:	4b4c      	ldr	r3, [pc, #304]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 8005874:	2201      	movs	r2, #1
 8005876:	619a      	str	r2, [r3, #24]
  BSP_AUDIO_hSai_Rx.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_MCKDIV;
 8005878:	4b4a      	ldr	r3, [pc, #296]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 800587a:	2200      	movs	r2, #0
 800587c:	61da      	str	r2, [r3, #28]
  BSP_AUDIO_hSai_Rx.Init.Mckdiv         = SAIClockDivider(AudioFreq);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8005884:	d029      	beq.n	80058da <AUDIO_SAIx_Init+0x1b2>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f642 3211 	movw	r2, #11025	; 0x2b11
 800588c:	4293      	cmp	r3, r2
 800588e:	d022      	beq.n	80058d6 <AUDIO_SAIx_Init+0x1ae>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8005896:	d01c      	beq.n	80058d2 <AUDIO_SAIx_Init+0x1aa>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f245 6222 	movw	r2, #22050	; 0x5622
 800589e:	4293      	cmp	r3, r2
 80058a0:	d015      	beq.n	80058ce <AUDIO_SAIx_Init+0x1a6>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 80058a8:	d00f      	beq.n	80058ca <AUDIO_SAIx_Init+0x1a2>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f64a 4244 	movw	r2, #44100	; 0xac44
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d008      	beq.n	80058c6 <AUDIO_SAIx_Init+0x19e>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d101      	bne.n	80058c2 <AUDIO_SAIx_Init+0x19a>
 80058be:	2302      	movs	r3, #2
 80058c0:	e00c      	b.n	80058dc <AUDIO_SAIx_Init+0x1b4>
 80058c2:	2301      	movs	r3, #1
 80058c4:	e00a      	b.n	80058dc <AUDIO_SAIx_Init+0x1b4>
 80058c6:	2300      	movs	r3, #0
 80058c8:	e008      	b.n	80058dc <AUDIO_SAIx_Init+0x1b4>
 80058ca:	2303      	movs	r3, #3
 80058cc:	e006      	b.n	80058dc <AUDIO_SAIx_Init+0x1b4>
 80058ce:	2301      	movs	r3, #1
 80058d0:	e004      	b.n	80058dc <AUDIO_SAIx_Init+0x1b4>
 80058d2:	2306      	movs	r3, #6
 80058d4:	e002      	b.n	80058dc <AUDIO_SAIx_Init+0x1b4>
 80058d6:	2302      	movs	r3, #2
 80058d8:	e000      	b.n	80058dc <AUDIO_SAIx_Init+0x1b4>
 80058da:	230c      	movs	r3, #12
 80058dc:	4a31      	ldr	r2, [pc, #196]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 80058de:	6213      	str	r3, [r2, #32]
  BSP_AUDIO_hSai_Rx.Init.MonoStereoMode = SAI_MONOMODE;
 80058e0:	4b30      	ldr	r3, [pc, #192]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 80058e2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80058e6:	625a      	str	r2, [r3, #36]	; 0x24
  BSP_AUDIO_hSai_Rx.Init.CompandingMode = SAI_NOCOMPANDING;
 80058e8:	4b2e      	ldr	r3, [pc, #184]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 80058ea:	2200      	movs	r2, #0
 80058ec:	629a      	str	r2, [r3, #40]	; 0x28
  BSP_AUDIO_hSai_Rx.Init.TriState       = SAI_OUTPUT_NOTRELEASED;
 80058ee:	4b2d      	ldr	r3, [pc, #180]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 80058f0:	2200      	movs	r2, #0
 80058f2:	62da      	str	r2, [r3, #44]	; 0x2c
  BSP_AUDIO_hSai_Rx.Init.Protocol       = SAI_FREE_PROTOCOL;
 80058f4:	4b2b      	ldr	r3, [pc, #172]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 80058f6:	2200      	movs	r2, #0
 80058f8:	631a      	str	r2, [r3, #48]	; 0x30
  BSP_AUDIO_hSai_Rx.Init.DataSize       = SAI_DATASIZE_16;
 80058fa:	4b2a      	ldr	r3, [pc, #168]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 80058fc:	2280      	movs	r2, #128	; 0x80
 80058fe:	635a      	str	r2, [r3, #52]	; 0x34
  BSP_AUDIO_hSai_Rx.Init.FirstBit       = SAI_FIRSTBIT_MSB;
 8005900:	4b28      	ldr	r3, [pc, #160]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 8005902:	2200      	movs	r2, #0
 8005904:	639a      	str	r2, [r3, #56]	; 0x38
  BSP_AUDIO_hSai_Rx.Init.ClockStrobing  = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005906:	4b27      	ldr	r3, [pc, #156]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 8005908:	2200      	movs	r2, #0
 800590a:	63da      	str	r2, [r3, #60]	; 0x3c
  Frame Length: 32
  Frame active Length: 16
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  BSP_AUDIO_hSai_Rx.FrameInit.FrameLength = 32;
 800590c:	4b25      	ldr	r3, [pc, #148]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 800590e:	2220      	movs	r2, #32
 8005910:	641a      	str	r2, [r3, #64]	; 0x40
  BSP_AUDIO_hSai_Rx.FrameInit.ActiveFrameLength = 16;
 8005912:	4b24      	ldr	r3, [pc, #144]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 8005914:	2210      	movs	r2, #16
 8005916:	645a      	str	r2, [r3, #68]	; 0x44
  BSP_AUDIO_hSai_Rx.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8005918:	4b22      	ldr	r3, [pc, #136]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 800591a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800591e:	649a      	str	r2, [r3, #72]	; 0x48
  BSP_AUDIO_hSai_Rx.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005920:	4b20      	ldr	r3, [pc, #128]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 8005922:	2200      	movs	r2, #0
 8005924:	64da      	str	r2, [r3, #76]	; 0x4c
  BSP_AUDIO_hSai_Rx.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8005926:	4b1f      	ldr	r3, [pc, #124]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 8005928:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800592c:	651a      	str	r2, [r3, #80]	; 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 2
  Slot Active: Slots 0 and 1 actives */
  BSP_AUDIO_hSai_Rx.SlotInit.FirstBitOffset = 0;
 800592e:	4b1d      	ldr	r3, [pc, #116]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 8005930:	2200      	movs	r2, #0
 8005932:	655a      	str	r2, [r3, #84]	; 0x54
  BSP_AUDIO_hSai_Rx.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8005934:	4b1b      	ldr	r3, [pc, #108]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 8005936:	2200      	movs	r2, #0
 8005938:	659a      	str	r2, [r3, #88]	; 0x58
  BSP_AUDIO_hSai_Rx.SlotInit.SlotNumber = 2;
 800593a:	4b1a      	ldr	r3, [pc, #104]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 800593c:	2202      	movs	r2, #2
 800593e:	65da      	str	r2, [r3, #92]	; 0x5c
  BSP_AUDIO_hSai_Rx.SlotInit.SlotActive = SAI_SLOTACTIVE_0 | SAI_SLOTACTIVE_1;
 8005940:	4b18      	ldr	r3, [pc, #96]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 8005942:	2203      	movs	r2, #3
 8005944:	661a      	str	r2, [r3, #96]	; 0x60

  /*********************************/
  /* Initializes the SAI peripheral*/
  /*********************************/
  if (HAL_SAI_Init(&BSP_AUDIO_hSai_Tx) != HAL_OK)
 8005946:	4815      	ldr	r0, [pc, #84]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005948:	f007 fbe0 	bl	800d10c <HAL_SAI_Init>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d001      	beq.n	8005956 <AUDIO_SAIx_Init+0x22e>
  {
    return AUDIO_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	e01d      	b.n	8005992 <AUDIO_SAIx_Init+0x26a>
  }
  if (HAL_SAI_Init(&BSP_AUDIO_hSai_Rx) != HAL_OK)
 8005956:	4813      	ldr	r0, [pc, #76]	; (80059a4 <AUDIO_SAIx_Init+0x27c>)
 8005958:	f007 fbd8 	bl	800d10c <HAL_SAI_Init>
 800595c:	4603      	mov	r3, r0
 800595e:	2b00      	cmp	r3, #0
 8005960:	d001      	beq.n	8005966 <AUDIO_SAIx_Init+0x23e>
  {
    return AUDIO_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e015      	b.n	8005992 <AUDIO_SAIx_Init+0x26a>
  }

  /******************************************/
  /* Enable SAI peripheral to generate MCLK */
  /******************************************/
  __HAL_SAI_ENABLE(&BSP_AUDIO_hSai_Tx);
 8005966:	4b0d      	ldr	r3, [pc, #52]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	4b0b      	ldr	r3, [pc, #44]	; (800599c <AUDIO_SAIx_Init+0x274>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005974:	601a      	str	r2, [r3, #0]
  /* Transmit one byte to start FS generation */
  if (HAL_SAI_Transmit(&BSP_AUDIO_hSai_Tx, TxData, 2, 1000) != HAL_OK)
 8005976:	f107 010c 	add.w	r1, r7, #12
 800597a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800597e:	2202      	movs	r2, #2
 8005980:	4806      	ldr	r0, [pc, #24]	; (800599c <AUDIO_SAIx_Init+0x274>)
 8005982:	f007 fd35 	bl	800d3f0 <HAL_SAI_Transmit>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d001      	beq.n	8005990 <AUDIO_SAIx_Init+0x268>
  {
    return AUDIO_ERROR;
 800598c:	2301      	movs	r3, #1
 800598e:	e000      	b.n	8005992 <AUDIO_SAIx_Init+0x26a>
  }

  return AUDIO_OK;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	3710      	adds	r7, #16
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}
 800599a:	bf00      	nop
 800599c:	20000ed0 	.word	0x20000ed0
 80059a0:	40015404 	.word	0x40015404
 80059a4:	20000f54 	.word	0x20000f54
 80059a8:	40015424 	.word	0x40015424

080059ac <HAL_SAI_MspInit>:
  * @brief  SAI MSP Init
  * @param  hsai : pointer to a SAI_HandleTypeDef structure
  * @retval None
  */
void HAL_SAI_MspInit(SAI_HandleTypeDef *hsai)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b08e      	sub	sp, #56	; 0x38
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable SAI clock */
  __HAL_RCC_SAI1_CLK_ENABLE();
 80059b4:	4b77      	ldr	r3, [pc, #476]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 80059b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059b8:	4a76      	ldr	r2, [pc, #472]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 80059ba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80059be:	6613      	str	r3, [r2, #96]	; 0x60
 80059c0:	4b74      	ldr	r3, [pc, #464]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 80059c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059c8:	623b      	str	r3, [r7, #32]
 80059ca:	6a3b      	ldr	r3, [r7, #32]

  if (hsai->Instance == SAI1_Block_A)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a71      	ldr	r2, [pc, #452]	; (8005b98 <HAL_SAI_MspInit+0x1ec>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d17f      	bne.n	8005ad6 <HAL_SAI_MspInit+0x12a>
  {
    /* SAI pins configuration: FS, SCK, MCLK and SD pins */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80059d6:	4b6f      	ldr	r3, [pc, #444]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 80059d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059da:	4a6e      	ldr	r2, [pc, #440]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 80059dc:	f043 0302 	orr.w	r3, r3, #2
 80059e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80059e2:	4b6c      	ldr	r3, [pc, #432]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 80059e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059e6:	f003 0302 	and.w	r3, r3, #2
 80059ea:	61fb      	str	r3, [r7, #28]
 80059ec:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80059ee:	4b69      	ldr	r3, [pc, #420]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 80059f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059f2:	4a68      	ldr	r2, [pc, #416]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 80059f4:	f043 0310 	orr.w	r3, r3, #16
 80059f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80059fa:	4b66      	ldr	r3, [pc, #408]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 80059fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059fe:	f003 0310 	and.w	r3, r3, #16
 8005a02:	61bb      	str	r3, [r7, #24]
 8005a04:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8005a06:	2302      	movs	r3, #2
 8005a08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8005a12:	230d      	movs	r3, #13
 8005a14:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Pin       = GPIO_PIN_2;
 8005a16:	2304      	movs	r3, #4
 8005a18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct); /* SAI1_MCLK_A */
 8005a1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005a1e:	4619      	mov	r1, r3
 8005a20:	485e      	ldr	r0, [pc, #376]	; (8005b9c <HAL_SAI_MspInit+0x1f0>)
 8005a22:	f002 fbb9 	bl	8008198 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin       = GPIO_PIN_4;
 8005a26:	2310      	movs	r3, #16
 8005a28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct); /* SAI1_FS_A */
 8005a2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005a2e:	4619      	mov	r1, r3
 8005a30:	485a      	ldr	r0, [pc, #360]	; (8005b9c <HAL_SAI_MspInit+0x1f0>)
 8005a32:	f002 fbb1 	bl	8008198 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin       = GPIO_PIN_10;
 8005a36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005a3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct); /* SAI1_SCK_A */
 8005a3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005a40:	4619      	mov	r1, r3
 8005a42:	4857      	ldr	r0, [pc, #348]	; (8005ba0 <HAL_SAI_MspInit+0x1f4>)
 8005a44:	f002 fba8 	bl	8008198 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin       = GPIO_PIN_6;
 8005a48:	2340      	movs	r3, #64	; 0x40
 8005a4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct); /* SAI1_SD_A */
 8005a4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005a50:	4619      	mov	r1, r3
 8005a52:	4852      	ldr	r0, [pc, #328]	; (8005b9c <HAL_SAI_MspInit+0x1f0>)
 8005a54:	f002 fba0 	bl	8008198 <HAL_GPIO_Init>

    /* Configure the hDmaSaiTx handle parameters */
    __HAL_RCC_DMA2_CLK_ENABLE();
 8005a58:	4b4e      	ldr	r3, [pc, #312]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 8005a5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a5c:	4a4d      	ldr	r2, [pc, #308]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 8005a5e:	f043 0302 	orr.w	r3, r3, #2
 8005a62:	6493      	str	r3, [r2, #72]	; 0x48
 8005a64:	4b4b      	ldr	r3, [pc, #300]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 8005a66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a68:	f003 0302 	and.w	r3, r3, #2
 8005a6c:	617b      	str	r3, [r7, #20]
 8005a6e:	697b      	ldr	r3, [r7, #20]
    hDmaSaiTx.Init.Request             = DMA_REQUEST_1;
 8005a70:	4b4c      	ldr	r3, [pc, #304]	; (8005ba4 <HAL_SAI_MspInit+0x1f8>)
 8005a72:	2201      	movs	r2, #1
 8005a74:	605a      	str	r2, [r3, #4]
    hDmaSaiTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8005a76:	4b4b      	ldr	r3, [pc, #300]	; (8005ba4 <HAL_SAI_MspInit+0x1f8>)
 8005a78:	2210      	movs	r2, #16
 8005a7a:	609a      	str	r2, [r3, #8]
    hDmaSaiTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8005a7c:	4b49      	ldr	r3, [pc, #292]	; (8005ba4 <HAL_SAI_MspInit+0x1f8>)
 8005a7e:	2200      	movs	r2, #0
 8005a80:	60da      	str	r2, [r3, #12]
    hDmaSaiTx.Init.MemInc              = DMA_MINC_ENABLE;
 8005a82:	4b48      	ldr	r3, [pc, #288]	; (8005ba4 <HAL_SAI_MspInit+0x1f8>)
 8005a84:	2280      	movs	r2, #128	; 0x80
 8005a86:	611a      	str	r2, [r3, #16]
    hDmaSaiTx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005a88:	4b46      	ldr	r3, [pc, #280]	; (8005ba4 <HAL_SAI_MspInit+0x1f8>)
 8005a8a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a8e:	615a      	str	r2, [r3, #20]
    hDmaSaiTx.Init.MemDataAlignment    = DMA_MDATAALIGN_HALFWORD;
 8005a90:	4b44      	ldr	r3, [pc, #272]	; (8005ba4 <HAL_SAI_MspInit+0x1f8>)
 8005a92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005a96:	619a      	str	r2, [r3, #24]
    hDmaSaiTx.Init.Mode                = DMA_CIRCULAR;
 8005a98:	4b42      	ldr	r3, [pc, #264]	; (8005ba4 <HAL_SAI_MspInit+0x1f8>)
 8005a9a:	2220      	movs	r2, #32
 8005a9c:	61da      	str	r2, [r3, #28]
    hDmaSaiTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8005a9e:	4b41      	ldr	r3, [pc, #260]	; (8005ba4 <HAL_SAI_MspInit+0x1f8>)
 8005aa0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005aa4:	621a      	str	r2, [r3, #32]
    hDmaSaiTx.Instance                 = DMA2_Channel1;
 8005aa6:	4b3f      	ldr	r3, [pc, #252]	; (8005ba4 <HAL_SAI_MspInit+0x1f8>)
 8005aa8:	4a3f      	ldr	r2, [pc, #252]	; (8005ba8 <HAL_SAI_MspInit+0x1fc>)
 8005aaa:	601a      	str	r2, [r3, #0]
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hDmaSaiTx);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a3d      	ldr	r2, [pc, #244]	; (8005ba4 <HAL_SAI_MspInit+0x1f8>)
 8005ab0:	66da      	str	r2, [r3, #108]	; 0x6c
 8005ab2:	4a3c      	ldr	r2, [pc, #240]	; (8005ba4 <HAL_SAI_MspInit+0x1f8>)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6293      	str	r3, [r2, #40]	; 0x28
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hDmaSaiTx);
 8005ab8:	483a      	ldr	r0, [pc, #232]	; (8005ba4 <HAL_SAI_MspInit+0x1f8>)
 8005aba:	f002 fadb 	bl	8008074 <HAL_DMA_DeInit>
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hDmaSaiTx);
 8005abe:	4839      	ldr	r0, [pc, #228]	; (8005ba4 <HAL_SAI_MspInit+0x1f8>)
 8005ac0:	f002 fa20 	bl	8007f04 <HAL_DMA_Init>
    /* SAI DMA IRQ Channel configuration */
    HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 5, 0);
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	2105      	movs	r1, #5
 8005ac8:	2038      	movs	r0, #56	; 0x38
 8005aca:	f002 f844 	bl	8007b56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8005ace:	2038      	movs	r0, #56	; 0x38
 8005ad0:	f002 f85d 	bl	8007b8e <HAL_NVIC_EnableIRQ>
    HAL_DMA_Init(&hDmaSaiRx);
    /* SAI DMA IRQ Channel configuration */
    HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 5, 0);
    HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
  }
}
 8005ad4:	e059      	b.n	8005b8a <HAL_SAI_MspInit+0x1de>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005ad6:	4b2f      	ldr	r3, [pc, #188]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 8005ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ada:	4a2e      	ldr	r2, [pc, #184]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 8005adc:	f043 0310 	orr.w	r3, r3, #16
 8005ae0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005ae2:	4b2c      	ldr	r3, [pc, #176]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 8005ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ae6:	f003 0310 	and.w	r3, r3, #16
 8005aea:	613b      	str	r3, [r7, #16]
 8005aec:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8005aee:	2302      	movs	r3, #2
 8005af0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8005af2:	2300      	movs	r3, #0
 8005af4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8005af6:	2303      	movs	r3, #3
 8005af8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8005afa:	230d      	movs	r3, #13
 8005afc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Pin       = GPIO_PIN_3;
 8005afe:	2308      	movs	r3, #8
 8005b00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct); /* SAI1_SD_B */
 8005b02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005b06:	4619      	mov	r1, r3
 8005b08:	4824      	ldr	r0, [pc, #144]	; (8005b9c <HAL_SAI_MspInit+0x1f0>)
 8005b0a:	f002 fb45 	bl	8008198 <HAL_GPIO_Init>
    __HAL_RCC_DMA2_CLK_ENABLE();
 8005b0e:	4b21      	ldr	r3, [pc, #132]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 8005b10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b12:	4a20      	ldr	r2, [pc, #128]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 8005b14:	f043 0302 	orr.w	r3, r3, #2
 8005b18:	6493      	str	r3, [r2, #72]	; 0x48
 8005b1a:	4b1e      	ldr	r3, [pc, #120]	; (8005b94 <HAL_SAI_MspInit+0x1e8>)
 8005b1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b1e:	f003 0302 	and.w	r3, r3, #2
 8005b22:	60fb      	str	r3, [r7, #12]
 8005b24:	68fb      	ldr	r3, [r7, #12]
    hDmaSaiRx.Init.Request             = DMA_REQUEST_1;
 8005b26:	4b21      	ldr	r3, [pc, #132]	; (8005bac <HAL_SAI_MspInit+0x200>)
 8005b28:	2201      	movs	r2, #1
 8005b2a:	605a      	str	r2, [r3, #4]
    hDmaSaiRx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8005b2c:	4b1f      	ldr	r3, [pc, #124]	; (8005bac <HAL_SAI_MspInit+0x200>)
 8005b2e:	2200      	movs	r2, #0
 8005b30:	609a      	str	r2, [r3, #8]
    hDmaSaiRx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8005b32:	4b1e      	ldr	r3, [pc, #120]	; (8005bac <HAL_SAI_MspInit+0x200>)
 8005b34:	2200      	movs	r2, #0
 8005b36:	60da      	str	r2, [r3, #12]
    hDmaSaiRx.Init.MemInc              = DMA_MINC_ENABLE;
 8005b38:	4b1c      	ldr	r3, [pc, #112]	; (8005bac <HAL_SAI_MspInit+0x200>)
 8005b3a:	2280      	movs	r2, #128	; 0x80
 8005b3c:	611a      	str	r2, [r3, #16]
    hDmaSaiRx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005b3e:	4b1b      	ldr	r3, [pc, #108]	; (8005bac <HAL_SAI_MspInit+0x200>)
 8005b40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005b44:	615a      	str	r2, [r3, #20]
    hDmaSaiRx.Init.MemDataAlignment    = DMA_MDATAALIGN_HALFWORD;
 8005b46:	4b19      	ldr	r3, [pc, #100]	; (8005bac <HAL_SAI_MspInit+0x200>)
 8005b48:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005b4c:	619a      	str	r2, [r3, #24]
    hDmaSaiRx.Init.Mode                = DMA_CIRCULAR;
 8005b4e:	4b17      	ldr	r3, [pc, #92]	; (8005bac <HAL_SAI_MspInit+0x200>)
 8005b50:	2220      	movs	r2, #32
 8005b52:	61da      	str	r2, [r3, #28]
    hDmaSaiRx.Init.Priority            = DMA_PRIORITY_HIGH;
 8005b54:	4b15      	ldr	r3, [pc, #84]	; (8005bac <HAL_SAI_MspInit+0x200>)
 8005b56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005b5a:	621a      	str	r2, [r3, #32]
    hDmaSaiRx.Instance                 = DMA2_Channel2;
 8005b5c:	4b13      	ldr	r3, [pc, #76]	; (8005bac <HAL_SAI_MspInit+0x200>)
 8005b5e:	4a14      	ldr	r2, [pc, #80]	; (8005bb0 <HAL_SAI_MspInit+0x204>)
 8005b60:	601a      	str	r2, [r3, #0]
    __HAL_LINKDMA(hsai, hdmarx, hDmaSaiRx);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4a11      	ldr	r2, [pc, #68]	; (8005bac <HAL_SAI_MspInit+0x200>)
 8005b66:	671a      	str	r2, [r3, #112]	; 0x70
 8005b68:	4a10      	ldr	r2, [pc, #64]	; (8005bac <HAL_SAI_MspInit+0x200>)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_DMA_DeInit(&hDmaSaiRx);
 8005b6e:	480f      	ldr	r0, [pc, #60]	; (8005bac <HAL_SAI_MspInit+0x200>)
 8005b70:	f002 fa80 	bl	8008074 <HAL_DMA_DeInit>
    HAL_DMA_Init(&hDmaSaiRx);
 8005b74:	480d      	ldr	r0, [pc, #52]	; (8005bac <HAL_SAI_MspInit+0x200>)
 8005b76:	f002 f9c5 	bl	8007f04 <HAL_DMA_Init>
    HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 5, 0);
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	2105      	movs	r1, #5
 8005b7e:	2039      	movs	r0, #57	; 0x39
 8005b80:	f001 ffe9 	bl	8007b56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8005b84:	2039      	movs	r0, #57	; 0x39
 8005b86:	f002 f802 	bl	8007b8e <HAL_NVIC_EnableIRQ>
}
 8005b8a:	bf00      	nop
 8005b8c:	3738      	adds	r7, #56	; 0x38
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}
 8005b92:	bf00      	nop
 8005b94:	40021000 	.word	0x40021000
 8005b98:	40015404 	.word	0x40015404
 8005b9c:	48001000 	.word	0x48001000
 8005ba0:	48000400 	.word	0x48000400
 8005ba4:	20000e40 	.word	0x20000e40
 8005ba8:	40020408 	.word	0x40020408
 8005bac:	20000e88 	.word	0x20000e88
 8005bb0:	4002041c 	.word	0x4002041c

08005bb4 <AUDIO_SAIPLLConfig>:
  * @note   The SAI PLL input clock must be configured in the user application.
  *         The SAI PLL configuration done within this function assumes that
  *         the SAI PLL input clock runs at 8 MHz.
  */
static uint8_t AUDIO_SAIPLLConfig(uint32_t Frequency)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b0a6      	sub	sp, #152	; 0x98
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef RCC_ExCLKInitStruct;

  /* Retrieve actual RCC configuration */
  HAL_RCCEx_GetPeriphCLKConfig(&RCC_ExCLKInitStruct);
 8005bbc:	f107 030c 	add.w	r3, r7, #12
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f006 f913 	bl	800bdec <HAL_RCCEx_GetPeriphCLKConfig>

  if ((Frequency == AUDIO_FREQUENCY_11K)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f642 3211 	movw	r2, #11025	; 0x2b11
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d009      	beq.n	8005be4 <AUDIO_SAIPLLConfig+0x30>
      || (Frequency == AUDIO_FREQUENCY_22K)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f245 6222 	movw	r2, #22050	; 0x5622
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d004      	beq.n	8005be4 <AUDIO_SAIPLLConfig+0x30>
      || (Frequency == AUDIO_FREQUENCY_44K))
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f64a 4244 	movw	r2, #44100	; 0xac44
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d10d      	bne.n	8005c00 <AUDIO_SAIPLLConfig+0x4c>
  {
    /* Configure PLLSAI prescalers */
    /* SAI clock config
    PLLSAI2_VCO= 8 Mhz * PLLSAI1N = 8 * 24 = VCO_192M
    SAI_CK_x = PLLSAI2_VCO/PLLSAI1P = 192/17 = 11.294 Mhz */
    RCC_ExCLKInitStruct.PeriphClockSelection    = RCC_PERIPHCLK_SAI1;
 8005be4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005be8:	60fb      	str	r3, [r7, #12]
    RCC_ExCLKInitStruct.PLLSAI2.PLLSAI2N        = 24;
 8005bea:	2318      	movs	r3, #24
 8005bec:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_ExCLKInitStruct.PLLSAI2.PLLSAI2P        = 17;
 8005bee:	2311      	movs	r3, #17
 8005bf0:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_ExCLKInitStruct.PLLSAI2.PLLSAI2ClockOut = RCC_PLLSAI2_SAI2CLK;
 8005bf2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005bf6:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_ExCLKInitStruct.Sai1ClockSelection      = RCC_SAI1CLKSOURCE_PLLSAI2;
 8005bf8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005bfc:	677b      	str	r3, [r7, #116]	; 0x74
 8005bfe:	e00c      	b.n	8005c1a <AUDIO_SAIPLLConfig+0x66>
  else /* AUDIO_FREQUENCY_8K, AUDIO_FREQUENCY_16K, AUDIO_FREQUENCY_48K, AUDIO_FREQUENCY_96K */
  {
    /* SAI clock config
    PLLSAI2_VCO= 8 Mhz * PLLSAI1N = 8 * 43 = VCO_344M
    SAI_CK_x = PLLSAI1_VCO/PLLSAI2P = 344/7 = 49.142 Mhz */
    RCC_ExCLKInitStruct.PeriphClockSelection    = RCC_PERIPHCLK_SAI1;
 8005c00:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005c04:	60fb      	str	r3, [r7, #12]
    RCC_ExCLKInitStruct.PLLSAI2.PLLSAI2N        = 43;
 8005c06:	232b      	movs	r3, #43	; 0x2b
 8005c08:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_ExCLKInitStruct.PLLSAI2.PLLSAI2P        = 7;
 8005c0a:	2307      	movs	r3, #7
 8005c0c:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_ExCLKInitStruct.PLLSAI2.PLLSAI2ClockOut = RCC_PLLSAI2_SAI2CLK;
 8005c0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005c12:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_ExCLKInitStruct.Sai1ClockSelection      = RCC_SAI1CLKSOURCE_PLLSAI2;
 8005c14:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005c18:	677b      	str	r3, [r7, #116]	; 0x74
  }

  if (HAL_RCCEx_PeriphCLKConfig(&RCC_ExCLKInitStruct) != HAL_OK)
 8005c1a:	f107 030c 	add.w	r3, r7, #12
 8005c1e:	4618      	mov	r0, r3
 8005c20:	f005 fde8 	bl	800b7f4 <HAL_RCCEx_PeriphCLKConfig>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d001      	beq.n	8005c2e <AUDIO_SAIPLLConfig+0x7a>
  {
    return AUDIO_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e000      	b.n	8005c30 <AUDIO_SAIPLLConfig+0x7c>
  }

  return AUDIO_OK;
 8005c2e:	2300      	movs	r3, #0
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	3798      	adds	r7, #152	; 0x98
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}

08005c38 <BSP_IO_Init>:
  *         then the SysTick interrupt must have higher priority (numerically lower)
  *         than the peripheral interrupt. Otherwise the caller ISR process will be blocked.
  * @retval IO_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_IO_Init(void)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b082      	sub	sp, #8
 8005c3c:	af00      	add	r7, sp, #0
  uint8_t ret = IO_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	71fb      	strb	r3, [r7, #7]
  uint8_t mfxstm32l152_id = 0;
 8005c42:	2300      	movs	r3, #0
 8005c44:	71bb      	strb	r3, [r7, #6]

  if (io1_driver == NULL) /* Checks if MFX initialization has been already done */
 8005c46:	4b1a      	ldr	r3, [pc, #104]	; (8005cb0 <BSP_IO_Init+0x78>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d128      	bne.n	8005ca0 <BSP_IO_Init+0x68>
  {
    mfxstm32l152_idd_drv.WakeUp(IO1_I2C_ADDRESS);
 8005c4e:	4b19      	ldr	r3, [pc, #100]	; (8005cb4 <BSP_IO_Init+0x7c>)
 8005c50:	695b      	ldr	r3, [r3, #20]
 8005c52:	2084      	movs	r0, #132	; 0x84
 8005c54:	4798      	blx	r3

    HAL_Delay(10);
 8005c56:	200a      	movs	r0, #10
 8005c58:	f000 fe7e 	bl	8006958 <HAL_Delay>

    /* Read ID and verify the IO expander is ready */
    mfxstm32l152_id = mfxstm32l152_io_drv.ReadID(IO1_I2C_ADDRESS);
 8005c5c:	4b16      	ldr	r3, [pc, #88]	; (8005cb8 <BSP_IO_Init+0x80>)
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	2084      	movs	r0, #132	; 0x84
 8005c62:	4798      	blx	r3
 8005c64:	4603      	mov	r3, r0
 8005c66:	71bb      	strb	r3, [r7, #6]

    if ((mfxstm32l152_id == MFXSTM32L152_ID_1) || (mfxstm32l152_id == MFXSTM32L152_ID_2))
 8005c68:	79bb      	ldrb	r3, [r7, #6]
 8005c6a:	2b7b      	cmp	r3, #123	; 0x7b
 8005c6c:	d002      	beq.n	8005c74 <BSP_IO_Init+0x3c>
 8005c6e:	79bb      	ldrb	r3, [r7, #6]
 8005c70:	2b79      	cmp	r3, #121	; 0x79
 8005c72:	d117      	bne.n	8005ca4 <BSP_IO_Init+0x6c>
    {
      /* Initialize the MFX */
      io1_driver = &mfxstm32l152_io_drv;
 8005c74:	4b0e      	ldr	r3, [pc, #56]	; (8005cb0 <BSP_IO_Init+0x78>)
 8005c76:	4a10      	ldr	r2, [pc, #64]	; (8005cb8 <BSP_IO_Init+0x80>)
 8005c78:	601a      	str	r2, [r3, #0]

      /* Initialize the MFX IO driver structure  */
      if (io1_driver->Init != NULL)
 8005c7a:	4b0d      	ldr	r3, [pc, #52]	; (8005cb0 <BSP_IO_Init+0x78>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d00f      	beq.n	8005ca4 <BSP_IO_Init+0x6c>
      {
        io1_driver->Init(IO1_I2C_ADDRESS);
 8005c84:	4b0a      	ldr	r3, [pc, #40]	; (8005cb0 <BSP_IO_Init+0x78>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	2084      	movs	r0, #132	; 0x84
 8005c8c:	4798      	blx	r3
        io1_driver->Start(IO1_I2C_ADDRESS, IO1_PIN_ALL >> IO1_PIN_OFFSET);
 8005c8e:	4b08      	ldr	r3, [pc, #32]	; (8005cb0 <BSP_IO_Init+0x78>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	4909      	ldr	r1, [pc, #36]	; (8005cbc <BSP_IO_Init+0x84>)
 8005c96:	2084      	movs	r0, #132	; 0x84
 8005c98:	4798      	blx	r3

        ret = IO_OK;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	71fb      	strb	r3, [r7, #7]
 8005c9e:	e001      	b.n	8005ca4 <BSP_IO_Init+0x6c>
      }
    }
  }
  else
  {
    ret = IO_ALREADY_INITIALIZED;
 8005ca0:	2303      	movs	r3, #3
 8005ca2:	71fb      	strb	r3, [r7, #7]
  }

  return ret;
 8005ca4:	79fb      	ldrb	r3, [r7, #7]
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3708      	adds	r7, #8
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	bf00      	nop
 8005cb0:	20000fd8 	.word	0x20000fd8
 8005cb4:	20000130 	.word	0x20000130
 8005cb8:	20000104 	.word	0x20000104
 8005cbc:	000301ff 	.word	0x000301ff

08005cc0 <BSP_IO_ConfigPin>:
  *            @arg  IO_MODE_IT_LOW_LEVEL
  *            @arg  IO_MODE_IT_HIGH_LEVEL
  * @retval IO_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_IO_ConfigPin(uint32_t IO_Pin, IO_ModeTypedef IO_Mode)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b084      	sub	sp, #16
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
 8005cc8:	460b      	mov	r3, r1
 8005cca:	70fb      	strb	r3, [r7, #3]
  uint32_t io1_pin = 0;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	60fb      	str	r3, [r7, #12]

  io1_pin = (IO_Pin & IO1_PIN_ALL) >> IO1_PIN_OFFSET;
 8005cd0:	687a      	ldr	r2, [r7, #4]
 8005cd2:	4b07      	ldr	r3, [pc, #28]	; (8005cf0 <BSP_IO_ConfigPin+0x30>)
 8005cd4:	4013      	ands	r3, r2
 8005cd6:	60fb      	str	r3, [r7, #12]


  /* Configure the selected IO Expander 1 pin(s) mode */
  io1_driver->Config(IO1_I2C_ADDRESS, io1_pin, IO_Mode);
 8005cd8:	4b06      	ldr	r3, [pc, #24]	; (8005cf4 <BSP_IO_ConfigPin+0x34>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	691b      	ldr	r3, [r3, #16]
 8005cde:	78fa      	ldrb	r2, [r7, #3]
 8005ce0:	68f9      	ldr	r1, [r7, #12]
 8005ce2:	2084      	movs	r0, #132	; 0x84
 8005ce4:	4798      	blx	r3

  return IO_OK;
 8005ce6:	2300      	movs	r3, #0
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3710      	adds	r7, #16
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	000301ff 	.word	0x000301ff
 8005cf4:	20000fd8 	.word	0x20000fd8

08005cf8 <BSP_IO_WritePin>:
  *          This parameter can be any combination of the IO pins.
  * @param  PinState: New pins state to write
  * @retval None
  */
void BSP_IO_WritePin(uint32_t IO_Pin, uint8_t PinState)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b084      	sub	sp, #16
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	460b      	mov	r3, r1
 8005d02:	70fb      	strb	r3, [r7, #3]
  uint32_t io1_pin = 0;
 8005d04:	2300      	movs	r3, #0
 8005d06:	60fb      	str	r3, [r7, #12]

  io1_pin = (IO_Pin & IO1_PIN_ALL) >> IO1_PIN_OFFSET;
 8005d08:	687a      	ldr	r2, [r7, #4]
 8005d0a:	4b07      	ldr	r3, [pc, #28]	; (8005d28 <BSP_IO_WritePin+0x30>)
 8005d0c:	4013      	ands	r3, r2
 8005d0e:	60fb      	str	r3, [r7, #12]

  /* Sets the IO Expander 1 selected pins state */
  io1_driver->WritePin(IO1_I2C_ADDRESS, io1_pin, PinState);
 8005d10:	4b06      	ldr	r3, [pc, #24]	; (8005d2c <BSP_IO_WritePin+0x34>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	695b      	ldr	r3, [r3, #20]
 8005d16:	78fa      	ldrb	r2, [r7, #3]
 8005d18:	68f9      	ldr	r1, [r7, #12]
 8005d1a:	2084      	movs	r0, #132	; 0x84
 8005d1c:	4798      	blx	r3

}
 8005d1e:	bf00      	nop
 8005d20:	3710      	adds	r7, #16
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	bf00      	nop
 8005d28:	000301ff 	.word	0x000301ff
 8005d2c:	20000fd8 	.word	0x20000fd8

08005d30 <BSP_LCD_Init>:
  * @brief  Initializes the LCD.
  * @param  None
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	af00      	add	r7, sp, #0
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 8005d34:	2001      	movs	r0, #1
 8005d36:	f000 f803 	bl	8005d40 <BSP_LCD_InitEx>
 8005d3a:	4603      	mov	r3, r0
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <BSP_LCD_InitEx>:
  * @brief  Initializes the LCD with a given orientation.
  * @param  orientation: LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(uint32_t orientation)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  uint8_t ret = LCD_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	73fb      	strb	r3, [r7, #15]
  uint32_t i = 0;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	60bb      	str	r3, [r7, #8]

  if (bsp_lcd_initialized == 1)
 8005d50:	4b33      	ldr	r3, [pc, #204]	; (8005e20 <BSP_LCD_InitEx+0xe0>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	d102      	bne.n	8005d5e <BSP_LCD_InitEx+0x1e>
  {
    ret = LCD_OK;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	73fb      	strb	r3, [r7, #15]
 8005d5c:	e05b      	b.n	8005e16 <BSP_LCD_InitEx+0xd6>
  }
  else
  {
    /* Initialize the IO functionalities */
    if (BSP_IO_Init() == IO_ERROR)
 8005d5e:	f7ff ff6b 	bl	8005c38 <BSP_IO_Init>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d101      	bne.n	8005d6c <BSP_LCD_InitEx+0x2c>
    {
      BSP_ErrorHandler();
 8005d68:	f7fe fd40 	bl	80047ec <BSP_ErrorHandler>
    }

    /* Initialize LCD special pins GPIOs */
    BSP_LCD_MspInit();
 8005d6c:	f000 fb20 	bl	80063b0 <BSP_LCD_MspInit>

    /* LCD Power On */
    HAL_GPIO_WritePin(LCD_PWR_CTRL_GPIO_PORT, LCD_PWR_CTRL_PIN, GPIO_PIN_RESET);
 8005d70:	2200      	movs	r2, #0
 8005d72:	2101      	movs	r1, #1
 8005d74:	482b      	ldr	r0, [pc, #172]	; (8005e24 <BSP_LCD_InitEx+0xe4>)
 8005d76:	f002 fc93 	bl	80086a0 <HAL_GPIO_WritePin>

    /* Default value for draw propriety */
    DrawProp.BackColor = 0xFFFF;
 8005d7a:	4b2b      	ldr	r3, [pc, #172]	; (8005e28 <BSP_LCD_InitEx+0xe8>)
 8005d7c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005d80:	605a      	str	r2, [r3, #4]
    DrawProp.pFont     = &Font24;
 8005d82:	4b29      	ldr	r3, [pc, #164]	; (8005e28 <BSP_LCD_InitEx+0xe8>)
 8005d84:	4a29      	ldr	r2, [pc, #164]	; (8005e2c <BSP_LCD_InitEx+0xec>)
 8005d86:	609a      	str	r2, [r3, #8]
    DrawProp.TextColor = 0x0000;
 8005d88:	4b27      	ldr	r3, [pc, #156]	; (8005e28 <BSP_LCD_InitEx+0xe8>)
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	601a      	str	r2, [r3, #0]

    if ((WakeUpFromStandby == RESET) && (WakeUpFromShutdown == RESET))
 8005d8e:	4b28      	ldr	r3, [pc, #160]	; (8005e30 <BSP_LCD_InitEx+0xf0>)
 8005d90:	781b      	ldrb	r3, [r3, #0]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d108      	bne.n	8005da8 <BSP_LCD_InitEx+0x68>
 8005d96:	4b27      	ldr	r3, [pc, #156]	; (8005e34 <BSP_LCD_InitEx+0xf4>)
 8005d98:	781b      	ldrb	r3, [r3, #0]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d104      	bne.n	8005da8 <BSP_LCD_InitEx+0x68>
    {
      /* Backlight control signal assertion */
      HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8005d9e:	2201      	movs	r2, #1
 8005da0:	2101      	movs	r1, #1
 8005da2:	4825      	ldr	r0, [pc, #148]	; (8005e38 <BSP_LCD_InitEx+0xf8>)
 8005da4:	f002 fc7c 	bl	80086a0 <HAL_GPIO_WritePin>
    }

    /* Reset the LCD */
    BSP_LCD_Reset();
 8005da8:	f000 f850 	bl	8005e4c <BSP_LCD_Reset>

    if (ST7789H2_drv.ReadID() == ST7789H2_ID)
 8005dac:	4b23      	ldr	r3, [pc, #140]	; (8005e3c <BSP_LCD_InitEx+0xfc>)
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	4798      	blx	r3
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b85      	cmp	r3, #133	; 0x85
 8005db6:	d12e      	bne.n	8005e16 <BSP_LCD_InitEx+0xd6>
    {
      LcdDrv = &ST7789H2_drv;
 8005db8:	4b21      	ldr	r3, [pc, #132]	; (8005e40 <BSP_LCD_InitEx+0x100>)
 8005dba:	4a20      	ldr	r2, [pc, #128]	; (8005e3c <BSP_LCD_InitEx+0xfc>)
 8005dbc:	601a      	str	r2, [r3, #0]

      /* LCD Init */
      LcdDrv->Init();
 8005dbe:	4b20      	ldr	r3, [pc, #128]	; (8005e40 <BSP_LCD_InitEx+0x100>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4798      	blx	r3

      /* Fill LCD frame memory with white pixels (or black pixels if INIT_BLACK_LCD is enabled) */
      ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t *)NULL, 0);  /* RAM Write Data */
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	2100      	movs	r1, #0
 8005dca:	202c      	movs	r0, #44	; 0x2c
 8005dcc:	f7fe fad5 	bl	800437a <ST7789H2_WriteReg>
      for (i = 0; i < (ST7789H2_LCD_PIXEL_WIDTH * ST7789H2_LCD_PIXEL_HEIGHT); i++)
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	60bb      	str	r3, [r7, #8]
 8005dd4:	e006      	b.n	8005de4 <BSP_LCD_InitEx+0xa4>
      {
#if defined(INIT_BLACK_LCD)
        LCD_IO_WriteData(0x0);
#else
        LCD_IO_WriteData(0xFFFF);
 8005dd6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005dda:	f7ff fabb 	bl	8005354 <LCD_IO_WriteData>
      for (i = 0; i < (ST7789H2_LCD_PIXEL_WIDTH * ST7789H2_LCD_PIXEL_HEIGHT); i++)
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	3301      	adds	r3, #1
 8005de2:	60bb      	str	r3, [r7, #8]
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
 8005dea:	d3f4      	bcc.n	8005dd6 <BSP_LCD_InitEx+0x96>
#endif
      }

      if (orientation == LCD_ORIENTATION_PORTRAIT)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d106      	bne.n	8005e00 <BSP_LCD_InitEx+0xc0>
      {
        ST7789H2_SetOrientation(ST7789H2_ORIENTATION_PORTRAIT);
 8005df2:	2000      	movs	r0, #0
 8005df4:	f7fe f9bf 	bl	8004176 <ST7789H2_SetOrientation>
        LCD_orientation = LCD_ORIENTATION_PORTRAIT;
 8005df8:	4b12      	ldr	r3, [pc, #72]	; (8005e44 <BSP_LCD_InitEx+0x104>)
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	701a      	strb	r2, [r3, #0]
 8005dfe:	e002      	b.n	8005e06 <BSP_LCD_InitEx+0xc6>
      }
      else
      {
        LCD_orientation = LCD_ORIENTATION_LANDSCAPE;
 8005e00:	4b10      	ldr	r3, [pc, #64]	; (8005e44 <BSP_LCD_InitEx+0x104>)
 8005e02:	2201      	movs	r2, #1
 8005e04:	701a      	strb	r2, [r3, #0]
      }
      /* Initialize the font */
      BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8005e06:	4810      	ldr	r0, [pc, #64]	; (8005e48 <BSP_LCD_InitEx+0x108>)
 8005e08:	f000 f868 	bl	8005edc <BSP_LCD_SetFont>

      bsp_lcd_initialized = 1;
 8005e0c:	4b04      	ldr	r3, [pc, #16]	; (8005e20 <BSP_LCD_InitEx+0xe0>)
 8005e0e:	2201      	movs	r2, #1
 8005e10:	601a      	str	r2, [r3, #0]
      ret = LCD_OK;
 8005e12:	2300      	movs	r3, #0
 8005e14:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8005e16:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	3710      	adds	r7, #16
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}
 8005e20:	20000fdc 	.word	0x20000fdc
 8005e24:	48001c00 	.word	0x48001c00
 8005e28:	20000fe4 	.word	0x20000fe4
 8005e2c:	200001bc 	.word	0x200001bc
 8005e30:	20000fe0 	.word	0x20000fe0
 8005e34:	20000fe1 	.word	0x20000fe1
 8005e38:	48002000 	.word	0x48002000
 8005e3c:	2000017c 	.word	0x2000017c
 8005e40:	20000ff0 	.word	0x20000ff0
 8005e44:	200001d4 	.word	0x200001d4
 8005e48:	200001cc 	.word	0x200001cc

08005e4c <BSP_LCD_Reset>:
  * @brief  Reset the LCD.
  * @param  None
  * @retval LCD state
  */
void BSP_LCD_Reset(void)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	af00      	add	r7, sp, #0
  /* Apply hardware reset according to procedure indicated in FRD154BP2901 documentation */
  BSP_IO_WritePin(LCD_RST_PIN, GPIO_PIN_RESET);
 8005e50:	2100      	movs	r1, #0
 8005e52:	2004      	movs	r0, #4
 8005e54:	f7ff ff50 	bl	8005cf8 <BSP_IO_WritePin>
  HAL_Delay(5);   /* Reset signal asserted during 5ms  */
 8005e58:	2005      	movs	r0, #5
 8005e5a:	f000 fd7d 	bl	8006958 <HAL_Delay>
  BSP_IO_WritePin(LCD_RST_PIN, GPIO_PIN_SET);
 8005e5e:	2101      	movs	r1, #1
 8005e60:	2004      	movs	r0, #4
 8005e62:	f7ff ff49 	bl	8005cf8 <BSP_IO_WritePin>
  HAL_Delay(10);  /* Reset signal released during 10ms */
 8005e66:	200a      	movs	r0, #10
 8005e68:	f000 fd76 	bl	8006958 <HAL_Delay>
  BSP_IO_WritePin(LCD_RST_PIN, GPIO_PIN_RESET);
 8005e6c:	2100      	movs	r1, #0
 8005e6e:	2004      	movs	r0, #4
 8005e70:	f7ff ff42 	bl	8005cf8 <BSP_IO_WritePin>
  HAL_Delay(20);  /* Reset signal asserted during 20ms */
 8005e74:	2014      	movs	r0, #20
 8005e76:	f000 fd6f 	bl	8006958 <HAL_Delay>
  BSP_IO_WritePin(LCD_RST_PIN, GPIO_PIN_SET);
 8005e7a:	2101      	movs	r1, #1
 8005e7c:	2004      	movs	r0, #4
 8005e7e:	f7ff ff3b 	bl	8005cf8 <BSP_IO_WritePin>
  HAL_Delay(10);  /* Reset signal released during 10ms */
 8005e82:	200a      	movs	r0, #10
 8005e84:	f000 fd68 	bl	8006958 <HAL_Delay>
}
 8005e88:	bf00      	nop
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <BSP_LCD_GetXSize>:
  * @brief  Gets the LCD X size.
  * @param  None
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	af00      	add	r7, sp, #0
  return (LcdDrv->GetLcdPixelWidth());
 8005e90:	4b03      	ldr	r3, [pc, #12]	; (8005ea0 <BSP_LCD_GetXSize+0x14>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e96:	4798      	blx	r3
 8005e98:	4603      	mov	r3, r0
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	bd80      	pop	{r7, pc}
 8005e9e:	bf00      	nop
 8005ea0:	20000ff0 	.word	0x20000ff0

08005ea4 <BSP_LCD_GetYSize>:
  * @brief  Gets the LCD Y size.
  * @param  None
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	af00      	add	r7, sp, #0
  return (LcdDrv->GetLcdPixelHeight());
 8005ea8:	4b03      	ldr	r3, [pc, #12]	; (8005eb8 <BSP_LCD_GetYSize+0x14>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eae:	4798      	blx	r3
 8005eb0:	4603      	mov	r3, r0
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	bd80      	pop	{r7, pc}
 8005eb6:	bf00      	nop
 8005eb8:	20000ff0 	.word	0x20000ff0

08005ebc <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code RGB(5-6-5)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint16_t Color)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	80fb      	strh	r3, [r7, #6]
  DrawProp.TextColor = Color;
 8005ec6:	88fb      	ldrh	r3, [r7, #6]
 8005ec8:	4a03      	ldr	r2, [pc, #12]	; (8005ed8 <BSP_LCD_SetTextColor+0x1c>)
 8005eca:	6013      	str	r3, [r2, #0]
}
 8005ecc:	bf00      	nop
 8005ece:	370c      	adds	r7, #12
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr
 8005ed8:	20000fe4 	.word	0x20000fe4

08005edc <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  DrawProp.pFont = fonts;
 8005ee4:	4a04      	ldr	r2, [pc, #16]	; (8005ef8 <BSP_LCD_SetFont+0x1c>)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6093      	str	r3, [r2, #8]
}
 8005eea:	bf00      	nop
 8005eec:	370c      	adds	r7, #12
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr
 8005ef6:	bf00      	nop
 8005ef8:	20000fe4 	.word	0x20000fe4

08005efc <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b082      	sub	sp, #8
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	4603      	mov	r3, r0
 8005f04:	80fb      	strh	r3, [r7, #6]
 8005f06:	460b      	mov	r3, r1
 8005f08:	80bb      	strh	r3, [r7, #4]
 8005f0a:	4613      	mov	r3, r2
 8005f0c:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii - ' ') *\
 8005f0e:	4b0f      	ldr	r3, [pc, #60]	; (8005f4c <BSP_LCD_DisplayChar+0x50>)
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	78fb      	ldrb	r3, [r7, #3]
 8005f16:	3b20      	subs	r3, #32
                                              DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 8005f18:	490c      	ldr	r1, [pc, #48]	; (8005f4c <BSP_LCD_DisplayChar+0x50>)
 8005f1a:	6889      	ldr	r1, [r1, #8]
 8005f1c:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii - ' ') *\
 8005f1e:	fb03 f101 	mul.w	r1, r3, r1
                                              DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 8005f22:	4b0a      	ldr	r3, [pc, #40]	; (8005f4c <BSP_LCD_DisplayChar+0x50>)
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	889b      	ldrh	r3, [r3, #4]
 8005f28:	3307      	adds	r3, #7
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	da00      	bge.n	8005f30 <BSP_LCD_DisplayChar+0x34>
 8005f2e:	3307      	adds	r3, #7
 8005f30:	10db      	asrs	r3, r3, #3
 8005f32:	fb01 f303 	mul.w	r3, r1, r3
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii - ' ') *\
 8005f36:	441a      	add	r2, r3
 8005f38:	88b9      	ldrh	r1, [r7, #4]
 8005f3a:	88fb      	ldrh	r3, [r7, #6]
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	f000 fa93 	bl	8006468 <DrawChar>
}
 8005f42:	bf00      	nop
 8005f44:	3708      	adds	r7, #8
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	20000fe4 	.word	0x20000fe4

08005f50 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Line_ModeTypdef Mode)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b088      	sub	sp, #32
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	60ba      	str	r2, [r7, #8]
 8005f58:	461a      	mov	r2, r3
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	81fb      	strh	r3, [r7, #14]
 8005f5e:	460b      	mov	r3, r1
 8005f60:	81bb      	strh	r3, [r7, #12]
 8005f62:	4613      	mov	r3, r2
 8005f64:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8005f66:	2301      	movs	r3, #1
 8005f68:	83fb      	strh	r3, [r7, #30]
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	61bb      	str	r3, [r7, #24]
 8005f72:	2300      	movs	r3, #0
 8005f74:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++)
 8005f7a:	e002      	b.n	8005f82 <BSP_LCD_DisplayStringAt+0x32>
  {
    size ++ ;
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	3301      	adds	r3, #1
 8005f80:	61bb      	str	r3, [r7, #24]
  while (*ptr++)
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	1c5a      	adds	r2, r3, #1
 8005f86:	617a      	str	r2, [r7, #20]
 8005f88:	781b      	ldrb	r3, [r3, #0]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d1f6      	bne.n	8005f7c <BSP_LCD_DisplayStringAt+0x2c>
  }

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize() / DrawProp.pFont->Width);
 8005f8e:	f7ff ff7d 	bl	8005e8c <BSP_LCD_GetXSize>
 8005f92:	4602      	mov	r2, r0
 8005f94:	4b33      	ldr	r3, [pc, #204]	; (8006064 <BSP_LCD_DisplayStringAt+0x114>)
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	889b      	ldrh	r3, [r3, #4]
 8005f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f9e:	613b      	str	r3, [r7, #16]

  switch (Mode)
 8005fa0:	79fb      	ldrb	r3, [r7, #7]
 8005fa2:	2b03      	cmp	r3, #3
 8005fa4:	d014      	beq.n	8005fd0 <BSP_LCD_DisplayStringAt+0x80>
 8005fa6:	2b03      	cmp	r3, #3
 8005fa8:	dc23      	bgt.n	8005ff2 <BSP_LCD_DisplayStringAt+0xa2>
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d002      	beq.n	8005fb4 <BSP_LCD_DisplayStringAt+0x64>
 8005fae:	2b02      	cmp	r3, #2
 8005fb0:	d011      	beq.n	8005fd6 <BSP_LCD_DisplayStringAt+0x86>
 8005fb2:	e01e      	b.n	8005ff2 <BSP_LCD_DisplayStringAt+0xa2>
  {
    case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size) * DrawProp.pFont->Width) / 2;
 8005fb4:	693a      	ldr	r2, [r7, #16]
 8005fb6:	69bb      	ldr	r3, [r7, #24]
 8005fb8:	1ad3      	subs	r3, r2, r3
 8005fba:	4a2a      	ldr	r2, [pc, #168]	; (8006064 <BSP_LCD_DisplayStringAt+0x114>)
 8005fbc:	6892      	ldr	r2, [r2, #8]
 8005fbe:	8892      	ldrh	r2, [r2, #4]
 8005fc0:	fb02 f303 	mul.w	r3, r2, r3
 8005fc4:	085b      	lsrs	r3, r3, #1
 8005fc6:	b29a      	uxth	r2, r3
 8005fc8:	89fb      	ldrh	r3, [r7, #14]
 8005fca:	4413      	add	r3, r2
 8005fcc:	83fb      	strh	r3, [r7, #30]
      break;
 8005fce:	e013      	b.n	8005ff8 <BSP_LCD_DisplayStringAt+0xa8>
    }
    case LEFT_MODE:
    {
      refcolumn = Xpos;
 8005fd0:	89fb      	ldrh	r3, [r7, #14]
 8005fd2:	83fb      	strh	r3, [r7, #30]
      break;
 8005fd4:	e010      	b.n	8005ff8 <BSP_LCD_DisplayStringAt+0xa8>
    }
    case RIGHT_MODE:
    {
      refcolumn =  - Xpos + ((xsize - size) * DrawProp.pFont->Width);
 8005fd6:	693a      	ldr	r2, [r7, #16]
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	1ad3      	subs	r3, r2, r3
 8005fdc:	b29a      	uxth	r2, r3
 8005fde:	4b21      	ldr	r3, [pc, #132]	; (8006064 <BSP_LCD_DisplayStringAt+0x114>)
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	889b      	ldrh	r3, [r3, #4]
 8005fe4:	fb12 f303 	smulbb	r3, r2, r3
 8005fe8:	b29a      	uxth	r2, r3
 8005fea:	89fb      	ldrh	r3, [r7, #14]
 8005fec:	1ad3      	subs	r3, r2, r3
 8005fee:	83fb      	strh	r3, [r7, #30]
      break;
 8005ff0:	e002      	b.n	8005ff8 <BSP_LCD_DisplayStringAt+0xa8>
    }
    default:
    {
      refcolumn = Xpos;
 8005ff2:	89fb      	ldrh	r3, [r7, #14]
 8005ff4:	83fb      	strh	r3, [r7, #30]
      break;
 8005ff6:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8005ff8:	8bfb      	ldrh	r3, [r7, #30]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d003      	beq.n	8006006 <BSP_LCD_DisplayStringAt+0xb6>
 8005ffe:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006002:	2b00      	cmp	r3, #0
 8006004:	da15      	bge.n	8006032 <BSP_LCD_DisplayStringAt+0xe2>
  {
    refcolumn = 1;
 8006006:	2301      	movs	r3, #1
 8006008:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on lCD */
  while ((*Text != 0) && (((BSP_LCD_GetXSize() - (i * DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 800600a:	e012      	b.n	8006032 <BSP_LCD_DisplayStringAt+0xe2>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	781a      	ldrb	r2, [r3, #0]
 8006010:	89b9      	ldrh	r1, [r7, #12]
 8006012:	8bfb      	ldrh	r3, [r7, #30]
 8006014:	4618      	mov	r0, r3
 8006016:	f7ff ff71 	bl	8005efc <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp.pFont->Width;
 800601a:	4b12      	ldr	r3, [pc, #72]	; (8006064 <BSP_LCD_DisplayStringAt+0x114>)
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	889a      	ldrh	r2, [r3, #4]
 8006020:	8bfb      	ldrh	r3, [r7, #30]
 8006022:	4413      	add	r3, r2
 8006024:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	3301      	adds	r3, #1
 800602a:	60bb      	str	r3, [r7, #8]
    i++;
 800602c:	8bbb      	ldrh	r3, [r7, #28]
 800602e:	3301      	adds	r3, #1
 8006030:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) && (((BSP_LCD_GetXSize() - (i * DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d00f      	beq.n	800605a <BSP_LCD_DisplayStringAt+0x10a>
 800603a:	f7ff ff27 	bl	8005e8c <BSP_LCD_GetXSize>
 800603e:	4601      	mov	r1, r0
 8006040:	8bbb      	ldrh	r3, [r7, #28]
 8006042:	4a08      	ldr	r2, [pc, #32]	; (8006064 <BSP_LCD_DisplayStringAt+0x114>)
 8006044:	6892      	ldr	r2, [r2, #8]
 8006046:	8892      	ldrh	r2, [r2, #4]
 8006048:	fb02 f303 	mul.w	r3, r2, r3
 800604c:	1acb      	subs	r3, r1, r3
 800604e:	b29b      	uxth	r3, r3
 8006050:	4a04      	ldr	r2, [pc, #16]	; (8006064 <BSP_LCD_DisplayStringAt+0x114>)
 8006052:	6892      	ldr	r2, [r2, #8]
 8006054:	8892      	ldrh	r2, [r2, #4]
 8006056:	4293      	cmp	r3, r2
 8006058:	d2d8      	bcs.n	800600c <BSP_LCD_DisplayStringAt+0xbc>
  }
}
 800605a:	bf00      	nop
 800605c:	3720      	adds	r7, #32
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}
 8006062:	bf00      	nop
 8006064:	20000fe4 	.word	0x20000fe4

08006068 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in RGB mode (5-6-5)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGB_Code)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b082      	sub	sp, #8
 800606c:	af00      	add	r7, sp, #0
 800606e:	4603      	mov	r3, r0
 8006070:	80fb      	strh	r3, [r7, #6]
 8006072:	460b      	mov	r3, r1
 8006074:	80bb      	strh	r3, [r7, #4]
 8006076:	4613      	mov	r3, r2
 8006078:	807b      	strh	r3, [r7, #2]
  if (LcdDrv->WritePixel != NULL)
 800607a:	4b08      	ldr	r3, [pc, #32]	; (800609c <BSP_LCD_DrawPixel+0x34>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	695b      	ldr	r3, [r3, #20]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d006      	beq.n	8006092 <BSP_LCD_DrawPixel+0x2a>
  {
    LcdDrv->WritePixel(Xpos, Ypos, RGB_Code);
 8006084:	4b05      	ldr	r3, [pc, #20]	; (800609c <BSP_LCD_DrawPixel+0x34>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	887a      	ldrh	r2, [r7, #2]
 800608c:	88b9      	ldrh	r1, [r7, #4]
 800608e:	88f8      	ldrh	r0, [r7, #6]
 8006090:	4798      	blx	r3
  }
}
 8006092:	bf00      	nop
 8006094:	3708      	adds	r7, #8
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}
 800609a:	bf00      	nop
 800609c:	20000ff0 	.word	0x20000ff0

080060a0 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80060a0:	b590      	push	{r4, r7, lr}
 80060a2:	b085      	sub	sp, #20
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	4603      	mov	r3, r0
 80060a8:	80fb      	strh	r3, [r7, #6]
 80060aa:	460b      	mov	r3, r1
 80060ac:	80bb      	strh	r3, [r7, #4]
 80060ae:	4613      	mov	r3, r2
 80060b0:	807b      	strh	r3, [r7, #2]
  uint32_t index = 0;
 80060b2:	2300      	movs	r3, #0
 80060b4:	60fb      	str	r3, [r7, #12]

  if (LcdDrv->DrawHLine != NULL)
 80060b6:	4b15      	ldr	r3, [pc, #84]	; (800610c <BSP_LCD_DrawHLine+0x6c>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	6a1b      	ldr	r3, [r3, #32]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d00a      	beq.n	80060d6 <BSP_LCD_DrawHLine+0x36>
  {
    LcdDrv->DrawHLine(DrawProp.TextColor, Xpos, Ypos, Length);
 80060c0:	4b12      	ldr	r3, [pc, #72]	; (800610c <BSP_LCD_DrawHLine+0x6c>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	6a1c      	ldr	r4, [r3, #32]
 80060c6:	4b12      	ldr	r3, [pc, #72]	; (8006110 <BSP_LCD_DrawHLine+0x70>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	b298      	uxth	r0, r3
 80060cc:	887b      	ldrh	r3, [r7, #2]
 80060ce:	88ba      	ldrh	r2, [r7, #4]
 80060d0:	88f9      	ldrh	r1, [r7, #6]
 80060d2:	47a0      	blx	r4
    for (index = 0; index < Length; index++)
    {
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
    }
  }
}
 80060d4:	e015      	b.n	8006102 <BSP_LCD_DrawHLine+0x62>
    for (index = 0; index < Length; index++)
 80060d6:	2300      	movs	r3, #0
 80060d8:	60fb      	str	r3, [r7, #12]
 80060da:	e00e      	b.n	80060fa <BSP_LCD_DrawHLine+0x5a>
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	b29a      	uxth	r2, r3
 80060e0:	88fb      	ldrh	r3, [r7, #6]
 80060e2:	4413      	add	r3, r2
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	4a0a      	ldr	r2, [pc, #40]	; (8006110 <BSP_LCD_DrawHLine+0x70>)
 80060e8:	6812      	ldr	r2, [r2, #0]
 80060ea:	b292      	uxth	r2, r2
 80060ec:	88b9      	ldrh	r1, [r7, #4]
 80060ee:	4618      	mov	r0, r3
 80060f0:	f7ff ffba 	bl	8006068 <BSP_LCD_DrawPixel>
    for (index = 0; index < Length; index++)
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	3301      	adds	r3, #1
 80060f8:	60fb      	str	r3, [r7, #12]
 80060fa:	887b      	ldrh	r3, [r7, #2]
 80060fc:	68fa      	ldr	r2, [r7, #12]
 80060fe:	429a      	cmp	r2, r3
 8006100:	d3ec      	bcc.n	80060dc <BSP_LCD_DrawHLine+0x3c>
}
 8006102:	bf00      	nop
 8006104:	3714      	adds	r7, #20
 8006106:	46bd      	mov	sp, r7
 8006108:	bd90      	pop	{r4, r7, pc}
 800610a:	bf00      	nop
 800610c:	20000ff0 	.word	0x20000ff0
 8006110:	20000fe4 	.word	0x20000fe4

08006114 <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b086      	sub	sp, #24
 8006118:	af00      	add	r7, sp, #0
 800611a:	4603      	mov	r3, r0
 800611c:	80fb      	strh	r3, [r7, #6]
 800611e:	460b      	mov	r3, r1
 8006120:	80bb      	strh	r3, [r7, #4]
 8006122:	4613      	mov	r3, r2
 8006124:	807b      	strh	r3, [r7, #2]
  int32_t  decision;       /* Decision Variable */
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */

  decision = 3 - (Radius << 1);
 8006126:	887b      	ldrh	r3, [r7, #2]
 8006128:	005b      	lsls	r3, r3, #1
 800612a:	f1c3 0303 	rsb	r3, r3, #3
 800612e:	617b      	str	r3, [r7, #20]
  current_x = 0;
 8006130:	2300      	movs	r3, #0
 8006132:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8006134:	887b      	ldrh	r3, [r7, #2]
 8006136:	60fb      	str	r3, [r7, #12]

  while (current_x <= current_y)
 8006138:	e09a      	b.n	8006270 <BSP_LCD_DrawCircle+0x15c>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp.TextColor);
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	b29a      	uxth	r2, r3
 800613e:	88fb      	ldrh	r3, [r7, #6]
 8006140:	4413      	add	r3, r2
 8006142:	b298      	uxth	r0, r3
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	b29b      	uxth	r3, r3
 8006148:	88ba      	ldrh	r2, [r7, #4]
 800614a:	1ad3      	subs	r3, r2, r3
 800614c:	b29b      	uxth	r3, r3
 800614e:	4a4d      	ldr	r2, [pc, #308]	; (8006284 <BSP_LCD_DrawCircle+0x170>)
 8006150:	6812      	ldr	r2, [r2, #0]
 8006152:	b292      	uxth	r2, r2
 8006154:	4619      	mov	r1, r3
 8006156:	f7ff ff87 	bl	8006068 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp.TextColor);
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	b29b      	uxth	r3, r3
 800615e:	88fa      	ldrh	r2, [r7, #6]
 8006160:	1ad3      	subs	r3, r2, r3
 8006162:	b298      	uxth	r0, r3
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	b29b      	uxth	r3, r3
 8006168:	88ba      	ldrh	r2, [r7, #4]
 800616a:	1ad3      	subs	r3, r2, r3
 800616c:	b29b      	uxth	r3, r3
 800616e:	4a45      	ldr	r2, [pc, #276]	; (8006284 <BSP_LCD_DrawCircle+0x170>)
 8006170:	6812      	ldr	r2, [r2, #0]
 8006172:	b292      	uxth	r2, r2
 8006174:	4619      	mov	r1, r3
 8006176:	f7ff ff77 	bl	8006068 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp.TextColor);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	b29a      	uxth	r2, r3
 800617e:	88fb      	ldrh	r3, [r7, #6]
 8006180:	4413      	add	r3, r2
 8006182:	b298      	uxth	r0, r3
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	b29b      	uxth	r3, r3
 8006188:	88ba      	ldrh	r2, [r7, #4]
 800618a:	1ad3      	subs	r3, r2, r3
 800618c:	b29b      	uxth	r3, r3
 800618e:	4a3d      	ldr	r2, [pc, #244]	; (8006284 <BSP_LCD_DrawCircle+0x170>)
 8006190:	6812      	ldr	r2, [r2, #0]
 8006192:	b292      	uxth	r2, r2
 8006194:	4619      	mov	r1, r3
 8006196:	f7ff ff67 	bl	8006068 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp.TextColor);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	b29b      	uxth	r3, r3
 800619e:	88fa      	ldrh	r2, [r7, #6]
 80061a0:	1ad3      	subs	r3, r2, r3
 80061a2:	b298      	uxth	r0, r3
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	b29b      	uxth	r3, r3
 80061a8:	88ba      	ldrh	r2, [r7, #4]
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	b29b      	uxth	r3, r3
 80061ae:	4a35      	ldr	r2, [pc, #212]	; (8006284 <BSP_LCD_DrawCircle+0x170>)
 80061b0:	6812      	ldr	r2, [r2, #0]
 80061b2:	b292      	uxth	r2, r2
 80061b4:	4619      	mov	r1, r3
 80061b6:	f7ff ff57 	bl	8006068 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp.TextColor);
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	b29a      	uxth	r2, r3
 80061be:	88fb      	ldrh	r3, [r7, #6]
 80061c0:	4413      	add	r3, r2
 80061c2:	b298      	uxth	r0, r3
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	b29a      	uxth	r2, r3
 80061c8:	88bb      	ldrh	r3, [r7, #4]
 80061ca:	4413      	add	r3, r2
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	4a2d      	ldr	r2, [pc, #180]	; (8006284 <BSP_LCD_DrawCircle+0x170>)
 80061d0:	6812      	ldr	r2, [r2, #0]
 80061d2:	b292      	uxth	r2, r2
 80061d4:	4619      	mov	r1, r3
 80061d6:	f7ff ff47 	bl	8006068 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp.TextColor);
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	b29b      	uxth	r3, r3
 80061de:	88fa      	ldrh	r2, [r7, #6]
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	b298      	uxth	r0, r3
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	b29a      	uxth	r2, r3
 80061e8:	88bb      	ldrh	r3, [r7, #4]
 80061ea:	4413      	add	r3, r2
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	4a25      	ldr	r2, [pc, #148]	; (8006284 <BSP_LCD_DrawCircle+0x170>)
 80061f0:	6812      	ldr	r2, [r2, #0]
 80061f2:	b292      	uxth	r2, r2
 80061f4:	4619      	mov	r1, r3
 80061f6:	f7ff ff37 	bl	8006068 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp.TextColor);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	b29a      	uxth	r2, r3
 80061fe:	88fb      	ldrh	r3, [r7, #6]
 8006200:	4413      	add	r3, r2
 8006202:	b298      	uxth	r0, r3
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	b29a      	uxth	r2, r3
 8006208:	88bb      	ldrh	r3, [r7, #4]
 800620a:	4413      	add	r3, r2
 800620c:	b29b      	uxth	r3, r3
 800620e:	4a1d      	ldr	r2, [pc, #116]	; (8006284 <BSP_LCD_DrawCircle+0x170>)
 8006210:	6812      	ldr	r2, [r2, #0]
 8006212:	b292      	uxth	r2, r2
 8006214:	4619      	mov	r1, r3
 8006216:	f7ff ff27 	bl	8006068 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp.TextColor);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	b29b      	uxth	r3, r3
 800621e:	88fa      	ldrh	r2, [r7, #6]
 8006220:	1ad3      	subs	r3, r2, r3
 8006222:	b298      	uxth	r0, r3
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	b29a      	uxth	r2, r3
 8006228:	88bb      	ldrh	r3, [r7, #4]
 800622a:	4413      	add	r3, r2
 800622c:	b29b      	uxth	r3, r3
 800622e:	4a15      	ldr	r2, [pc, #84]	; (8006284 <BSP_LCD_DrawCircle+0x170>)
 8006230:	6812      	ldr	r2, [r2, #0]
 8006232:	b292      	uxth	r2, r2
 8006234:	4619      	mov	r1, r3
 8006236:	f7ff ff17 	bl	8006068 <BSP_LCD_DrawPixel>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800623a:	4813      	ldr	r0, [pc, #76]	; (8006288 <BSP_LCD_DrawCircle+0x174>)
 800623c:	f7ff fe4e 	bl	8005edc <BSP_LCD_SetFont>

    if (decision < 0)
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	2b00      	cmp	r3, #0
 8006244:	da06      	bge.n	8006254 <BSP_LCD_DrawCircle+0x140>
    {
      decision += (current_x << 2) + 6;
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	009a      	lsls	r2, r3, #2
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	4413      	add	r3, r2
 800624e:	3306      	adds	r3, #6
 8006250:	617b      	str	r3, [r7, #20]
 8006252:	e00a      	b.n	800626a <BSP_LCD_DrawCircle+0x156>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8006254:	693a      	ldr	r2, [r7, #16]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	1ad3      	subs	r3, r2, r3
 800625a:	009a      	lsls	r2, r3, #2
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	4413      	add	r3, r2
 8006260:	330a      	adds	r3, #10
 8006262:	617b      	str	r3, [r7, #20]
      current_y--;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	3b01      	subs	r3, #1
 8006268:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	3301      	adds	r3, #1
 800626e:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8006270:	693a      	ldr	r2, [r7, #16]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	429a      	cmp	r2, r3
 8006276:	f67f af60 	bls.w	800613a <BSP_LCD_DrawCircle+0x26>
  }
}
 800627a:	bf00      	nop
 800627c:	bf00      	nop
 800627e:	3718      	adds	r7, #24
 8006280:	46bd      	mov	sp, r7
 8006282:	bd80      	pop	{r7, pc}
 8006284:	20000fe4 	.word	0x20000fe4
 8006288:	200001cc 	.word	0x200001cc

0800628c <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b086      	sub	sp, #24
 8006290:	af00      	add	r7, sp, #0
 8006292:	4603      	mov	r3, r0
 8006294:	80fb      	strh	r3, [r7, #6]
 8006296:	460b      	mov	r3, r1
 8006298:	80bb      	strh	r3, [r7, #4]
 800629a:	4613      	mov	r3, r2
 800629c:	807b      	strh	r3, [r7, #2]
  int32_t  decision;        /* Decision Variable */
  uint32_t  current_x;    /* Current X Value */
  uint32_t  current_y;    /* Current Y Value */

  decision = 3 - (Radius << 1);
 800629e:	887b      	ldrh	r3, [r7, #2]
 80062a0:	005b      	lsls	r3, r3, #1
 80062a2:	f1c3 0303 	rsb	r3, r3, #3
 80062a6:	617b      	str	r3, [r7, #20]

  current_x = 0;
 80062a8:	2300      	movs	r3, #0
 80062aa:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 80062ac:	887b      	ldrh	r3, [r7, #2]
 80062ae:	60fb      	str	r3, [r7, #12]

  BSP_LCD_SetTextColor(DrawProp.TextColor);
 80062b0:	4b3e      	ldr	r3, [pc, #248]	; (80063ac <BSP_LCD_FillCircle+0x120>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	4618      	mov	r0, r3
 80062b8:	f7ff fe00 	bl	8005ebc <BSP_LCD_SetTextColor>

  while (current_x <= current_y)
 80062bc:	e061      	b.n	8006382 <BSP_LCD_FillCircle+0xf6>
  {
    if (current_y > 0)
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d021      	beq.n	8006308 <BSP_LCD_FillCircle+0x7c>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2 * current_y);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	88fa      	ldrh	r2, [r7, #6]
 80062ca:	1ad3      	subs	r3, r2, r3
 80062cc:	b298      	uxth	r0, r3
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	b29a      	uxth	r2, r3
 80062d2:	88bb      	ldrh	r3, [r7, #4]
 80062d4:	4413      	add	r3, r2
 80062d6:	b299      	uxth	r1, r3
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	b29b      	uxth	r3, r3
 80062dc:	005b      	lsls	r3, r3, #1
 80062de:	b29b      	uxth	r3, r3
 80062e0:	461a      	mov	r2, r3
 80062e2:	f7ff fedd 	bl	80060a0 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2 * current_y);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	b29b      	uxth	r3, r3
 80062ea:	88fa      	ldrh	r2, [r7, #6]
 80062ec:	1ad3      	subs	r3, r2, r3
 80062ee:	b298      	uxth	r0, r3
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	b29b      	uxth	r3, r3
 80062f4:	88ba      	ldrh	r2, [r7, #4]
 80062f6:	1ad3      	subs	r3, r2, r3
 80062f8:	b299      	uxth	r1, r3
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	b29b      	uxth	r3, r3
 80062fe:	005b      	lsls	r3, r3, #1
 8006300:	b29b      	uxth	r3, r3
 8006302:	461a      	mov	r2, r3
 8006304:	f7ff fecc 	bl	80060a0 <BSP_LCD_DrawHLine>
    }

    if (current_x > 0)
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d021      	beq.n	8006352 <BSP_LCD_FillCircle+0xc6>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2 * current_x);
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	b29b      	uxth	r3, r3
 8006312:	88fa      	ldrh	r2, [r7, #6]
 8006314:	1ad3      	subs	r3, r2, r3
 8006316:	b298      	uxth	r0, r3
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	b29b      	uxth	r3, r3
 800631c:	88ba      	ldrh	r2, [r7, #4]
 800631e:	1ad3      	subs	r3, r2, r3
 8006320:	b299      	uxth	r1, r3
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	b29b      	uxth	r3, r3
 8006326:	005b      	lsls	r3, r3, #1
 8006328:	b29b      	uxth	r3, r3
 800632a:	461a      	mov	r2, r3
 800632c:	f7ff feb8 	bl	80060a0 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2 * current_x);
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	b29b      	uxth	r3, r3
 8006334:	88fa      	ldrh	r2, [r7, #6]
 8006336:	1ad3      	subs	r3, r2, r3
 8006338:	b298      	uxth	r0, r3
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	b29a      	uxth	r2, r3
 800633e:	88bb      	ldrh	r3, [r7, #4]
 8006340:	4413      	add	r3, r2
 8006342:	b299      	uxth	r1, r3
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	b29b      	uxth	r3, r3
 8006348:	005b      	lsls	r3, r3, #1
 800634a:	b29b      	uxth	r3, r3
 800634c:	461a      	mov	r2, r3
 800634e:	f7ff fea7 	bl	80060a0 <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	2b00      	cmp	r3, #0
 8006356:	da06      	bge.n	8006366 <BSP_LCD_FillCircle+0xda>
    {
      decision += (current_x << 2) + 6;
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	009a      	lsls	r2, r3, #2
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	4413      	add	r3, r2
 8006360:	3306      	adds	r3, #6
 8006362:	617b      	str	r3, [r7, #20]
 8006364:	e00a      	b.n	800637c <BSP_LCD_FillCircle+0xf0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8006366:	693a      	ldr	r2, [r7, #16]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	1ad3      	subs	r3, r2, r3
 800636c:	009a      	lsls	r2, r3, #2
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	4413      	add	r3, r2
 8006372:	330a      	adds	r3, #10
 8006374:	617b      	str	r3, [r7, #20]
      current_y--;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	3b01      	subs	r3, #1
 800637a:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	3301      	adds	r3, #1
 8006380:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8006382:	693a      	ldr	r2, [r7, #16]
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	429a      	cmp	r2, r3
 8006388:	d999      	bls.n	80062be <BSP_LCD_FillCircle+0x32>
  }

  BSP_LCD_SetTextColor(DrawProp.TextColor);
 800638a:	4b08      	ldr	r3, [pc, #32]	; (80063ac <BSP_LCD_FillCircle+0x120>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	b29b      	uxth	r3, r3
 8006390:	4618      	mov	r0, r3
 8006392:	f7ff fd93 	bl	8005ebc <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 8006396:	887a      	ldrh	r2, [r7, #2]
 8006398:	88b9      	ldrh	r1, [r7, #4]
 800639a:	88fb      	ldrh	r3, [r7, #6]
 800639c:	4618      	mov	r0, r3
 800639e:	f7ff feb9 	bl	8006114 <BSP_LCD_DrawCircle>
}
 80063a2:	bf00      	nop
 80063a4:	3718      	adds	r7, #24
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
 80063aa:	bf00      	nop
 80063ac:	20000fe4 	.word	0x20000fe4

080063b0 <BSP_LCD_MspInit>:
  * @brief  Initializes the LCD GPIO special pins MSP.
  * @param  None
  * @retval None
  */
__weak void BSP_LCD_MspInit(void)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b088      	sub	sp, #32
 80063b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable GPIOs clock */
  LCD_TE_GPIO_CLK_ENABLE();
 80063b6:	4b29      	ldr	r3, [pc, #164]	; (800645c <BSP_LCD_MspInit+0xac>)
 80063b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063ba:	4a28      	ldr	r2, [pc, #160]	; (800645c <BSP_LCD_MspInit+0xac>)
 80063bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80063c2:	4b26      	ldr	r3, [pc, #152]	; (800645c <BSP_LCD_MspInit+0xac>)
 80063c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ca:	60bb      	str	r3, [r7, #8]
 80063cc:	68bb      	ldr	r3, [r7, #8]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 80063ce:	4b23      	ldr	r3, [pc, #140]	; (800645c <BSP_LCD_MspInit+0xac>)
 80063d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063d2:	4a22      	ldr	r2, [pc, #136]	; (800645c <BSP_LCD_MspInit+0xac>)
 80063d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80063da:	4b20      	ldr	r3, [pc, #128]	; (800645c <BSP_LCD_MspInit+0xac>)
 80063dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063e2:	607b      	str	r3, [r7, #4]
 80063e4:	687b      	ldr	r3, [r7, #4]
  LCD_PWR_CTRL_GPIO_CLK_ENABLE();
 80063e6:	4b1d      	ldr	r3, [pc, #116]	; (800645c <BSP_LCD_MspInit+0xac>)
 80063e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063ea:	4a1c      	ldr	r2, [pc, #112]	; (800645c <BSP_LCD_MspInit+0xac>)
 80063ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80063f2:	4b1a      	ldr	r3, [pc, #104]	; (800645c <BSP_LCD_MspInit+0xac>)
 80063f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063fa:	603b      	str	r3, [r7, #0]
 80063fc:	683b      	ldr	r3, [r7, #0]

  /* LCD_RESET GPIO configuration */
  if (BSP_IO_Init() == IO_ERROR)
 80063fe:	f7ff fc1b 	bl	8005c38 <BSP_IO_Init>
 8006402:	4603      	mov	r3, r0
 8006404:	2b01      	cmp	r3, #1
 8006406:	d101      	bne.n	800640c <BSP_LCD_MspInit+0x5c>
  {
    BSP_ErrorHandler();
 8006408:	f7fe f9f0 	bl	80047ec <BSP_ErrorHandler>
  }
  BSP_IO_ConfigPin(LCD_RST_PIN, IO_MODE_OUTPUT);
 800640c:	2101      	movs	r1, #1
 800640e:	2004      	movs	r0, #4
 8006410:	f7ff fc56 	bl	8005cc0 <BSP_IO_ConfigPin>

  /* LCD_BL_CTRL GPIO configuration */
  GPIO_InitStructure.Pin       = LCD_BL_CTRL_PIN;   /* LCD_BL_CTRL pin has to be manually controlled */
 8006414:	2301      	movs	r3, #1
 8006416:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_OUTPUT_PP;
 8006418:	2301      	movs	r3, #1
 800641a:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_NOPULL;
 800641c:	2300      	movs	r3, #0
 800641e:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Alternate = 0;
 8006420:	2300      	movs	r3, #0
 8006422:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed   = GPIO_SPEED_FREQ_LOW;
 8006424:	2300      	movs	r3, #0
 8006426:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &GPIO_InitStructure);
 8006428:	f107 030c 	add.w	r3, r7, #12
 800642c:	4619      	mov	r1, r3
 800642e:	480c      	ldr	r0, [pc, #48]	; (8006460 <BSP_LCD_MspInit+0xb0>)
 8006430:	f001 feb2 	bl	8008198 <HAL_GPIO_Init>

  /* Power on the screen (also done in Touch Screen driver ... */
  GPIO_InitStructure.Pin = LCD_PWR_CTRL_PIN;
 8006434:	2301      	movs	r3, #1
 8006436:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP /*GPIO_MODE_OUTPUT_PP*/;
 8006438:	2301      	movs	r3, #1
 800643a:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull =   GPIO_NOPULL;
 800643c:	2300      	movs	r3, #0
 800643e:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Alternate = 0;
 8006440:	2300      	movs	r3, #0
 8006442:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_LOW;
 8006444:	2300      	movs	r3, #0
 8006446:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_PWR_CTRL_GPIO_PORT, &GPIO_InitStructure);
 8006448:	f107 030c 	add.w	r3, r7, #12
 800644c:	4619      	mov	r1, r3
 800644e:	4805      	ldr	r0, [pc, #20]	; (8006464 <BSP_LCD_MspInit+0xb4>)
 8006450:	f001 fea2 	bl	8008198 <HAL_GPIO_Init>
}
 8006454:	bf00      	nop
 8006456:	3720      	adds	r7, #32
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}
 800645c:	40021000 	.word	0x40021000
 8006460:	48002000 	.word	0x48002000
 8006464:	48001c00 	.word	0x48001c00

08006468 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b088      	sub	sp, #32
 800646c:	af00      	add	r7, sp, #0
 800646e:	4603      	mov	r3, r0
 8006470:	603a      	str	r2, [r7, #0]
 8006472:	80fb      	strh	r3, [r7, #6]
 8006474:	460b      	mov	r3, r1
 8006476:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8006478:	2300      	movs	r3, #0
 800647a:	61fb      	str	r3, [r7, #28]
 800647c:	2300      	movs	r3, #0
 800647e:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line;

  height = DrawProp.pFont->Height;
 8006480:	4b45      	ldr	r3, [pc, #276]	; (8006598 <DrawChar+0x130>)
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	88db      	ldrh	r3, [r3, #6]
 8006486:	827b      	strh	r3, [r7, #18]
  width  = DrawProp.pFont->Width;
 8006488:	4b43      	ldr	r3, [pc, #268]	; (8006598 <DrawChar+0x130>)
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	889b      	ldrh	r3, [r3, #4]
 800648e:	823b      	strh	r3, [r7, #16]

  offset =  8 * ((width + 7) / 8) -  width ;
 8006490:	8a3b      	ldrh	r3, [r7, #16]
 8006492:	3307      	adds	r3, #7
 8006494:	2b00      	cmp	r3, #0
 8006496:	da00      	bge.n	800649a <DrawChar+0x32>
 8006498:	3307      	adds	r3, #7
 800649a:	10db      	asrs	r3, r3, #3
 800649c:	b2db      	uxtb	r3, r3
 800649e:	00db      	lsls	r3, r3, #3
 80064a0:	b2da      	uxtb	r2, r3
 80064a2:	8a3b      	ldrh	r3, [r7, #16]
 80064a4:	b2db      	uxtb	r3, r3
 80064a6:	1ad3      	subs	r3, r2, r3
 80064a8:	73fb      	strb	r3, [r7, #15]

  for (i = 0; i < height; i++)
 80064aa:	2300      	movs	r3, #0
 80064ac:	61fb      	str	r3, [r7, #28]
 80064ae:	e069      	b.n	8006584 <DrawChar+0x11c>
  {
    pchar = ((uint8_t *)c + (width + 7) / 8 * i);
 80064b0:	8a3b      	ldrh	r3, [r7, #16]
 80064b2:	3307      	adds	r3, #7
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	da00      	bge.n	80064ba <DrawChar+0x52>
 80064b8:	3307      	adds	r3, #7
 80064ba:	10db      	asrs	r3, r3, #3
 80064bc:	461a      	mov	r2, r3
 80064be:	69fb      	ldr	r3, [r7, #28]
 80064c0:	fb02 f303 	mul.w	r3, r2, r3
 80064c4:	683a      	ldr	r2, [r7, #0]
 80064c6:	4413      	add	r3, r2
 80064c8:	60bb      	str	r3, [r7, #8]

    switch (((width + 7) / 8))
 80064ca:	8a3b      	ldrh	r3, [r7, #16]
 80064cc:	3307      	adds	r3, #7
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	da00      	bge.n	80064d4 <DrawChar+0x6c>
 80064d2:	3307      	adds	r3, #7
 80064d4:	10db      	asrs	r3, r3, #3
 80064d6:	2b01      	cmp	r3, #1
 80064d8:	d002      	beq.n	80064e0 <DrawChar+0x78>
 80064da:	2b02      	cmp	r3, #2
 80064dc:	d004      	beq.n	80064e8 <DrawChar+0x80>
 80064de:	e00c      	b.n	80064fa <DrawChar+0x92>
    {
      case 1:
        line =  pchar[0];
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	781b      	ldrb	r3, [r3, #0]
 80064e4:	617b      	str	r3, [r7, #20]
        break;
 80064e6:	e016      	b.n	8006516 <DrawChar+0xae>

      case 2:
        line = (pchar[0] << 8) | pchar[1];
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	781b      	ldrb	r3, [r3, #0]
 80064ec:	021b      	lsls	r3, r3, #8
 80064ee:	68ba      	ldr	r2, [r7, #8]
 80064f0:	3201      	adds	r2, #1
 80064f2:	7812      	ldrb	r2, [r2, #0]
 80064f4:	4313      	orrs	r3, r2
 80064f6:	617b      	str	r3, [r7, #20]
        break;
 80064f8:	e00d      	b.n	8006516 <DrawChar+0xae>

      case 3:
      default:
        line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	781b      	ldrb	r3, [r3, #0]
 80064fe:	041a      	lsls	r2, r3, #16
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	3301      	adds	r3, #1
 8006504:	781b      	ldrb	r3, [r3, #0]
 8006506:	021b      	lsls	r3, r3, #8
 8006508:	4313      	orrs	r3, r2
 800650a:	68ba      	ldr	r2, [r7, #8]
 800650c:	3202      	adds	r2, #2
 800650e:	7812      	ldrb	r2, [r2, #0]
 8006510:	4313      	orrs	r3, r2
 8006512:	617b      	str	r3, [r7, #20]
        break;
 8006514:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8006516:	2300      	movs	r3, #0
 8006518:	61bb      	str	r3, [r7, #24]
 800651a:	e029      	b.n	8006570 <DrawChar+0x108>
    {
      if ((line & (1 << (width - j + offset - 1))) != 0)
 800651c:	8a3a      	ldrh	r2, [r7, #16]
 800651e:	69bb      	ldr	r3, [r7, #24]
 8006520:	1ad2      	subs	r2, r2, r3
 8006522:	7bfb      	ldrb	r3, [r7, #15]
 8006524:	4413      	add	r3, r2
 8006526:	3b01      	subs	r3, #1
 8006528:	2201      	movs	r2, #1
 800652a:	fa02 f303 	lsl.w	r3, r2, r3
 800652e:	461a      	mov	r2, r3
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	4013      	ands	r3, r2
 8006534:	2b00      	cmp	r3, #0
 8006536:	d00c      	beq.n	8006552 <DrawChar+0xea>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp.TextColor);
 8006538:	69bb      	ldr	r3, [r7, #24]
 800653a:	b29a      	uxth	r2, r3
 800653c:	88fb      	ldrh	r3, [r7, #6]
 800653e:	4413      	add	r3, r2
 8006540:	b29b      	uxth	r3, r3
 8006542:	4a15      	ldr	r2, [pc, #84]	; (8006598 <DrawChar+0x130>)
 8006544:	6812      	ldr	r2, [r2, #0]
 8006546:	b292      	uxth	r2, r2
 8006548:	88b9      	ldrh	r1, [r7, #4]
 800654a:	4618      	mov	r0, r3
 800654c:	f7ff fd8c 	bl	8006068 <BSP_LCD_DrawPixel>
 8006550:	e00b      	b.n	800656a <DrawChar+0x102>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp.BackColor);
 8006552:	69bb      	ldr	r3, [r7, #24]
 8006554:	b29a      	uxth	r2, r3
 8006556:	88fb      	ldrh	r3, [r7, #6]
 8006558:	4413      	add	r3, r2
 800655a:	b29b      	uxth	r3, r3
 800655c:	4a0e      	ldr	r2, [pc, #56]	; (8006598 <DrawChar+0x130>)
 800655e:	6852      	ldr	r2, [r2, #4]
 8006560:	b292      	uxth	r2, r2
 8006562:	88b9      	ldrh	r1, [r7, #4]
 8006564:	4618      	mov	r0, r3
 8006566:	f7ff fd7f 	bl	8006068 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	3301      	adds	r3, #1
 800656e:	61bb      	str	r3, [r7, #24]
 8006570:	8a3b      	ldrh	r3, [r7, #16]
 8006572:	69ba      	ldr	r2, [r7, #24]
 8006574:	429a      	cmp	r2, r3
 8006576:	d3d1      	bcc.n	800651c <DrawChar+0xb4>
      }
    }
    Ypos++;
 8006578:	88bb      	ldrh	r3, [r7, #4]
 800657a:	3301      	adds	r3, #1
 800657c:	80bb      	strh	r3, [r7, #4]
  for (i = 0; i < height; i++)
 800657e:	69fb      	ldr	r3, [r7, #28]
 8006580:	3301      	adds	r3, #1
 8006582:	61fb      	str	r3, [r7, #28]
 8006584:	8a7b      	ldrh	r3, [r7, #18]
 8006586:	69fa      	ldr	r2, [r7, #28]
 8006588:	429a      	cmp	r2, r3
 800658a:	d391      	bcc.n	80064b0 <DrawChar+0x48>
  }
}
 800658c:	bf00      	nop
 800658e:	bf00      	nop
 8006590:	3720      	adds	r7, #32
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}
 8006596:	bf00      	nop
 8006598:	20000fe4 	.word	0x20000fe4

0800659c <BSP_TS_InitEx>:
  * @param  ts_SizeY : Maximum Y size of the TS area on LCD
  * @param  orientation : TS_ORIENTATION_LANDSCAPE or TS_ORIENTATION_PORTRAIT
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_InitEx(uint16_t ts_SizeX, uint16_t ts_SizeY, uint8_t  orientation)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b084      	sub	sp, #16
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	4603      	mov	r3, r0
 80065a4:	80fb      	strh	r3, [r7, #6]
 80065a6:	460b      	mov	r3, r1
 80065a8:	80bb      	strh	r3, [r7, #4]
 80065aa:	4613      	mov	r3, r2
 80065ac:	70fb      	strb	r3, [r7, #3]
  uint8_t ts_status = TS_OK;
 80065ae:	2300      	movs	r3, #0
 80065b0:	73fb      	strb	r3, [r7, #15]
  uint16_t read_id = 0;
 80065b2:	2300      	movs	r3, #0
 80065b4:	81bb      	strh	r3, [r7, #12]
  /* Note : I2C_Address is un-initialized here, but is not used at all in init function */
  /* but the prototype of Init() is like that in template and should be respected       */

  /* Initialize the communication channel to sensor (I2C) if necessary */
  /* that is initialization is done only once after a power up         */
  ft6x06_ts_drv.Init(I2C_Address);
 80065b6:	4b20      	ldr	r3, [pc, #128]	; (8006638 <BSP_TS_InitEx+0x9c>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a20      	ldr	r2, [pc, #128]	; (800663c <BSP_TS_InitEx+0xa0>)
 80065bc:	7812      	ldrb	r2, [r2, #0]
 80065be:	b292      	uxth	r2, r2
 80065c0:	4610      	mov	r0, r2
 80065c2:	4798      	blx	r3

  /* Scan FT6x36 TouchScreen IC controller ID register by I2C Read */
  /* Verify this is a FT6x36, otherwise this is an error case      */

  read_id = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS);
 80065c4:	4b1c      	ldr	r3, [pc, #112]	; (8006638 <BSP_TS_InitEx+0x9c>)
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	2070      	movs	r0, #112	; 0x70
 80065ca:	4798      	blx	r3
 80065cc:	4603      	mov	r3, r0
 80065ce:	81bb      	strh	r3, [r7, #12]

  if (read_id == FT6x36_ID_VALUE)
 80065d0:	89bb      	ldrh	r3, [r7, #12]
 80065d2:	2bcd      	cmp	r3, #205	; 0xcd
 80065d4:	d12a      	bne.n	800662c <BSP_TS_InitEx+0x90>
  {
    /* Found FT6x36 : Initialize the TS driver structure */
    tsDriver = &ft6x06_ts_drv;
 80065d6:	4b1a      	ldr	r3, [pc, #104]	; (8006640 <BSP_TS_InitEx+0xa4>)
 80065d8:	4a17      	ldr	r2, [pc, #92]	; (8006638 <BSP_TS_InitEx+0x9c>)
 80065da:	601a      	str	r2, [r3, #0]

    I2C_Address    = TS_I2C_ADDRESS;
 80065dc:	4b17      	ldr	r3, [pc, #92]	; (800663c <BSP_TS_InitEx+0xa0>)
 80065de:	2270      	movs	r2, #112	; 0x70
 80065e0:	701a      	strb	r2, [r3, #0]

    /* Get LCD chosen orientation */
    if (orientation == TS_ORIENTATION_PORTRAIT)
 80065e2:	78fb      	ldrb	r3, [r7, #3]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d106      	bne.n	80065f6 <BSP_TS_InitEx+0x5a>
    {
      tsOrientation = TS_SWAP_X | TS_SWAP_Y;
 80065e8:	4b16      	ldr	r3, [pc, #88]	; (8006644 <BSP_TS_InitEx+0xa8>)
 80065ea:	2206      	movs	r2, #6
 80065ec:	701a      	strb	r2, [r3, #0]
      TS_orientation = TS_ORIENTATION_PORTRAIT;
 80065ee:	4b16      	ldr	r3, [pc, #88]	; (8006648 <BSP_TS_InitEx+0xac>)
 80065f0:	2200      	movs	r2, #0
 80065f2:	701a      	strb	r2, [r3, #0]
 80065f4:	e005      	b.n	8006602 <BSP_TS_InitEx+0x66>
    }
    else
    {
      tsOrientation = TS_SWAP_XY | TS_SWAP_Y;
 80065f6:	4b13      	ldr	r3, [pc, #76]	; (8006644 <BSP_TS_InitEx+0xa8>)
 80065f8:	220c      	movs	r2, #12
 80065fa:	701a      	strb	r2, [r3, #0]
      TS_orientation = TS_ORIENTATION_LANDSCAPE;
 80065fc:	4b12      	ldr	r3, [pc, #72]	; (8006648 <BSP_TS_InitEx+0xac>)
 80065fe:	2201      	movs	r2, #1
 8006600:	701a      	strb	r2, [r3, #0]
    }

    if (ts_status == TS_OK)
 8006602:	7bfb      	ldrb	r3, [r7, #15]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d111      	bne.n	800662c <BSP_TS_InitEx+0x90>
    {
      /* Software reset the TouchScreen */
      tsDriver->Reset(I2C_Address);
 8006608:	4b0d      	ldr	r3, [pc, #52]	; (8006640 <BSP_TS_InitEx+0xa4>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	4a0b      	ldr	r2, [pc, #44]	; (800663c <BSP_TS_InitEx+0xa0>)
 8006610:	7812      	ldrb	r2, [r2, #0]
 8006612:	b292      	uxth	r2, r2
 8006614:	4610      	mov	r0, r2
 8006616:	4798      	blx	r3

      /* Calibrate, Configure and Start the TouchScreen driver */
      tsDriver->Start(I2C_Address);
 8006618:	4b09      	ldr	r3, [pc, #36]	; (8006640 <BSP_TS_InitEx+0xa4>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	4a07      	ldr	r2, [pc, #28]	; (800663c <BSP_TS_InitEx+0xa0>)
 8006620:	7812      	ldrb	r2, [r2, #0]
 8006622:	b292      	uxth	r2, r2
 8006624:	4610      	mov	r0, r2
 8006626:	4798      	blx	r3

      return TS_OK;
 8006628:	2300      	movs	r3, #0
 800662a:	e000      	b.n	800662e <BSP_TS_InitEx+0x92>

    } /* of if(ts_status == TS_OK) */
  }

  return TS_DEVICE_NOT_FOUND;
 800662c:	2303      	movs	r3, #3


}
 800662e:	4618      	mov	r0, r3
 8006630:	3710      	adds	r7, #16
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	200000dc 	.word	0x200000dc
 800663c:	20000ff8 	.word	0x20000ff8
 8006640:	20000ff4 	.word	0x20000ff4
 8006644:	200001d5 	.word	0x200001d5
 8006648:	200001d6 	.word	0x200001d6

0800664c <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 800664c:	b590      	push	{r4, r7, lr}
 800664e:	b089      	sub	sp, #36	; 0x24
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 8006654:	2300      	movs	r3, #0
 8006656:	76fb      	strb	r3, [r7, #27]
  uint32_t area = 0;
  uint32_t event = 0;
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2C_Address);
 8006658:	4b80      	ldr	r3, [pc, #512]	; (800685c <BSP_TS_GetState+0x210>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	691b      	ldr	r3, [r3, #16]
 800665e:	4a80      	ldr	r2, [pc, #512]	; (8006860 <BSP_TS_GetState+0x214>)
 8006660:	7812      	ldrb	r2, [r2, #0]
 8006662:	b292      	uxth	r2, r2
 8006664:	4610      	mov	r0, r2
 8006666:	4798      	blx	r3
 8006668:	4603      	mov	r3, r0
 800666a:	461a      	mov	r2, r3
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	701a      	strb	r2, [r3, #0]
  if (TS_State->touchDetected)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	781b      	ldrb	r3, [r3, #0]
 8006674:	2b00      	cmp	r3, #0
 8006676:	f000 80ec 	beq.w	8006852 <BSP_TS_GetState+0x206>
  {
    for (index = 0; index < TS_State->touchDetected; index++)
 800667a:	2300      	movs	r3, #0
 800667c:	61fb      	str	r3, [r7, #28]
 800667e:	e0e1      	b.n	8006844 <BSP_TS_GetState+0x1f8>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2C_Address, &(Raw_x[index]), &(Raw_y[index]));
 8006680:	4b76      	ldr	r3, [pc, #472]	; (800685c <BSP_TS_GetState+0x210>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	695b      	ldr	r3, [r3, #20]
 8006686:	4a76      	ldr	r2, [pc, #472]	; (8006860 <BSP_TS_GetState+0x214>)
 8006688:	7812      	ldrb	r2, [r2, #0]
 800668a:	b290      	uxth	r0, r2
 800668c:	f107 0110 	add.w	r1, r7, #16
 8006690:	69fa      	ldr	r2, [r7, #28]
 8006692:	0052      	lsls	r2, r2, #1
 8006694:	188c      	adds	r4, r1, r2
 8006696:	f107 010c 	add.w	r1, r7, #12
 800669a:	69fa      	ldr	r2, [r7, #28]
 800669c:	0052      	lsls	r2, r2, #1
 800669e:	440a      	add	r2, r1
 80066a0:	4621      	mov	r1, r4
 80066a2:	4798      	blx	r3

      if (tsOrientation & TS_SWAP_XY)
 80066a4:	4b6f      	ldr	r3, [pc, #444]	; (8006864 <BSP_TS_GetState+0x218>)
 80066a6:	781b      	ldrb	r3, [r3, #0]
 80066a8:	f003 0308 	and.w	r3, r3, #8
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d019      	beq.n	80066e4 <BSP_TS_GetState+0x98>
      {
        tmp = Raw_x[index];
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	005b      	lsls	r3, r3, #1
 80066b4:	3320      	adds	r3, #32
 80066b6:	443b      	add	r3, r7
 80066b8:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 80066bc:	833b      	strh	r3, [r7, #24]
        Raw_x[index] = Raw_y[index];
 80066be:	69fb      	ldr	r3, [r7, #28]
 80066c0:	005b      	lsls	r3, r3, #1
 80066c2:	3320      	adds	r3, #32
 80066c4:	443b      	add	r3, r7
 80066c6:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 80066ca:	69fb      	ldr	r3, [r7, #28]
 80066cc:	005b      	lsls	r3, r3, #1
 80066ce:	3320      	adds	r3, #32
 80066d0:	443b      	add	r3, r7
 80066d2:	f823 2c10 	strh.w	r2, [r3, #-16]
        Raw_y[index] = tmp;
 80066d6:	69fb      	ldr	r3, [r7, #28]
 80066d8:	005b      	lsls	r3, r3, #1
 80066da:	3320      	adds	r3, #32
 80066dc:	443b      	add	r3, r7
 80066de:	8b3a      	ldrh	r2, [r7, #24]
 80066e0:	f823 2c14 	strh.w	r2, [r3, #-20]
      }

      if (tsOrientation & TS_SWAP_X)
 80066e4:	4b5f      	ldr	r3, [pc, #380]	; (8006864 <BSP_TS_GetState+0x218>)
 80066e6:	781b      	ldrb	r3, [r3, #0]
 80066e8:	f003 0302 	and.w	r3, r3, #2
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d00e      	beq.n	800670e <BSP_TS_GetState+0xc2>
      {
        Raw_x[index] = FT_6206_MAX_WIDTH_HEIGHT - 1 - Raw_x[index];
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	005b      	lsls	r3, r3, #1
 80066f4:	3320      	adds	r3, #32
 80066f6:	443b      	add	r3, r7
 80066f8:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 80066fc:	f1c3 03ef 	rsb	r3, r3, #239	; 0xef
 8006700:	b29a      	uxth	r2, r3
 8006702:	69fb      	ldr	r3, [r7, #28]
 8006704:	005b      	lsls	r3, r3, #1
 8006706:	3320      	adds	r3, #32
 8006708:	443b      	add	r3, r7
 800670a:	f823 2c10 	strh.w	r2, [r3, #-16]
      }

      if (tsOrientation & TS_SWAP_Y)
 800670e:	4b55      	ldr	r3, [pc, #340]	; (8006864 <BSP_TS_GetState+0x218>)
 8006710:	781b      	ldrb	r3, [r3, #0]
 8006712:	f003 0304 	and.w	r3, r3, #4
 8006716:	2b00      	cmp	r3, #0
 8006718:	d00e      	beq.n	8006738 <BSP_TS_GetState+0xec>
      {
        Raw_y[index] = FT_6206_MAX_WIDTH_HEIGHT - 1 - Raw_y[index];
 800671a:	69fb      	ldr	r3, [r7, #28]
 800671c:	005b      	lsls	r3, r3, #1
 800671e:	3320      	adds	r3, #32
 8006720:	443b      	add	r3, r7
 8006722:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8006726:	f1c3 03ef 	rsb	r3, r3, #239	; 0xef
 800672a:	b29a      	uxth	r2, r3
 800672c:	69fb      	ldr	r3, [r7, #28]
 800672e:	005b      	lsls	r3, r3, #1
 8006730:	3320      	adds	r3, #32
 8006732:	443b      	add	r3, r7
 8006734:	f823 2c14 	strh.w	r2, [r3, #-20]
      }

      xDiff = Raw_x[index] > _x[index] ? (Raw_x[index] - _x[index]) : (_x[index] - Raw_x[index]);
 8006738:	69fb      	ldr	r3, [r7, #28]
 800673a:	005b      	lsls	r3, r3, #1
 800673c:	3320      	adds	r3, #32
 800673e:	443b      	add	r3, r7
 8006740:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8006744:	4619      	mov	r1, r3
 8006746:	4a48      	ldr	r2, [pc, #288]	; (8006868 <BSP_TS_GetState+0x21c>)
 8006748:	69fb      	ldr	r3, [r7, #28]
 800674a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800674e:	4299      	cmp	r1, r3
 8006750:	d90d      	bls.n	800676e <BSP_TS_GetState+0x122>
 8006752:	69fb      	ldr	r3, [r7, #28]
 8006754:	005b      	lsls	r3, r3, #1
 8006756:	3320      	adds	r3, #32
 8006758:	443b      	add	r3, r7
 800675a:	f833 2c10 	ldrh.w	r2, [r3, #-16]
 800675e:	4942      	ldr	r1, [pc, #264]	; (8006868 <BSP_TS_GetState+0x21c>)
 8006760:	69fb      	ldr	r3, [r7, #28]
 8006762:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006766:	b29b      	uxth	r3, r3
 8006768:	1ad3      	subs	r3, r2, r3
 800676a:	b29b      	uxth	r3, r3
 800676c:	e00c      	b.n	8006788 <BSP_TS_GetState+0x13c>
 800676e:	4a3e      	ldr	r2, [pc, #248]	; (8006868 <BSP_TS_GetState+0x21c>)
 8006770:	69fb      	ldr	r3, [r7, #28]
 8006772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006776:	b29a      	uxth	r2, r3
 8006778:	69fb      	ldr	r3, [r7, #28]
 800677a:	005b      	lsls	r3, r3, #1
 800677c:	3320      	adds	r3, #32
 800677e:	443b      	add	r3, r7
 8006780:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8006784:	1ad3      	subs	r3, r2, r3
 8006786:	b29b      	uxth	r3, r3
 8006788:	82fb      	strh	r3, [r7, #22]
      yDiff = Raw_y[index] > _y[index] ? (Raw_y[index] - _y[index]) : (_y[index] - Raw_y[index]);
 800678a:	69fb      	ldr	r3, [r7, #28]
 800678c:	005b      	lsls	r3, r3, #1
 800678e:	3320      	adds	r3, #32
 8006790:	443b      	add	r3, r7
 8006792:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8006796:	4619      	mov	r1, r3
 8006798:	4a34      	ldr	r2, [pc, #208]	; (800686c <BSP_TS_GetState+0x220>)
 800679a:	69fb      	ldr	r3, [r7, #28]
 800679c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067a0:	4299      	cmp	r1, r3
 80067a2:	d90d      	bls.n	80067c0 <BSP_TS_GetState+0x174>
 80067a4:	69fb      	ldr	r3, [r7, #28]
 80067a6:	005b      	lsls	r3, r3, #1
 80067a8:	3320      	adds	r3, #32
 80067aa:	443b      	add	r3, r7
 80067ac:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 80067b0:	492e      	ldr	r1, [pc, #184]	; (800686c <BSP_TS_GetState+0x220>)
 80067b2:	69fb      	ldr	r3, [r7, #28]
 80067b4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	1ad3      	subs	r3, r2, r3
 80067bc:	b29b      	uxth	r3, r3
 80067be:	e00c      	b.n	80067da <BSP_TS_GetState+0x18e>
 80067c0:	4a2a      	ldr	r2, [pc, #168]	; (800686c <BSP_TS_GetState+0x220>)
 80067c2:	69fb      	ldr	r3, [r7, #28]
 80067c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067c8:	b29a      	uxth	r2, r3
 80067ca:	69fb      	ldr	r3, [r7, #28]
 80067cc:	005b      	lsls	r3, r3, #1
 80067ce:	3320      	adds	r3, #32
 80067d0:	443b      	add	r3, r7
 80067d2:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80067d6:	1ad3      	subs	r3, r2, r3
 80067d8:	b29b      	uxth	r3, r3
 80067da:	82bb      	strh	r3, [r7, #20]

      if ((xDiff + yDiff) > 5)
 80067dc:	8afa      	ldrh	r2, [r7, #22]
 80067de:	8abb      	ldrh	r3, [r7, #20]
 80067e0:	4413      	add	r3, r2
 80067e2:	2b05      	cmp	r3, #5
 80067e4:	dd15      	ble.n	8006812 <BSP_TS_GetState+0x1c6>
      {
        _x[index] = Raw_x[index];
 80067e6:	69fb      	ldr	r3, [r7, #28]
 80067e8:	005b      	lsls	r3, r3, #1
 80067ea:	3320      	adds	r3, #32
 80067ec:	443b      	add	r3, r7
 80067ee:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 80067f2:	4619      	mov	r1, r3
 80067f4:	4a1c      	ldr	r2, [pc, #112]	; (8006868 <BSP_TS_GetState+0x21c>)
 80067f6:	69fb      	ldr	r3, [r7, #28]
 80067f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = Raw_y[index];
 80067fc:	69fb      	ldr	r3, [r7, #28]
 80067fe:	005b      	lsls	r3, r3, #1
 8006800:	3320      	adds	r3, #32
 8006802:	443b      	add	r3, r7
 8006804:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8006808:	4619      	mov	r1, r3
 800680a:	4a18      	ldr	r2, [pc, #96]	; (800686c <BSP_TS_GetState+0x220>)
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }


      TS_State->touchX[index] = _x[index];
 8006812:	4a15      	ldr	r2, [pc, #84]	; (8006868 <BSP_TS_GetState+0x21c>)
 8006814:	69fb      	ldr	r3, [r7, #28]
 8006816:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800681a:	b299      	uxth	r1, r3
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	69fb      	ldr	r3, [r7, #28]
 8006820:	005b      	lsls	r3, r3, #1
 8006822:	4413      	add	r3, r2
 8006824:	460a      	mov	r2, r1
 8006826:	805a      	strh	r2, [r3, #2]
      TS_State->touchY[index] = _y[index];
 8006828:	4a10      	ldr	r2, [pc, #64]	; (800686c <BSP_TS_GetState+0x220>)
 800682a:	69fb      	ldr	r3, [r7, #28]
 800682c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006830:	b299      	uxth	r1, r3
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	69fb      	ldr	r3, [r7, #28]
 8006836:	005b      	lsls	r3, r3, #1
 8006838:	4413      	add	r3, r2
 800683a:	460a      	mov	r2, r1
 800683c:	80da      	strh	r2, [r3, #6]
    for (index = 0; index < TS_State->touchDetected; index++)
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	3301      	adds	r3, #1
 8006842:	61fb      	str	r3, [r7, #28]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	781b      	ldrb	r3, [r3, #0]
 8006848:	461a      	mov	r2, r3
 800684a:	69fb      	ldr	r3, [r7, #28]
 800684c:	4293      	cmp	r3, r2
 800684e:	f4ff af17 	bcc.w	8006680 <BSP_TS_GetState+0x34>
    ts_status = BSP_TS_Get_GestureId(TS_State);
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 8006852:	7efb      	ldrb	r3, [r7, #27]
}
 8006854:	4618      	mov	r0, r3
 8006856:	3724      	adds	r7, #36	; 0x24
 8006858:	46bd      	mov	sp, r7
 800685a:	bd90      	pop	{r4, r7, pc}
 800685c:	20000ff4 	.word	0x20000ff4
 8006860:	20000ff8 	.word	0x20000ff8
 8006864:	200001d5 	.word	0x200001d5
 8006868:	20000ffc 	.word	0x20000ffc
 800686c:	20001004 	.word	0x20001004

08006870 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b082      	sub	sp, #8
 8006874:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006876:	2300      	movs	r3, #0
 8006878:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800687a:	2003      	movs	r0, #3
 800687c:	f001 f960 	bl	8007b40 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006880:	2000      	movs	r0, #0
 8006882:	f000 f80d 	bl	80068a0 <HAL_InitTick>
 8006886:	4603      	mov	r3, r0
 8006888:	2b00      	cmp	r3, #0
 800688a:	d002      	beq.n	8006892 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	71fb      	strb	r3, [r7, #7]
 8006890:	e001      	b.n	8006896 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006892:	f7fa fef7 	bl	8001684 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006896:	79fb      	ldrb	r3, [r7, #7]
}
 8006898:	4618      	mov	r0, r3
 800689a:	3708      	adds	r7, #8
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}

080068a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b084      	sub	sp, #16
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80068a8:	2300      	movs	r3, #0
 80068aa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80068ac:	4b17      	ldr	r3, [pc, #92]	; (800690c <HAL_InitTick+0x6c>)
 80068ae:	781b      	ldrb	r3, [r3, #0]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d023      	beq.n	80068fc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80068b4:	4b16      	ldr	r3, [pc, #88]	; (8006910 <HAL_InitTick+0x70>)
 80068b6:	681a      	ldr	r2, [r3, #0]
 80068b8:	4b14      	ldr	r3, [pc, #80]	; (800690c <HAL_InitTick+0x6c>)
 80068ba:	781b      	ldrb	r3, [r3, #0]
 80068bc:	4619      	mov	r1, r3
 80068be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80068c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80068c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80068ca:	4618      	mov	r0, r3
 80068cc:	f001 f97b 	bl	8007bc6 <HAL_SYSTICK_Config>
 80068d0:	4603      	mov	r3, r0
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d10f      	bne.n	80068f6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2b0f      	cmp	r3, #15
 80068da:	d809      	bhi.n	80068f0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80068dc:	2200      	movs	r2, #0
 80068de:	6879      	ldr	r1, [r7, #4]
 80068e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80068e4:	f001 f937 	bl	8007b56 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80068e8:	4a0a      	ldr	r2, [pc, #40]	; (8006914 <HAL_InitTick+0x74>)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6013      	str	r3, [r2, #0]
 80068ee:	e007      	b.n	8006900 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80068f0:	2301      	movs	r3, #1
 80068f2:	73fb      	strb	r3, [r7, #15]
 80068f4:	e004      	b.n	8006900 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80068f6:	2301      	movs	r3, #1
 80068f8:	73fb      	strb	r3, [r7, #15]
 80068fa:	e001      	b.n	8006900 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80068fc:	2301      	movs	r3, #1
 80068fe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006900:	7bfb      	ldrb	r3, [r7, #15]
}
 8006902:	4618      	mov	r0, r3
 8006904:	3710      	adds	r7, #16
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
 800690a:	bf00      	nop
 800690c:	200001dc 	.word	0x200001dc
 8006910:	200000a4 	.word	0x200000a4
 8006914:	200001d8 	.word	0x200001d8

08006918 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006918:	b480      	push	{r7}
 800691a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800691c:	4b06      	ldr	r3, [pc, #24]	; (8006938 <HAL_IncTick+0x20>)
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	461a      	mov	r2, r3
 8006922:	4b06      	ldr	r3, [pc, #24]	; (800693c <HAL_IncTick+0x24>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4413      	add	r3, r2
 8006928:	4a04      	ldr	r2, [pc, #16]	; (800693c <HAL_IncTick+0x24>)
 800692a:	6013      	str	r3, [r2, #0]
}
 800692c:	bf00      	nop
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr
 8006936:	bf00      	nop
 8006938:	200001dc 	.word	0x200001dc
 800693c:	2000100c 	.word	0x2000100c

08006940 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006940:	b480      	push	{r7}
 8006942:	af00      	add	r7, sp, #0
  return uwTick;
 8006944:	4b03      	ldr	r3, [pc, #12]	; (8006954 <HAL_GetTick+0x14>)
 8006946:	681b      	ldr	r3, [r3, #0]
}
 8006948:	4618      	mov	r0, r3
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr
 8006952:	bf00      	nop
 8006954:	2000100c 	.word	0x2000100c

08006958 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b084      	sub	sp, #16
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006960:	f7ff ffee 	bl	8006940 <HAL_GetTick>
 8006964:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006970:	d005      	beq.n	800697e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8006972:	4b0a      	ldr	r3, [pc, #40]	; (800699c <HAL_Delay+0x44>)
 8006974:	781b      	ldrb	r3, [r3, #0]
 8006976:	461a      	mov	r2, r3
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	4413      	add	r3, r2
 800697c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800697e:	bf00      	nop
 8006980:	f7ff ffde 	bl	8006940 <HAL_GetTick>
 8006984:	4602      	mov	r2, r0
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	1ad3      	subs	r3, r2, r3
 800698a:	68fa      	ldr	r2, [r7, #12]
 800698c:	429a      	cmp	r2, r3
 800698e:	d8f7      	bhi.n	8006980 <HAL_Delay+0x28>
  {
  }
}
 8006990:	bf00      	nop
 8006992:	bf00      	nop
 8006994:	3710      	adds	r7, #16
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	200001dc 	.word	0x200001dc

080069a0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	431a      	orrs	r2, r3
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	609a      	str	r2, [r3, #8]
}
 80069ba:	bf00      	nop
 80069bc:	370c      	adds	r7, #12
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr

080069c6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80069c6:	b480      	push	{r7}
 80069c8:	b083      	sub	sp, #12
 80069ca:	af00      	add	r7, sp, #0
 80069cc:	6078      	str	r0, [r7, #4]
 80069ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	431a      	orrs	r2, r3
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	609a      	str	r2, [r3, #8]
}
 80069e0:	bf00      	nop
 80069e2:	370c      	adds	r7, #12
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	370c      	adds	r7, #12
 8006a00:	46bd      	mov	sp, r7
 8006a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a06:	4770      	bx	lr

08006a08 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b087      	sub	sp, #28
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	60f8      	str	r0, [r7, #12]
 8006a10:	60b9      	str	r1, [r7, #8]
 8006a12:	607a      	str	r2, [r7, #4]
 8006a14:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	3360      	adds	r3, #96	; 0x60
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	009b      	lsls	r3, r3, #2
 8006a20:	4413      	add	r3, r2
 8006a22:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	4b08      	ldr	r3, [pc, #32]	; (8006a4c <LL_ADC_SetOffset+0x44>)
 8006a2a:	4013      	ands	r3, r2
 8006a2c:	687a      	ldr	r2, [r7, #4]
 8006a2e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8006a32:	683a      	ldr	r2, [r7, #0]
 8006a34:	430a      	orrs	r2, r1
 8006a36:	4313      	orrs	r3, r2
 8006a38:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006a40:	bf00      	nop
 8006a42:	371c      	adds	r7, #28
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr
 8006a4c:	03fff000 	.word	0x03fff000

08006a50 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b085      	sub	sp, #20
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
 8006a58:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	3360      	adds	r3, #96	; 0x60
 8006a5e:	461a      	mov	r2, r3
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	009b      	lsls	r3, r3, #2
 8006a64:	4413      	add	r3, r2
 8006a66:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3714      	adds	r7, #20
 8006a74:	46bd      	mov	sp, r7
 8006a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7a:	4770      	bx	lr

08006a7c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b087      	sub	sp, #28
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	60f8      	str	r0, [r7, #12]
 8006a84:	60b9      	str	r1, [r7, #8]
 8006a86:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	3360      	adds	r3, #96	; 0x60
 8006a8c:	461a      	mov	r2, r3
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	009b      	lsls	r3, r3, #2
 8006a92:	4413      	add	r3, r2
 8006a94:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	431a      	orrs	r2, r3
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8006aa6:	bf00      	nop
 8006aa8:	371c      	adds	r7, #28
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab0:	4770      	bx	lr

08006ab2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006ab2:	b480      	push	{r7}
 8006ab4:	b083      	sub	sp, #12
 8006ab6:	af00      	add	r7, sp, #0
 8006ab8:	6078      	str	r0, [r7, #4]
 8006aba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	695b      	ldr	r3, [r3, #20]
 8006ac0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	431a      	orrs	r2, r3
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	615a      	str	r2, [r3, #20]
}
 8006acc:	bf00      	nop
 8006ace:	370c      	adds	r7, #12
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad6:	4770      	bx	lr

08006ad8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b087      	sub	sp, #28
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	60f8      	str	r0, [r7, #12]
 8006ae0:	60b9      	str	r1, [r7, #8]
 8006ae2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	3330      	adds	r3, #48	; 0x30
 8006ae8:	461a      	mov	r2, r3
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	0a1b      	lsrs	r3, r3, #8
 8006aee:	009b      	lsls	r3, r3, #2
 8006af0:	f003 030c 	and.w	r3, r3, #12
 8006af4:	4413      	add	r3, r2
 8006af6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	681a      	ldr	r2, [r3, #0]
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	f003 031f 	and.w	r3, r3, #31
 8006b02:	211f      	movs	r1, #31
 8006b04:	fa01 f303 	lsl.w	r3, r1, r3
 8006b08:	43db      	mvns	r3, r3
 8006b0a:	401a      	ands	r2, r3
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	0e9b      	lsrs	r3, r3, #26
 8006b10:	f003 011f 	and.w	r1, r3, #31
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	f003 031f 	and.w	r3, r3, #31
 8006b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8006b1e:	431a      	orrs	r2, r3
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006b24:	bf00      	nop
 8006b26:	371c      	adds	r7, #28
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr

08006b30 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b087      	sub	sp, #28
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	60f8      	str	r0, [r7, #12]
 8006b38:	60b9      	str	r1, [r7, #8]
 8006b3a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	3314      	adds	r3, #20
 8006b40:	461a      	mov	r2, r3
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	0e5b      	lsrs	r3, r3, #25
 8006b46:	009b      	lsls	r3, r3, #2
 8006b48:	f003 0304 	and.w	r3, r3, #4
 8006b4c:	4413      	add	r3, r2
 8006b4e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	0d1b      	lsrs	r3, r3, #20
 8006b58:	f003 031f 	and.w	r3, r3, #31
 8006b5c:	2107      	movs	r1, #7
 8006b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8006b62:	43db      	mvns	r3, r3
 8006b64:	401a      	ands	r2, r3
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	0d1b      	lsrs	r3, r3, #20
 8006b6a:	f003 031f 	and.w	r3, r3, #31
 8006b6e:	6879      	ldr	r1, [r7, #4]
 8006b70:	fa01 f303 	lsl.w	r3, r1, r3
 8006b74:	431a      	orrs	r2, r3
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006b7a:	bf00      	nop
 8006b7c:	371c      	adds	r7, #28
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr
	...

08006b88 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b085      	sub	sp, #20
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	60f8      	str	r0, [r7, #12]
 8006b90:	60b9      	str	r1, [r7, #8]
 8006b92:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ba0:	43db      	mvns	r3, r3
 8006ba2:	401a      	ands	r2, r3
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f003 0318 	and.w	r3, r3, #24
 8006baa:	4908      	ldr	r1, [pc, #32]	; (8006bcc <LL_ADC_SetChannelSingleDiff+0x44>)
 8006bac:	40d9      	lsrs	r1, r3
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	400b      	ands	r3, r1
 8006bb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bb6:	431a      	orrs	r2, r3
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006bbe:	bf00      	nop
 8006bc0:	3714      	adds	r7, #20
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc8:	4770      	bx	lr
 8006bca:	bf00      	nop
 8006bcc:	0007ffff 	.word	0x0007ffff

08006bd0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b083      	sub	sp, #12
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8006be0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	6093      	str	r3, [r2, #8]
}
 8006be8:	bf00      	nop
 8006bea:	370c      	adds	r7, #12
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b083      	sub	sp, #12
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006c04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006c08:	d101      	bne.n	8006c0e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e000      	b.n	8006c10 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006c0e:	2300      	movs	r3, #0
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	370c      	adds	r7, #12
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr

08006c1c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b083      	sub	sp, #12
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8006c2c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006c30:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006c38:	bf00      	nop
 8006c3a:	370c      	adds	r7, #12
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr

08006c44 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b083      	sub	sp, #12
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	689b      	ldr	r3, [r3, #8]
 8006c50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006c58:	d101      	bne.n	8006c5e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e000      	b.n	8006c60 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006c5e:	2300      	movs	r3, #0
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	370c      	adds	r7, #12
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr

08006c6c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b083      	sub	sp, #12
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	f003 0301 	and.w	r3, r3, #1
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	d101      	bne.n	8006c84 <LL_ADC_IsEnabled+0x18>
 8006c80:	2301      	movs	r3, #1
 8006c82:	e000      	b.n	8006c86 <LL_ADC_IsEnabled+0x1a>
 8006c84:	2300      	movs	r3, #0
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	370c      	adds	r7, #12
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr

08006c92 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8006c92:	b480      	push	{r7}
 8006c94:	b083      	sub	sp, #12
 8006c96:	af00      	add	r7, sp, #0
 8006c98:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	689b      	ldr	r3, [r3, #8]
 8006c9e:	f003 0304 	and.w	r3, r3, #4
 8006ca2:	2b04      	cmp	r3, #4
 8006ca4:	d101      	bne.n	8006caa <LL_ADC_REG_IsConversionOngoing+0x18>
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	e000      	b.n	8006cac <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006caa:	2300      	movs	r3, #0
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	370c      	adds	r7, #12
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb6:	4770      	bx	lr

08006cb8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b083      	sub	sp, #12
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	f003 0308 	and.w	r3, r3, #8
 8006cc8:	2b08      	cmp	r3, #8
 8006cca:	d101      	bne.n	8006cd0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006ccc:	2301      	movs	r3, #1
 8006cce:	e000      	b.n	8006cd2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006cd0:	2300      	movs	r3, #0
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	370c      	adds	r7, #12
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cdc:	4770      	bx	lr
	...

08006ce0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006ce0:	b590      	push	{r4, r7, lr}
 8006ce2:	b089      	sub	sp, #36	; 0x24
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006cec:	2300      	movs	r3, #0
 8006cee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d101      	bne.n	8006cfa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e139      	b.n	8006f6e <HAL_ADC_Init+0x28e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	691b      	ldr	r3, [r3, #16]
 8006cfe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d109      	bne.n	8006d1c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f7fa fcdf 	bl	80016cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2200      	movs	r2, #0
 8006d12:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2200      	movs	r2, #0
 8006d18:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4618      	mov	r0, r3
 8006d22:	f7ff ff67 	bl	8006bf4 <LL_ADC_IsDeepPowerDownEnabled>
 8006d26:	4603      	mov	r3, r0
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d004      	beq.n	8006d36 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4618      	mov	r0, r3
 8006d32:	f7ff ff4d 	bl	8006bd0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f7ff ff82 	bl	8006c44 <LL_ADC_IsInternalRegulatorEnabled>
 8006d40:	4603      	mov	r3, r0
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d115      	bne.n	8006d72 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f7ff ff66 	bl	8006c1c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006d50:	4b89      	ldr	r3, [pc, #548]	; (8006f78 <HAL_ADC_Init+0x298>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	099b      	lsrs	r3, r3, #6
 8006d56:	4a89      	ldr	r2, [pc, #548]	; (8006f7c <HAL_ADC_Init+0x29c>)
 8006d58:	fba2 2303 	umull	r2, r3, r2, r3
 8006d5c:	099b      	lsrs	r3, r3, #6
 8006d5e:	3301      	adds	r3, #1
 8006d60:	005b      	lsls	r3, r3, #1
 8006d62:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006d64:	e002      	b.n	8006d6c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	3b01      	subs	r3, #1
 8006d6a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d1f9      	bne.n	8006d66 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4618      	mov	r0, r3
 8006d78:	f7ff ff64 	bl	8006c44 <LL_ADC_IsInternalRegulatorEnabled>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d10d      	bne.n	8006d9e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d86:	f043 0210 	orr.w	r2, r3, #16
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d92:	f043 0201 	orr.w	r2, r3, #1
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4618      	mov	r0, r3
 8006da4:	f7ff ff75 	bl	8006c92 <LL_ADC_REG_IsConversionOngoing>
 8006da8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dae:	f003 0310 	and.w	r3, r3, #16
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	f040 80d2 	bne.w	8006f5c <HAL_ADC_Init+0x27c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	f040 80ce 	bne.w	8006f5c <HAL_ADC_Init+0x27c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dc4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006dc8:	f043 0202 	orr.w	r2, r3, #2
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	f7ff ff49 	bl	8006c6c <LL_ADC_IsEnabled>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d115      	bne.n	8006e0c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006de0:	4867      	ldr	r0, [pc, #412]	; (8006f80 <HAL_ADC_Init+0x2a0>)
 8006de2:	f7ff ff43 	bl	8006c6c <LL_ADC_IsEnabled>
 8006de6:	4604      	mov	r4, r0
 8006de8:	4866      	ldr	r0, [pc, #408]	; (8006f84 <HAL_ADC_Init+0x2a4>)
 8006dea:	f7ff ff3f 	bl	8006c6c <LL_ADC_IsEnabled>
 8006dee:	4603      	mov	r3, r0
 8006df0:	431c      	orrs	r4, r3
 8006df2:	4865      	ldr	r0, [pc, #404]	; (8006f88 <HAL_ADC_Init+0x2a8>)
 8006df4:	f7ff ff3a 	bl	8006c6c <LL_ADC_IsEnabled>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	4323      	orrs	r3, r4
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d105      	bne.n	8006e0c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	4619      	mov	r1, r3
 8006e06:	4861      	ldr	r0, [pc, #388]	; (8006f8c <HAL_ADC_Init+0x2ac>)
 8006e08:	f7ff fdca 	bl	80069a0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	7e5b      	ldrb	r3, [r3, #25]
 8006e10:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006e16:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8006e1c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8006e22:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006e2a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d106      	bne.n	8006e48 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e3e:	3b01      	subs	r3, #1
 8006e40:	045b      	lsls	r3, r3, #17
 8006e42:	69ba      	ldr	r2, [r7, #24]
 8006e44:	4313      	orrs	r3, r2
 8006e46:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d009      	beq.n	8006e64 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e54:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e5c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006e5e:	69ba      	ldr	r2, [r7, #24]
 8006e60:	4313      	orrs	r3, r2
 8006e62:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68da      	ldr	r2, [r3, #12]
 8006e6a:	4b49      	ldr	r3, [pc, #292]	; (8006f90 <HAL_ADC_Init+0x2b0>)
 8006e6c:	4013      	ands	r3, r2
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	6812      	ldr	r2, [r2, #0]
 8006e72:	69b9      	ldr	r1, [r7, #24]
 8006e74:	430b      	orrs	r3, r1
 8006e76:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f7ff ff08 	bl	8006c92 <LL_ADC_REG_IsConversionOngoing>
 8006e82:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f7ff ff15 	bl	8006cb8 <LL_ADC_INJ_IsConversionOngoing>
 8006e8e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006e90:	693b      	ldr	r3, [r7, #16]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d140      	bne.n	8006f18 <HAL_ADC_Init+0x238>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d13d      	bne.n	8006f18 <HAL_ADC_Init+0x238>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	7e1b      	ldrb	r3, [r3, #24]
 8006ea4:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006ea6:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006eae:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	68db      	ldr	r3, [r3, #12]
 8006eba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ebe:	f023 0306 	bic.w	r3, r3, #6
 8006ec2:	687a      	ldr	r2, [r7, #4]
 8006ec4:	6812      	ldr	r2, [r2, #0]
 8006ec6:	69b9      	ldr	r1, [r7, #24]
 8006ec8:	430b      	orrs	r3, r1
 8006eca:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006ed2:	2b01      	cmp	r3, #1
 8006ed4:	d118      	bne.n	8006f08 <HAL_ADC_Init+0x228>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	691b      	ldr	r3, [r3, #16]
 8006edc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006ee0:	f023 0304 	bic.w	r3, r3, #4
 8006ee4:	687a      	ldr	r2, [r7, #4]
 8006ee6:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8006ee8:	687a      	ldr	r2, [r7, #4]
 8006eea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006eec:	4311      	orrs	r1, r2
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006ef2:	4311      	orrs	r1, r2
 8006ef4:	687a      	ldr	r2, [r7, #4]
 8006ef6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006ef8:	430a      	orrs	r2, r1
 8006efa:	431a      	orrs	r2, r3
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f042 0201 	orr.w	r2, r2, #1
 8006f04:	611a      	str	r2, [r3, #16]
 8006f06:	e007      	b.n	8006f18 <HAL_ADC_Init+0x238>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	691a      	ldr	r2, [r3, #16]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f022 0201 	bic.w	r2, r2, #1
 8006f16:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	691b      	ldr	r3, [r3, #16]
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d10c      	bne.n	8006f3a <HAL_ADC_Init+0x25a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f26:	f023 010f 	bic.w	r1, r3, #15
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	69db      	ldr	r3, [r3, #28]
 8006f2e:	1e5a      	subs	r2, r3, #1
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	430a      	orrs	r2, r1
 8006f36:	631a      	str	r2, [r3, #48]	; 0x30
 8006f38:	e007      	b.n	8006f4a <HAL_ADC_Init+0x26a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f022 020f 	bic.w	r2, r2, #15
 8006f48:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f4e:	f023 0303 	bic.w	r3, r3, #3
 8006f52:	f043 0201 	orr.w	r2, r3, #1
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	659a      	str	r2, [r3, #88]	; 0x58
 8006f5a:	e007      	b.n	8006f6c <HAL_ADC_Init+0x28c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f60:	f043 0210 	orr.w	r2, r3, #16
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006f6c:	7ffb      	ldrb	r3, [r7, #31]
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3724      	adds	r7, #36	; 0x24
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd90      	pop	{r4, r7, pc}
 8006f76:	bf00      	nop
 8006f78:	200000a4 	.word	0x200000a4
 8006f7c:	053e2d63 	.word	0x053e2d63
 8006f80:	50040000 	.word	0x50040000
 8006f84:	50040100 	.word	0x50040100
 8006f88:	50040200 	.word	0x50040200
 8006f8c:	50040300 	.word	0x50040300
 8006f90:	fff0c007 	.word	0xfff0c007

08006f94 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b0b6      	sub	sp, #216	; 0xd8
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
 8006f9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d101      	bne.n	8006fb6 <HAL_ADC_ConfigChannel+0x22>
 8006fb2:	2302      	movs	r3, #2
 8006fb4:	e3e3      	b.n	800777e <HAL_ADC_ConfigChannel+0x7ea>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2201      	movs	r2, #1
 8006fba:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f7ff fe65 	bl	8006c92 <LL_ADC_REG_IsConversionOngoing>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	f040 83c4 	bne.w	8007758 <HAL_ADC_ConfigChannel+0x7c4>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	2b05      	cmp	r3, #5
 8006fd6:	d824      	bhi.n	8007022 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	3b02      	subs	r3, #2
 8006fde:	2b03      	cmp	r3, #3
 8006fe0:	d81b      	bhi.n	800701a <HAL_ADC_ConfigChannel+0x86>
 8006fe2:	a201      	add	r2, pc, #4	; (adr r2, 8006fe8 <HAL_ADC_ConfigChannel+0x54>)
 8006fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fe8:	08006ff9 	.word	0x08006ff9
 8006fec:	08007001 	.word	0x08007001
 8006ff0:	08007009 	.word	0x08007009
 8006ff4:	08007011 	.word	0x08007011
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	220c      	movs	r2, #12
 8006ffc:	605a      	str	r2, [r3, #4]
          break;
 8006ffe:	e011      	b.n	8007024 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	2212      	movs	r2, #18
 8007004:	605a      	str	r2, [r3, #4]
          break;
 8007006:	e00d      	b.n	8007024 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	2218      	movs	r2, #24
 800700c:	605a      	str	r2, [r3, #4]
          break;
 800700e:	e009      	b.n	8007024 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007016:	605a      	str	r2, [r3, #4]
          break;
 8007018:	e004      	b.n	8007024 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	2206      	movs	r2, #6
 800701e:	605a      	str	r2, [r3, #4]
          break;
 8007020:	e000      	b.n	8007024 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8007022:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6818      	ldr	r0, [r3, #0]
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	6859      	ldr	r1, [r3, #4]
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	461a      	mov	r2, r3
 8007032:	f7ff fd51 	bl	8006ad8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4618      	mov	r0, r3
 800703c:	f7ff fe29 	bl	8006c92 <LL_ADC_REG_IsConversionOngoing>
 8007040:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4618      	mov	r0, r3
 800704a:	f7ff fe35 	bl	8006cb8 <LL_ADC_INJ_IsConversionOngoing>
 800704e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007052:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8007056:	2b00      	cmp	r3, #0
 8007058:	f040 81c1 	bne.w	80073de <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800705c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007060:	2b00      	cmp	r3, #0
 8007062:	f040 81bc 	bne.w	80073de <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	689b      	ldr	r3, [r3, #8]
 800706a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800706e:	d10f      	bne.n	8007090 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6818      	ldr	r0, [r3, #0]
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	2200      	movs	r2, #0
 800707a:	4619      	mov	r1, r3
 800707c:	f7ff fd58 	bl	8006b30 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8007088:	4618      	mov	r0, r3
 800708a:	f7ff fd12 	bl	8006ab2 <LL_ADC_SetSamplingTimeCommonConfig>
 800708e:	e00e      	b.n	80070ae <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6818      	ldr	r0, [r3, #0]
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	6819      	ldr	r1, [r3, #0]
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	689b      	ldr	r3, [r3, #8]
 800709c:	461a      	mov	r2, r3
 800709e:	f7ff fd47 	bl	8006b30 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	2100      	movs	r1, #0
 80070a8:	4618      	mov	r0, r3
 80070aa:	f7ff fd02 	bl	8006ab2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	695a      	ldr	r2, [r3, #20]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	68db      	ldr	r3, [r3, #12]
 80070b8:	08db      	lsrs	r3, r3, #3
 80070ba:	f003 0303 	and.w	r3, r3, #3
 80070be:	005b      	lsls	r3, r3, #1
 80070c0:	fa02 f303 	lsl.w	r3, r2, r3
 80070c4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	691b      	ldr	r3, [r3, #16]
 80070cc:	2b04      	cmp	r3, #4
 80070ce:	d00a      	beq.n	80070e6 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6818      	ldr	r0, [r3, #0]
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	6919      	ldr	r1, [r3, #16]
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80070e0:	f7ff fc92 	bl	8006a08 <LL_ADC_SetOffset>
 80070e4:	e17b      	b.n	80073de <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	2100      	movs	r1, #0
 80070ec:	4618      	mov	r0, r3
 80070ee:	f7ff fcaf 	bl	8006a50 <LL_ADC_GetOffsetChannel>
 80070f2:	4603      	mov	r3, r0
 80070f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d10a      	bne.n	8007112 <HAL_ADC_ConfigChannel+0x17e>
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	2100      	movs	r1, #0
 8007102:	4618      	mov	r0, r3
 8007104:	f7ff fca4 	bl	8006a50 <LL_ADC_GetOffsetChannel>
 8007108:	4603      	mov	r3, r0
 800710a:	0e9b      	lsrs	r3, r3, #26
 800710c:	f003 021f 	and.w	r2, r3, #31
 8007110:	e01e      	b.n	8007150 <HAL_ADC_ConfigChannel+0x1bc>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	2100      	movs	r1, #0
 8007118:	4618      	mov	r0, r3
 800711a:	f7ff fc99 	bl	8006a50 <LL_ADC_GetOffsetChannel>
 800711e:	4603      	mov	r3, r0
 8007120:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007124:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007128:	fa93 f3a3 	rbit	r3, r3
 800712c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007130:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007134:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007138:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800713c:	2b00      	cmp	r3, #0
 800713e:	d101      	bne.n	8007144 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8007140:	2320      	movs	r3, #32
 8007142:	e004      	b.n	800714e <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8007144:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007148:	fab3 f383 	clz	r3, r3
 800714c:	b2db      	uxtb	r3, r3
 800714e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007158:	2b00      	cmp	r3, #0
 800715a:	d105      	bne.n	8007168 <HAL_ADC_ConfigChannel+0x1d4>
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	0e9b      	lsrs	r3, r3, #26
 8007162:	f003 031f 	and.w	r3, r3, #31
 8007166:	e018      	b.n	800719a <HAL_ADC_ConfigChannel+0x206>
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007170:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007174:	fa93 f3a3 	rbit	r3, r3
 8007178:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800717c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007180:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8007184:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007188:	2b00      	cmp	r3, #0
 800718a:	d101      	bne.n	8007190 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 800718c:	2320      	movs	r3, #32
 800718e:	e004      	b.n	800719a <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8007190:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007194:	fab3 f383 	clz	r3, r3
 8007198:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800719a:	429a      	cmp	r2, r3
 800719c:	d106      	bne.n	80071ac <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	2200      	movs	r2, #0
 80071a4:	2100      	movs	r1, #0
 80071a6:	4618      	mov	r0, r3
 80071a8:	f7ff fc68 	bl	8006a7c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	2101      	movs	r1, #1
 80071b2:	4618      	mov	r0, r3
 80071b4:	f7ff fc4c 	bl	8006a50 <LL_ADC_GetOffsetChannel>
 80071b8:	4603      	mov	r3, r0
 80071ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d10a      	bne.n	80071d8 <HAL_ADC_ConfigChannel+0x244>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	2101      	movs	r1, #1
 80071c8:	4618      	mov	r0, r3
 80071ca:	f7ff fc41 	bl	8006a50 <LL_ADC_GetOffsetChannel>
 80071ce:	4603      	mov	r3, r0
 80071d0:	0e9b      	lsrs	r3, r3, #26
 80071d2:	f003 021f 	and.w	r2, r3, #31
 80071d6:	e01e      	b.n	8007216 <HAL_ADC_ConfigChannel+0x282>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2101      	movs	r1, #1
 80071de:	4618      	mov	r0, r3
 80071e0:	f7ff fc36 	bl	8006a50 <LL_ADC_GetOffsetChannel>
 80071e4:	4603      	mov	r3, r0
 80071e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80071ee:	fa93 f3a3 	rbit	r3, r3
 80071f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80071f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80071fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80071fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007202:	2b00      	cmp	r3, #0
 8007204:	d101      	bne.n	800720a <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8007206:	2320      	movs	r3, #32
 8007208:	e004      	b.n	8007214 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 800720a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800720e:	fab3 f383 	clz	r3, r3
 8007212:	b2db      	uxtb	r3, r3
 8007214:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800721e:	2b00      	cmp	r3, #0
 8007220:	d105      	bne.n	800722e <HAL_ADC_ConfigChannel+0x29a>
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	0e9b      	lsrs	r3, r3, #26
 8007228:	f003 031f 	and.w	r3, r3, #31
 800722c:	e018      	b.n	8007260 <HAL_ADC_ConfigChannel+0x2cc>
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007236:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800723a:	fa93 f3a3 	rbit	r3, r3
 800723e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8007242:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007246:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800724a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800724e:	2b00      	cmp	r3, #0
 8007250:	d101      	bne.n	8007256 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8007252:	2320      	movs	r3, #32
 8007254:	e004      	b.n	8007260 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8007256:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800725a:	fab3 f383 	clz	r3, r3
 800725e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007260:	429a      	cmp	r2, r3
 8007262:	d106      	bne.n	8007272 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	2200      	movs	r2, #0
 800726a:	2101      	movs	r1, #1
 800726c:	4618      	mov	r0, r3
 800726e:	f7ff fc05 	bl	8006a7c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2102      	movs	r1, #2
 8007278:	4618      	mov	r0, r3
 800727a:	f7ff fbe9 	bl	8006a50 <LL_ADC_GetOffsetChannel>
 800727e:	4603      	mov	r3, r0
 8007280:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007284:	2b00      	cmp	r3, #0
 8007286:	d10a      	bne.n	800729e <HAL_ADC_ConfigChannel+0x30a>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	2102      	movs	r1, #2
 800728e:	4618      	mov	r0, r3
 8007290:	f7ff fbde 	bl	8006a50 <LL_ADC_GetOffsetChannel>
 8007294:	4603      	mov	r3, r0
 8007296:	0e9b      	lsrs	r3, r3, #26
 8007298:	f003 021f 	and.w	r2, r3, #31
 800729c:	e01e      	b.n	80072dc <HAL_ADC_ConfigChannel+0x348>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	2102      	movs	r1, #2
 80072a4:	4618      	mov	r0, r3
 80072a6:	f7ff fbd3 	bl	8006a50 <LL_ADC_GetOffsetChannel>
 80072aa:	4603      	mov	r3, r0
 80072ac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80072b4:	fa93 f3a3 	rbit	r3, r3
 80072b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80072bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80072c0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80072c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d101      	bne.n	80072d0 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 80072cc:	2320      	movs	r3, #32
 80072ce:	e004      	b.n	80072da <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 80072d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80072d4:	fab3 f383 	clz	r3, r3
 80072d8:	b2db      	uxtb	r3, r3
 80072da:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d105      	bne.n	80072f4 <HAL_ADC_ConfigChannel+0x360>
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	0e9b      	lsrs	r3, r3, #26
 80072ee:	f003 031f 	and.w	r3, r3, #31
 80072f2:	e016      	b.n	8007322 <HAL_ADC_ConfigChannel+0x38e>
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007300:	fa93 f3a3 	rbit	r3, r3
 8007304:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8007306:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007308:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800730c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007310:	2b00      	cmp	r3, #0
 8007312:	d101      	bne.n	8007318 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8007314:	2320      	movs	r3, #32
 8007316:	e004      	b.n	8007322 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8007318:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800731c:	fab3 f383 	clz	r3, r3
 8007320:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007322:	429a      	cmp	r2, r3
 8007324:	d106      	bne.n	8007334 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	2200      	movs	r2, #0
 800732c:	2102      	movs	r1, #2
 800732e:	4618      	mov	r0, r3
 8007330:	f7ff fba4 	bl	8006a7c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	2103      	movs	r1, #3
 800733a:	4618      	mov	r0, r3
 800733c:	f7ff fb88 	bl	8006a50 <LL_ADC_GetOffsetChannel>
 8007340:	4603      	mov	r3, r0
 8007342:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007346:	2b00      	cmp	r3, #0
 8007348:	d10a      	bne.n	8007360 <HAL_ADC_ConfigChannel+0x3cc>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	2103      	movs	r1, #3
 8007350:	4618      	mov	r0, r3
 8007352:	f7ff fb7d 	bl	8006a50 <LL_ADC_GetOffsetChannel>
 8007356:	4603      	mov	r3, r0
 8007358:	0e9b      	lsrs	r3, r3, #26
 800735a:	f003 021f 	and.w	r2, r3, #31
 800735e:	e017      	b.n	8007390 <HAL_ADC_ConfigChannel+0x3fc>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	2103      	movs	r1, #3
 8007366:	4618      	mov	r0, r3
 8007368:	f7ff fb72 	bl	8006a50 <LL_ADC_GetOffsetChannel>
 800736c:	4603      	mov	r3, r0
 800736e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007370:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007372:	fa93 f3a3 	rbit	r3, r3
 8007376:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8007378:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800737a:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800737c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800737e:	2b00      	cmp	r3, #0
 8007380:	d101      	bne.n	8007386 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8007382:	2320      	movs	r3, #32
 8007384:	e003      	b.n	800738e <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8007386:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007388:	fab3 f383 	clz	r3, r3
 800738c:	b2db      	uxtb	r3, r3
 800738e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007398:	2b00      	cmp	r3, #0
 800739a:	d105      	bne.n	80073a8 <HAL_ADC_ConfigChannel+0x414>
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	0e9b      	lsrs	r3, r3, #26
 80073a2:	f003 031f 	and.w	r3, r3, #31
 80073a6:	e011      	b.n	80073cc <HAL_ADC_ConfigChannel+0x438>
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80073b0:	fa93 f3a3 	rbit	r3, r3
 80073b4:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80073b6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80073b8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80073ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d101      	bne.n	80073c4 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 80073c0:	2320      	movs	r3, #32
 80073c2:	e003      	b.n	80073cc <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 80073c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073c6:	fab3 f383 	clz	r3, r3
 80073ca:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80073cc:	429a      	cmp	r2, r3
 80073ce:	d106      	bne.n	80073de <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	2200      	movs	r2, #0
 80073d6:	2103      	movs	r1, #3
 80073d8:	4618      	mov	r0, r3
 80073da:	f7ff fb4f 	bl	8006a7c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4618      	mov	r0, r3
 80073e4:	f7ff fc42 	bl	8006c6c <LL_ADC_IsEnabled>
 80073e8:	4603      	mov	r3, r0
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	f040 8140 	bne.w	8007670 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6818      	ldr	r0, [r3, #0]
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	6819      	ldr	r1, [r3, #0]
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	461a      	mov	r2, r3
 80073fe:	f7ff fbc3 	bl	8006b88 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	68db      	ldr	r3, [r3, #12]
 8007406:	4a8f      	ldr	r2, [pc, #572]	; (8007644 <HAL_ADC_ConfigChannel+0x6b0>)
 8007408:	4293      	cmp	r3, r2
 800740a:	f040 8131 	bne.w	8007670 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800741a:	2b00      	cmp	r3, #0
 800741c:	d10b      	bne.n	8007436 <HAL_ADC_ConfigChannel+0x4a2>
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	0e9b      	lsrs	r3, r3, #26
 8007424:	3301      	adds	r3, #1
 8007426:	f003 031f 	and.w	r3, r3, #31
 800742a:	2b09      	cmp	r3, #9
 800742c:	bf94      	ite	ls
 800742e:	2301      	movls	r3, #1
 8007430:	2300      	movhi	r3, #0
 8007432:	b2db      	uxtb	r3, r3
 8007434:	e019      	b.n	800746a <HAL_ADC_ConfigChannel+0x4d6>
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800743c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800743e:	fa93 f3a3 	rbit	r3, r3
 8007442:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8007444:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007446:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8007448:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800744a:	2b00      	cmp	r3, #0
 800744c:	d101      	bne.n	8007452 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800744e:	2320      	movs	r3, #32
 8007450:	e003      	b.n	800745a <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8007452:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007454:	fab3 f383 	clz	r3, r3
 8007458:	b2db      	uxtb	r3, r3
 800745a:	3301      	adds	r3, #1
 800745c:	f003 031f 	and.w	r3, r3, #31
 8007460:	2b09      	cmp	r3, #9
 8007462:	bf94      	ite	ls
 8007464:	2301      	movls	r3, #1
 8007466:	2300      	movhi	r3, #0
 8007468:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800746a:	2b00      	cmp	r3, #0
 800746c:	d079      	beq.n	8007562 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007476:	2b00      	cmp	r3, #0
 8007478:	d107      	bne.n	800748a <HAL_ADC_ConfigChannel+0x4f6>
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	0e9b      	lsrs	r3, r3, #26
 8007480:	3301      	adds	r3, #1
 8007482:	069b      	lsls	r3, r3, #26
 8007484:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007488:	e015      	b.n	80074b6 <HAL_ADC_ConfigChannel+0x522>
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007490:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007492:	fa93 f3a3 	rbit	r3, r3
 8007496:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8007498:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800749a:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800749c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d101      	bne.n	80074a6 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 80074a2:	2320      	movs	r3, #32
 80074a4:	e003      	b.n	80074ae <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 80074a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80074a8:	fab3 f383 	clz	r3, r3
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	3301      	adds	r3, #1
 80074b0:	069b      	lsls	r3, r3, #26
 80074b2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d109      	bne.n	80074d6 <HAL_ADC_ConfigChannel+0x542>
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	0e9b      	lsrs	r3, r3, #26
 80074c8:	3301      	adds	r3, #1
 80074ca:	f003 031f 	and.w	r3, r3, #31
 80074ce:	2101      	movs	r1, #1
 80074d0:	fa01 f303 	lsl.w	r3, r1, r3
 80074d4:	e017      	b.n	8007506 <HAL_ADC_ConfigChannel+0x572>
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80074de:	fa93 f3a3 	rbit	r3, r3
 80074e2:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80074e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074e6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80074e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d101      	bne.n	80074f2 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 80074ee:	2320      	movs	r3, #32
 80074f0:	e003      	b.n	80074fa <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 80074f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80074f4:	fab3 f383 	clz	r3, r3
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	3301      	adds	r3, #1
 80074fc:	f003 031f 	and.w	r3, r3, #31
 8007500:	2101      	movs	r1, #1
 8007502:	fa01 f303 	lsl.w	r3, r1, r3
 8007506:	ea42 0103 	orr.w	r1, r2, r3
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007512:	2b00      	cmp	r3, #0
 8007514:	d10a      	bne.n	800752c <HAL_ADC_ConfigChannel+0x598>
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	0e9b      	lsrs	r3, r3, #26
 800751c:	3301      	adds	r3, #1
 800751e:	f003 021f 	and.w	r2, r3, #31
 8007522:	4613      	mov	r3, r2
 8007524:	005b      	lsls	r3, r3, #1
 8007526:	4413      	add	r3, r2
 8007528:	051b      	lsls	r3, r3, #20
 800752a:	e018      	b.n	800755e <HAL_ADC_ConfigChannel+0x5ca>
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007534:	fa93 f3a3 	rbit	r3, r3
 8007538:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800753a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800753c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800753e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007540:	2b00      	cmp	r3, #0
 8007542:	d101      	bne.n	8007548 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8007544:	2320      	movs	r3, #32
 8007546:	e003      	b.n	8007550 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8007548:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800754a:	fab3 f383 	clz	r3, r3
 800754e:	b2db      	uxtb	r3, r3
 8007550:	3301      	adds	r3, #1
 8007552:	f003 021f 	and.w	r2, r3, #31
 8007556:	4613      	mov	r3, r2
 8007558:	005b      	lsls	r3, r3, #1
 800755a:	4413      	add	r3, r2
 800755c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800755e:	430b      	orrs	r3, r1
 8007560:	e081      	b.n	8007666 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800756a:	2b00      	cmp	r3, #0
 800756c:	d107      	bne.n	800757e <HAL_ADC_ConfigChannel+0x5ea>
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	0e9b      	lsrs	r3, r3, #26
 8007574:	3301      	adds	r3, #1
 8007576:	069b      	lsls	r3, r3, #26
 8007578:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800757c:	e015      	b.n	80075aa <HAL_ADC_ConfigChannel+0x616>
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007586:	fa93 f3a3 	rbit	r3, r3
 800758a:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800758c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800758e:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8007590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007592:	2b00      	cmp	r3, #0
 8007594:	d101      	bne.n	800759a <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8007596:	2320      	movs	r3, #32
 8007598:	e003      	b.n	80075a2 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 800759a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800759c:	fab3 f383 	clz	r3, r3
 80075a0:	b2db      	uxtb	r3, r3
 80075a2:	3301      	adds	r3, #1
 80075a4:	069b      	lsls	r3, r3, #26
 80075a6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d109      	bne.n	80075ca <HAL_ADC_ConfigChannel+0x636>
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	0e9b      	lsrs	r3, r3, #26
 80075bc:	3301      	adds	r3, #1
 80075be:	f003 031f 	and.w	r3, r3, #31
 80075c2:	2101      	movs	r1, #1
 80075c4:	fa01 f303 	lsl.w	r3, r1, r3
 80075c8:	e017      	b.n	80075fa <HAL_ADC_ConfigChannel+0x666>
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075d0:	6a3b      	ldr	r3, [r7, #32]
 80075d2:	fa93 f3a3 	rbit	r3, r3
 80075d6:	61fb      	str	r3, [r7, #28]
  return result;
 80075d8:	69fb      	ldr	r3, [r7, #28]
 80075da:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80075dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d101      	bne.n	80075e6 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 80075e2:	2320      	movs	r3, #32
 80075e4:	e003      	b.n	80075ee <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 80075e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075e8:	fab3 f383 	clz	r3, r3
 80075ec:	b2db      	uxtb	r3, r3
 80075ee:	3301      	adds	r3, #1
 80075f0:	f003 031f 	and.w	r3, r3, #31
 80075f4:	2101      	movs	r1, #1
 80075f6:	fa01 f303 	lsl.w	r3, r1, r3
 80075fa:	ea42 0103 	orr.w	r1, r2, r3
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007606:	2b00      	cmp	r3, #0
 8007608:	d10d      	bne.n	8007626 <HAL_ADC_ConfigChannel+0x692>
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	0e9b      	lsrs	r3, r3, #26
 8007610:	3301      	adds	r3, #1
 8007612:	f003 021f 	and.w	r2, r3, #31
 8007616:	4613      	mov	r3, r2
 8007618:	005b      	lsls	r3, r3, #1
 800761a:	4413      	add	r3, r2
 800761c:	3b1e      	subs	r3, #30
 800761e:	051b      	lsls	r3, r3, #20
 8007620:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007624:	e01e      	b.n	8007664 <HAL_ADC_ConfigChannel+0x6d0>
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	fa93 f3a3 	rbit	r3, r3
 8007632:	613b      	str	r3, [r7, #16]
  return result;
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007638:	69bb      	ldr	r3, [r7, #24]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d104      	bne.n	8007648 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800763e:	2320      	movs	r3, #32
 8007640:	e006      	b.n	8007650 <HAL_ADC_ConfigChannel+0x6bc>
 8007642:	bf00      	nop
 8007644:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8007648:	69bb      	ldr	r3, [r7, #24]
 800764a:	fab3 f383 	clz	r3, r3
 800764e:	b2db      	uxtb	r3, r3
 8007650:	3301      	adds	r3, #1
 8007652:	f003 021f 	and.w	r2, r3, #31
 8007656:	4613      	mov	r3, r2
 8007658:	005b      	lsls	r3, r3, #1
 800765a:	4413      	add	r3, r2
 800765c:	3b1e      	subs	r3, #30
 800765e:	051b      	lsls	r3, r3, #20
 8007660:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007664:	430b      	orrs	r3, r1
 8007666:	683a      	ldr	r2, [r7, #0]
 8007668:	6892      	ldr	r2, [r2, #8]
 800766a:	4619      	mov	r1, r3
 800766c:	f7ff fa60 	bl	8006b30 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	681a      	ldr	r2, [r3, #0]
 8007674:	4b44      	ldr	r3, [pc, #272]	; (8007788 <HAL_ADC_ConfigChannel+0x7f4>)
 8007676:	4013      	ands	r3, r2
 8007678:	2b00      	cmp	r3, #0
 800767a:	d07a      	beq.n	8007772 <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800767c:	4843      	ldr	r0, [pc, #268]	; (800778c <HAL_ADC_ConfigChannel+0x7f8>)
 800767e:	f7ff f9b5 	bl	80069ec <LL_ADC_GetCommonPathInternalCh>
 8007682:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a41      	ldr	r2, [pc, #260]	; (8007790 <HAL_ADC_ConfigChannel+0x7fc>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d12c      	bne.n	80076ea <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007690:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007694:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007698:	2b00      	cmp	r3, #0
 800769a:	d126      	bne.n	80076ea <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	4a3c      	ldr	r2, [pc, #240]	; (8007794 <HAL_ADC_ConfigChannel+0x800>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d004      	beq.n	80076b0 <HAL_ADC_ConfigChannel+0x71c>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4a3b      	ldr	r2, [pc, #236]	; (8007798 <HAL_ADC_ConfigChannel+0x804>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d15d      	bne.n	800776c <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80076b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80076b4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80076b8:	4619      	mov	r1, r3
 80076ba:	4834      	ldr	r0, [pc, #208]	; (800778c <HAL_ADC_ConfigChannel+0x7f8>)
 80076bc:	f7ff f983 	bl	80069c6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80076c0:	4b36      	ldr	r3, [pc, #216]	; (800779c <HAL_ADC_ConfigChannel+0x808>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	099b      	lsrs	r3, r3, #6
 80076c6:	4a36      	ldr	r2, [pc, #216]	; (80077a0 <HAL_ADC_ConfigChannel+0x80c>)
 80076c8:	fba2 2303 	umull	r2, r3, r2, r3
 80076cc:	099b      	lsrs	r3, r3, #6
 80076ce:	1c5a      	adds	r2, r3, #1
 80076d0:	4613      	mov	r3, r2
 80076d2:	005b      	lsls	r3, r3, #1
 80076d4:	4413      	add	r3, r2
 80076d6:	009b      	lsls	r3, r3, #2
 80076d8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80076da:	e002      	b.n	80076e2 <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	3b01      	subs	r3, #1
 80076e0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d1f9      	bne.n	80076dc <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80076e8:	e040      	b.n	800776c <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4a2d      	ldr	r2, [pc, #180]	; (80077a4 <HAL_ADC_ConfigChannel+0x810>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d118      	bne.n	8007726 <HAL_ADC_ConfigChannel+0x792>
 80076f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80076f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d112      	bne.n	8007726 <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4a23      	ldr	r2, [pc, #140]	; (8007794 <HAL_ADC_ConfigChannel+0x800>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d004      	beq.n	8007714 <HAL_ADC_ConfigChannel+0x780>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4a22      	ldr	r2, [pc, #136]	; (8007798 <HAL_ADC_ConfigChannel+0x804>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d12d      	bne.n	8007770 <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007714:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007718:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800771c:	4619      	mov	r1, r3
 800771e:	481b      	ldr	r0, [pc, #108]	; (800778c <HAL_ADC_ConfigChannel+0x7f8>)
 8007720:	f7ff f951 	bl	80069c6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007724:	e024      	b.n	8007770 <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a1f      	ldr	r2, [pc, #124]	; (80077a8 <HAL_ADC_ConfigChannel+0x814>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d120      	bne.n	8007772 <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007730:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007734:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007738:	2b00      	cmp	r3, #0
 800773a:	d11a      	bne.n	8007772 <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4a14      	ldr	r2, [pc, #80]	; (8007794 <HAL_ADC_ConfigChannel+0x800>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d115      	bne.n	8007772 <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007746:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800774a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800774e:	4619      	mov	r1, r3
 8007750:	480e      	ldr	r0, [pc, #56]	; (800778c <HAL_ADC_ConfigChannel+0x7f8>)
 8007752:	f7ff f938 	bl	80069c6 <LL_ADC_SetCommonPathInternalCh>
 8007756:	e00c      	b.n	8007772 <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800775c:	f043 0220 	orr.w	r2, r3, #32
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8007764:	2301      	movs	r3, #1
 8007766:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800776a:	e002      	b.n	8007772 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800776c:	bf00      	nop
 800776e:	e000      	b.n	8007772 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007770:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2200      	movs	r2, #0
 8007776:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800777a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800777e:	4618      	mov	r0, r3
 8007780:	37d8      	adds	r7, #216	; 0xd8
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}
 8007786:	bf00      	nop
 8007788:	80080000 	.word	0x80080000
 800778c:	50040300 	.word	0x50040300
 8007790:	c7520000 	.word	0xc7520000
 8007794:	50040000 	.word	0x50040000
 8007798:	50040200 	.word	0x50040200
 800779c:	200000a4 	.word	0x200000a4
 80077a0:	053e2d63 	.word	0x053e2d63
 80077a4:	cb840000 	.word	0xcb840000
 80077a8:	80000001 	.word	0x80000001

080077ac <LL_ADC_IsEnabled>:
{
 80077ac:	b480      	push	{r7}
 80077ae:	b083      	sub	sp, #12
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	689b      	ldr	r3, [r3, #8]
 80077b8:	f003 0301 	and.w	r3, r3, #1
 80077bc:	2b01      	cmp	r3, #1
 80077be:	d101      	bne.n	80077c4 <LL_ADC_IsEnabled+0x18>
 80077c0:	2301      	movs	r3, #1
 80077c2:	e000      	b.n	80077c6 <LL_ADC_IsEnabled+0x1a>
 80077c4:	2300      	movs	r3, #0
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	370c      	adds	r7, #12
 80077ca:	46bd      	mov	sp, r7
 80077cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d0:	4770      	bx	lr

080077d2 <LL_ADC_REG_IsConversionOngoing>:
{
 80077d2:	b480      	push	{r7}
 80077d4:	b083      	sub	sp, #12
 80077d6:	af00      	add	r7, sp, #0
 80077d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	f003 0304 	and.w	r3, r3, #4
 80077e2:	2b04      	cmp	r3, #4
 80077e4:	d101      	bne.n	80077ea <LL_ADC_REG_IsConversionOngoing+0x18>
 80077e6:	2301      	movs	r3, #1
 80077e8:	e000      	b.n	80077ec <LL_ADC_REG_IsConversionOngoing+0x1a>
 80077ea:	2300      	movs	r3, #0
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	370c      	adds	r7, #12
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr

080077f8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80077f8:	b590      	push	{r4, r7, lr}
 80077fa:	b0a1      	sub	sp, #132	; 0x84
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
 8007800:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007802:	2300      	movs	r3, #0
 8007804:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800780e:	2b01      	cmp	r3, #1
 8007810:	d101      	bne.n	8007816 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007812:	2302      	movs	r3, #2
 8007814:	e093      	b.n	800793e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2201      	movs	r2, #1
 800781a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800781e:	2300      	movs	r3, #0
 8007820:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8007822:	2300      	movs	r3, #0
 8007824:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	4a47      	ldr	r2, [pc, #284]	; (8007948 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d102      	bne.n	8007836 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007830:	4b46      	ldr	r3, [pc, #280]	; (800794c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8007832:	60fb      	str	r3, [r7, #12]
 8007834:	e001      	b.n	800783a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007836:	2300      	movs	r3, #0
 8007838:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d10b      	bne.n	8007858 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007844:	f043 0220 	orr.w	r2, r3, #32
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2200      	movs	r2, #0
 8007850:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 8007854:	2301      	movs	r3, #1
 8007856:	e072      	b.n	800793e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	4618      	mov	r0, r3
 800785c:	f7ff ffb9 	bl	80077d2 <LL_ADC_REG_IsConversionOngoing>
 8007860:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	4618      	mov	r0, r3
 8007868:	f7ff ffb3 	bl	80077d2 <LL_ADC_REG_IsConversionOngoing>
 800786c:	4603      	mov	r3, r0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d154      	bne.n	800791c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007872:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007874:	2b00      	cmp	r3, #0
 8007876:	d151      	bne.n	800791c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007878:	4b35      	ldr	r3, [pc, #212]	; (8007950 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800787a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d02c      	beq.n	80078de <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007884:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	6859      	ldr	r1, [r3, #4]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007896:	035b      	lsls	r3, r3, #13
 8007898:	430b      	orrs	r3, r1
 800789a:	431a      	orrs	r2, r3
 800789c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800789e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80078a0:	4829      	ldr	r0, [pc, #164]	; (8007948 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80078a2:	f7ff ff83 	bl	80077ac <LL_ADC_IsEnabled>
 80078a6:	4604      	mov	r4, r0
 80078a8:	4828      	ldr	r0, [pc, #160]	; (800794c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80078aa:	f7ff ff7f 	bl	80077ac <LL_ADC_IsEnabled>
 80078ae:	4603      	mov	r3, r0
 80078b0:	431c      	orrs	r4, r3
 80078b2:	4828      	ldr	r0, [pc, #160]	; (8007954 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80078b4:	f7ff ff7a 	bl	80077ac <LL_ADC_IsEnabled>
 80078b8:	4603      	mov	r3, r0
 80078ba:	4323      	orrs	r3, r4
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d137      	bne.n	8007930 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80078c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80078c2:	689b      	ldr	r3, [r3, #8]
 80078c4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80078c8:	f023 030f 	bic.w	r3, r3, #15
 80078cc:	683a      	ldr	r2, [r7, #0]
 80078ce:	6811      	ldr	r1, [r2, #0]
 80078d0:	683a      	ldr	r2, [r7, #0]
 80078d2:	6892      	ldr	r2, [r2, #8]
 80078d4:	430a      	orrs	r2, r1
 80078d6:	431a      	orrs	r2, r3
 80078d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80078da:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80078dc:	e028      	b.n	8007930 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80078de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80078e0:	689b      	ldr	r3, [r3, #8]
 80078e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80078e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80078e8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80078ea:	4817      	ldr	r0, [pc, #92]	; (8007948 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80078ec:	f7ff ff5e 	bl	80077ac <LL_ADC_IsEnabled>
 80078f0:	4604      	mov	r4, r0
 80078f2:	4816      	ldr	r0, [pc, #88]	; (800794c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80078f4:	f7ff ff5a 	bl	80077ac <LL_ADC_IsEnabled>
 80078f8:	4603      	mov	r3, r0
 80078fa:	431c      	orrs	r4, r3
 80078fc:	4815      	ldr	r0, [pc, #84]	; (8007954 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80078fe:	f7ff ff55 	bl	80077ac <LL_ADC_IsEnabled>
 8007902:	4603      	mov	r3, r0
 8007904:	4323      	orrs	r3, r4
 8007906:	2b00      	cmp	r3, #0
 8007908:	d112      	bne.n	8007930 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800790a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800790c:	689b      	ldr	r3, [r3, #8]
 800790e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8007912:	f023 030f 	bic.w	r3, r3, #15
 8007916:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8007918:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800791a:	e009      	b.n	8007930 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007920:	f043 0220 	orr.w	r2, r3, #32
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8007928:	2301      	movs	r3, #1
 800792a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800792e:	e000      	b.n	8007932 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007930:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2200      	movs	r2, #0
 8007936:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800793a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800793e:	4618      	mov	r0, r3
 8007940:	3784      	adds	r7, #132	; 0x84
 8007942:	46bd      	mov	sp, r7
 8007944:	bd90      	pop	{r4, r7, pc}
 8007946:	bf00      	nop
 8007948:	50040000 	.word	0x50040000
 800794c:	50040100 	.word	0x50040100
 8007950:	50040300 	.word	0x50040300
 8007954:	50040200 	.word	0x50040200

08007958 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007958:	b480      	push	{r7}
 800795a:	b085      	sub	sp, #20
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f003 0307 	and.w	r3, r3, #7
 8007966:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007968:	4b0c      	ldr	r3, [pc, #48]	; (800799c <__NVIC_SetPriorityGrouping+0x44>)
 800796a:	68db      	ldr	r3, [r3, #12]
 800796c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800796e:	68ba      	ldr	r2, [r7, #8]
 8007970:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007974:	4013      	ands	r3, r2
 8007976:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007980:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007984:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007988:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800798a:	4a04      	ldr	r2, [pc, #16]	; (800799c <__NVIC_SetPriorityGrouping+0x44>)
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	60d3      	str	r3, [r2, #12]
}
 8007990:	bf00      	nop
 8007992:	3714      	adds	r7, #20
 8007994:	46bd      	mov	sp, r7
 8007996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799a:	4770      	bx	lr
 800799c:	e000ed00 	.word	0xe000ed00

080079a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80079a0:	b480      	push	{r7}
 80079a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80079a4:	4b04      	ldr	r3, [pc, #16]	; (80079b8 <__NVIC_GetPriorityGrouping+0x18>)
 80079a6:	68db      	ldr	r3, [r3, #12]
 80079a8:	0a1b      	lsrs	r3, r3, #8
 80079aa:	f003 0307 	and.w	r3, r3, #7
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	46bd      	mov	sp, r7
 80079b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b6:	4770      	bx	lr
 80079b8:	e000ed00 	.word	0xe000ed00

080079bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80079bc:	b480      	push	{r7}
 80079be:	b083      	sub	sp, #12
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	4603      	mov	r3, r0
 80079c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80079c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	db0b      	blt.n	80079e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80079ce:	79fb      	ldrb	r3, [r7, #7]
 80079d0:	f003 021f 	and.w	r2, r3, #31
 80079d4:	4907      	ldr	r1, [pc, #28]	; (80079f4 <__NVIC_EnableIRQ+0x38>)
 80079d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079da:	095b      	lsrs	r3, r3, #5
 80079dc:	2001      	movs	r0, #1
 80079de:	fa00 f202 	lsl.w	r2, r0, r2
 80079e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80079e6:	bf00      	nop
 80079e8:	370c      	adds	r7, #12
 80079ea:	46bd      	mov	sp, r7
 80079ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f0:	4770      	bx	lr
 80079f2:	bf00      	nop
 80079f4:	e000e100 	.word	0xe000e100

080079f8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b083      	sub	sp, #12
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	4603      	mov	r3, r0
 8007a00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	db12      	blt.n	8007a30 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007a0a:	79fb      	ldrb	r3, [r7, #7]
 8007a0c:	f003 021f 	and.w	r2, r3, #31
 8007a10:	490a      	ldr	r1, [pc, #40]	; (8007a3c <__NVIC_DisableIRQ+0x44>)
 8007a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a16:	095b      	lsrs	r3, r3, #5
 8007a18:	2001      	movs	r0, #1
 8007a1a:	fa00 f202 	lsl.w	r2, r0, r2
 8007a1e:	3320      	adds	r3, #32
 8007a20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8007a24:	f3bf 8f4f 	dsb	sy
}
 8007a28:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007a2a:	f3bf 8f6f 	isb	sy
}
 8007a2e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8007a30:	bf00      	nop
 8007a32:	370c      	adds	r7, #12
 8007a34:	46bd      	mov	sp, r7
 8007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3a:	4770      	bx	lr
 8007a3c:	e000e100 	.word	0xe000e100

08007a40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	4603      	mov	r3, r0
 8007a48:	6039      	str	r1, [r7, #0]
 8007a4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	db0a      	blt.n	8007a6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	b2da      	uxtb	r2, r3
 8007a58:	490c      	ldr	r1, [pc, #48]	; (8007a8c <__NVIC_SetPriority+0x4c>)
 8007a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a5e:	0112      	lsls	r2, r2, #4
 8007a60:	b2d2      	uxtb	r2, r2
 8007a62:	440b      	add	r3, r1
 8007a64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007a68:	e00a      	b.n	8007a80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	b2da      	uxtb	r2, r3
 8007a6e:	4908      	ldr	r1, [pc, #32]	; (8007a90 <__NVIC_SetPriority+0x50>)
 8007a70:	79fb      	ldrb	r3, [r7, #7]
 8007a72:	f003 030f 	and.w	r3, r3, #15
 8007a76:	3b04      	subs	r3, #4
 8007a78:	0112      	lsls	r2, r2, #4
 8007a7a:	b2d2      	uxtb	r2, r2
 8007a7c:	440b      	add	r3, r1
 8007a7e:	761a      	strb	r2, [r3, #24]
}
 8007a80:	bf00      	nop
 8007a82:	370c      	adds	r7, #12
 8007a84:	46bd      	mov	sp, r7
 8007a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8a:	4770      	bx	lr
 8007a8c:	e000e100 	.word	0xe000e100
 8007a90:	e000ed00 	.word	0xe000ed00

08007a94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b089      	sub	sp, #36	; 0x24
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	60b9      	str	r1, [r7, #8]
 8007a9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f003 0307 	and.w	r3, r3, #7
 8007aa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007aa8:	69fb      	ldr	r3, [r7, #28]
 8007aaa:	f1c3 0307 	rsb	r3, r3, #7
 8007aae:	2b04      	cmp	r3, #4
 8007ab0:	bf28      	it	cs
 8007ab2:	2304      	movcs	r3, #4
 8007ab4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007ab6:	69fb      	ldr	r3, [r7, #28]
 8007ab8:	3304      	adds	r3, #4
 8007aba:	2b06      	cmp	r3, #6
 8007abc:	d902      	bls.n	8007ac4 <NVIC_EncodePriority+0x30>
 8007abe:	69fb      	ldr	r3, [r7, #28]
 8007ac0:	3b03      	subs	r3, #3
 8007ac2:	e000      	b.n	8007ac6 <NVIC_EncodePriority+0x32>
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007ac8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007acc:	69bb      	ldr	r3, [r7, #24]
 8007ace:	fa02 f303 	lsl.w	r3, r2, r3
 8007ad2:	43da      	mvns	r2, r3
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	401a      	ands	r2, r3
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007adc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ae6:	43d9      	mvns	r1, r3
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007aec:	4313      	orrs	r3, r2
         );
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	3724      	adds	r7, #36	; 0x24
 8007af2:	46bd      	mov	sp, r7
 8007af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af8:	4770      	bx	lr
	...

08007afc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b082      	sub	sp, #8
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	3b01      	subs	r3, #1
 8007b08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007b0c:	d301      	bcc.n	8007b12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007b0e:	2301      	movs	r3, #1
 8007b10:	e00f      	b.n	8007b32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007b12:	4a0a      	ldr	r2, [pc, #40]	; (8007b3c <SysTick_Config+0x40>)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	3b01      	subs	r3, #1
 8007b18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007b1a:	210f      	movs	r1, #15
 8007b1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b20:	f7ff ff8e 	bl	8007a40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007b24:	4b05      	ldr	r3, [pc, #20]	; (8007b3c <SysTick_Config+0x40>)
 8007b26:	2200      	movs	r2, #0
 8007b28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007b2a:	4b04      	ldr	r3, [pc, #16]	; (8007b3c <SysTick_Config+0x40>)
 8007b2c:	2207      	movs	r2, #7
 8007b2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007b30:	2300      	movs	r3, #0
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3708      	adds	r7, #8
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}
 8007b3a:	bf00      	nop
 8007b3c:	e000e010 	.word	0xe000e010

08007b40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b082      	sub	sp, #8
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f7ff ff05 	bl	8007958 <__NVIC_SetPriorityGrouping>
}
 8007b4e:	bf00      	nop
 8007b50:	3708      	adds	r7, #8
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}

08007b56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007b56:	b580      	push	{r7, lr}
 8007b58:	b086      	sub	sp, #24
 8007b5a:	af00      	add	r7, sp, #0
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	60b9      	str	r1, [r7, #8]
 8007b60:	607a      	str	r2, [r7, #4]
 8007b62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007b64:	2300      	movs	r3, #0
 8007b66:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007b68:	f7ff ff1a 	bl	80079a0 <__NVIC_GetPriorityGrouping>
 8007b6c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	68b9      	ldr	r1, [r7, #8]
 8007b72:	6978      	ldr	r0, [r7, #20]
 8007b74:	f7ff ff8e 	bl	8007a94 <NVIC_EncodePriority>
 8007b78:	4602      	mov	r2, r0
 8007b7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b7e:	4611      	mov	r1, r2
 8007b80:	4618      	mov	r0, r3
 8007b82:	f7ff ff5d 	bl	8007a40 <__NVIC_SetPriority>
}
 8007b86:	bf00      	nop
 8007b88:	3718      	adds	r7, #24
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}

08007b8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007b8e:	b580      	push	{r7, lr}
 8007b90:	b082      	sub	sp, #8
 8007b92:	af00      	add	r7, sp, #0
 8007b94:	4603      	mov	r3, r0
 8007b96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	f7ff ff0d 	bl	80079bc <__NVIC_EnableIRQ>
}
 8007ba2:	bf00      	nop
 8007ba4:	3708      	adds	r7, #8
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}

08007baa <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007baa:	b580      	push	{r7, lr}
 8007bac:	b082      	sub	sp, #8
 8007bae:	af00      	add	r7, sp, #0
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8007bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bb8:	4618      	mov	r0, r3
 8007bba:	f7ff ff1d 	bl	80079f8 <__NVIC_DisableIRQ>
}
 8007bbe:	bf00      	nop
 8007bc0:	3708      	adds	r7, #8
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bd80      	pop	{r7, pc}

08007bc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007bc6:	b580      	push	{r7, lr}
 8007bc8:	b082      	sub	sp, #8
 8007bca:	af00      	add	r7, sp, #0
 8007bcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f7ff ff94 	bl	8007afc <SysTick_Config>
 8007bd4:	4603      	mov	r3, r0
}
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	3708      	adds	r7, #8
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bd80      	pop	{r7, pc}
	...

08007be0 <HAL_DCMI_Init>:
  * @note   By default, all interruptions are enabled (line end, frame end, overrun,
  *         VSYNC and embedded synchronization error interrupts).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b082      	sub	sp, #8
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d101      	bne.n	8007bf2 <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 8007bee:	2301      	movs	r3, #1
 8007bf0:	e075      	b.n	8007cde <HAL_DCMI_Init+0xfe>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007bf8:	b2db      	uxtb	r3, r3
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d106      	bne.n	8007c0c <HAL_DCMI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2200      	movs	r2, #0
 8007c02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	f7f9 fe30 	bl	800186c <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2202      	movs	r2, #2
 8007c10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable DCMI IP before setting the configuration register */
  __HAL_DCMI_DISABLE(hdcmi);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007c22:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	699b      	ldr	r3, [r3, #24]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d002      	beq.n	8007c32 <HAL_DCMI_Init+0x52>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
      is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	625a      	str	r2, [r3, #36]	; 0x24
  }

  /* Set DCMI parameters */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	6819      	ldr	r1, [r3, #0]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	4b2a      	ldr	r3, [pc, #168]	; (8007ce8 <HAL_DCMI_Init+0x108>)
 8007c3e:	400b      	ands	r3, r1
 8007c40:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  |\
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	6819      	ldr	r1, [r3, #0]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	685a      	ldr	r2, [r3, #4]
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	695b      	ldr	r3, [r3, #20]
 8007c50:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8007c56:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	691b      	ldr	r3, [r3, #16]
 8007c5c:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8007c62:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	699b      	ldr	r3, [r3, #24]
 8007c68:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8007c6e:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c74:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8007c7a:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c80:	431a      	orrs	r2, r3
                                     hdcmi->Init.LineSelectStart);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8007c86:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	430a      	orrs	r2, r1
 8007c8e:	601a      	str	r2, [r3, #0]

  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	2b10      	cmp	r3, #16
 8007c96:	d112      	bne.n	8007cbe <HAL_DCMI_Init+0xde>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	7f1b      	ldrb	r3, [r3, #28]
 8007c9c:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	7f5b      	ldrb	r3, [r3, #29]
 8007ca2:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8007ca4:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	7f9b      	ldrb	r3, [r3, #30]
 8007caa:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8007cac:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	7fdb      	ldrb	r3, [r3, #31]
 8007cb4:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 8007cba:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8007cbc:	619a      	str	r2, [r3, #24]
     - end of line
     - end of frame
     - data reception overrun
     - frame synchronization signal VSYNC
     - synchronization error */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME|DCMI_IT_OVR|DCMI_IT_ERR|DCMI_IT_VSYNC|DCMI_IT_LINE);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	68da      	ldr	r2, [r3, #12]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f042 021f 	orr.w	r2, r2, #31
 8007ccc:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007cdc:	2300      	movs	r3, #0
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	3708      	adds	r7, #8
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}
 8007ce6:	bf00      	nop
 8007ce8:	ffe0f007 	.word	0xffe0f007

08007cec <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b082      	sub	sp, #8
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d101      	bne.n	8007cfe <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e0ac      	b.n	8007e58 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4618      	mov	r0, r3
 8007d04:	f000 f8b2 	bl	8007e6c <DFSDM_GetChannelFromInstance>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	4a55      	ldr	r2, [pc, #340]	; (8007e60 <HAL_DFSDM_ChannelInit+0x174>)
 8007d0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d001      	beq.n	8007d18 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8007d14:	2301      	movs	r3, #1
 8007d16:	e09f      	b.n	8007e58 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8007d18:	6878      	ldr	r0, [r7, #4]
 8007d1a:	f7f9 fe27 	bl	800196c <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8007d1e:	4b51      	ldr	r3, [pc, #324]	; (8007e64 <HAL_DFSDM_ChannelInit+0x178>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	3301      	adds	r3, #1
 8007d24:	4a4f      	ldr	r2, [pc, #316]	; (8007e64 <HAL_DFSDM_ChannelInit+0x178>)
 8007d26:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8007d28:	4b4e      	ldr	r3, [pc, #312]	; (8007e64 <HAL_DFSDM_ChannelInit+0x178>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d125      	bne.n	8007d7c <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8007d30:	4b4d      	ldr	r3, [pc, #308]	; (8007e68 <HAL_DFSDM_ChannelInit+0x17c>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a4c      	ldr	r2, [pc, #304]	; (8007e68 <HAL_DFSDM_ChannelInit+0x17c>)
 8007d36:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007d3a:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8007d3c:	4b4a      	ldr	r3, [pc, #296]	; (8007e68 <HAL_DFSDM_ChannelInit+0x17c>)
 8007d3e:	681a      	ldr	r2, [r3, #0]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	689b      	ldr	r3, [r3, #8]
 8007d44:	4948      	ldr	r1, [pc, #288]	; (8007e68 <HAL_DFSDM_ChannelInit+0x17c>)
 8007d46:	4313      	orrs	r3, r2
 8007d48:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8007d4a:	4b47      	ldr	r3, [pc, #284]	; (8007e68 <HAL_DFSDM_ChannelInit+0x17c>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a46      	ldr	r2, [pc, #280]	; (8007e68 <HAL_DFSDM_ChannelInit+0x17c>)
 8007d50:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8007d54:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	791b      	ldrb	r3, [r3, #4]
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	d108      	bne.n	8007d70 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8007d5e:	4b42      	ldr	r3, [pc, #264]	; (8007e68 <HAL_DFSDM_ChannelInit+0x17c>)
 8007d60:	681a      	ldr	r2, [r3, #0]
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	68db      	ldr	r3, [r3, #12]
 8007d66:	3b01      	subs	r3, #1
 8007d68:	041b      	lsls	r3, r3, #16
 8007d6a:	493f      	ldr	r1, [pc, #252]	; (8007e68 <HAL_DFSDM_ChannelInit+0x17c>)
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8007d70:	4b3d      	ldr	r3, [pc, #244]	; (8007e68 <HAL_DFSDM_ChannelInit+0x17c>)
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a3c      	ldr	r2, [pc, #240]	; (8007e68 <HAL_DFSDM_ChannelInit+0x17c>)
 8007d76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007d7a:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	681a      	ldr	r2, [r3, #0]
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8007d8a:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	6819      	ldr	r1, [r3, #0]
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8007d9a:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8007da0:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	430a      	orrs	r2, r1
 8007da8:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	681a      	ldr	r2, [r3, #0]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f022 020f 	bic.w	r2, r2, #15
 8007db8:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	6819      	ldr	r1, [r3, #0]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8007dc8:	431a      	orrs	r2, r3
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	430a      	orrs	r2, r1
 8007dd0:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	689a      	ldr	r2, [r3, #8]
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8007de0:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	6899      	ldr	r1, [r3, #8]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007df0:	3b01      	subs	r3, #1
 8007df2:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8007df4:	431a      	orrs	r2, r3
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	430a      	orrs	r2, r1
 8007dfc:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	685a      	ldr	r2, [r3, #4]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f002 0207 	and.w	r2, r2, #7
 8007e0c:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	6859      	ldr	r1, [r3, #4]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e18:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e1e:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8007e20:	431a      	orrs	r2, r3
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	430a      	orrs	r2, r1
 8007e28:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	681a      	ldr	r2, [r3, #0]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007e38:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2201      	movs	r2, #1
 8007e3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4618      	mov	r0, r3
 8007e48:	f000 f810 	bl	8007e6c <DFSDM_GetChannelFromInstance>
 8007e4c:	4602      	mov	r2, r0
 8007e4e:	4904      	ldr	r1, [pc, #16]	; (8007e60 <HAL_DFSDM_ChannelInit+0x174>)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8007e56:	2300      	movs	r3, #0
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	3708      	adds	r7, #8
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}
 8007e60:	20001014 	.word	0x20001014
 8007e64:	20001010 	.word	0x20001010
 8007e68:	40016000 	.word	0x40016000

08007e6c <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b085      	sub	sp, #20
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	4a1c      	ldr	r2, [pc, #112]	; (8007ee8 <DFSDM_GetChannelFromInstance+0x7c>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d102      	bne.n	8007e82 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	60fb      	str	r3, [r7, #12]
 8007e80:	e02b      	b.n	8007eda <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	4a19      	ldr	r2, [pc, #100]	; (8007eec <DFSDM_GetChannelFromInstance+0x80>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d102      	bne.n	8007e90 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	60fb      	str	r3, [r7, #12]
 8007e8e:	e024      	b.n	8007eda <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	4a17      	ldr	r2, [pc, #92]	; (8007ef0 <DFSDM_GetChannelFromInstance+0x84>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d102      	bne.n	8007e9e <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8007e98:	2302      	movs	r3, #2
 8007e9a:	60fb      	str	r3, [r7, #12]
 8007e9c:	e01d      	b.n	8007eda <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	4a14      	ldr	r2, [pc, #80]	; (8007ef4 <DFSDM_GetChannelFromInstance+0x88>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d102      	bne.n	8007eac <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8007ea6:	2304      	movs	r3, #4
 8007ea8:	60fb      	str	r3, [r7, #12]
 8007eaa:	e016      	b.n	8007eda <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	4a12      	ldr	r2, [pc, #72]	; (8007ef8 <DFSDM_GetChannelFromInstance+0x8c>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d102      	bne.n	8007eba <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8007eb4:	2305      	movs	r3, #5
 8007eb6:	60fb      	str	r3, [r7, #12]
 8007eb8:	e00f      	b.n	8007eda <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	4a0f      	ldr	r2, [pc, #60]	; (8007efc <DFSDM_GetChannelFromInstance+0x90>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d102      	bne.n	8007ec8 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8007ec2:	2306      	movs	r3, #6
 8007ec4:	60fb      	str	r3, [r7, #12]
 8007ec6:	e008      	b.n	8007eda <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	4a0d      	ldr	r2, [pc, #52]	; (8007f00 <DFSDM_GetChannelFromInstance+0x94>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d102      	bne.n	8007ed6 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8007ed0:	2307      	movs	r3, #7
 8007ed2:	60fb      	str	r3, [r7, #12]
 8007ed4:	e001      	b.n	8007eda <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8007ed6:	2303      	movs	r3, #3
 8007ed8:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8007eda:	68fb      	ldr	r3, [r7, #12]
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3714      	adds	r7, #20
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee6:	4770      	bx	lr
 8007ee8:	40016000 	.word	0x40016000
 8007eec:	40016020 	.word	0x40016020
 8007ef0:	40016040 	.word	0x40016040
 8007ef4:	40016080 	.word	0x40016080
 8007ef8:	400160a0 	.word	0x400160a0
 8007efc:	400160c0 	.word	0x400160c0
 8007f00:	400160e0 	.word	0x400160e0

08007f04 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b085      	sub	sp, #20
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d101      	bne.n	8007f16 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007f12:	2301      	movs	r3, #1
 8007f14:	e098      	b.n	8008048 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	4b4d      	ldr	r3, [pc, #308]	; (8008054 <HAL_DMA_Init+0x150>)
 8007f1e:	429a      	cmp	r2, r3
 8007f20:	d80f      	bhi.n	8007f42 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	461a      	mov	r2, r3
 8007f28:	4b4b      	ldr	r3, [pc, #300]	; (8008058 <HAL_DMA_Init+0x154>)
 8007f2a:	4413      	add	r3, r2
 8007f2c:	4a4b      	ldr	r2, [pc, #300]	; (800805c <HAL_DMA_Init+0x158>)
 8007f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8007f32:	091b      	lsrs	r3, r3, #4
 8007f34:	009a      	lsls	r2, r3, #2
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	4a48      	ldr	r2, [pc, #288]	; (8008060 <HAL_DMA_Init+0x15c>)
 8007f3e:	641a      	str	r2, [r3, #64]	; 0x40
 8007f40:	e00e      	b.n	8007f60 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	461a      	mov	r2, r3
 8007f48:	4b46      	ldr	r3, [pc, #280]	; (8008064 <HAL_DMA_Init+0x160>)
 8007f4a:	4413      	add	r3, r2
 8007f4c:	4a43      	ldr	r2, [pc, #268]	; (800805c <HAL_DMA_Init+0x158>)
 8007f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8007f52:	091b      	lsrs	r3, r3, #4
 8007f54:	009a      	lsls	r2, r3, #2
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	4a42      	ldr	r2, [pc, #264]	; (8008068 <HAL_DMA_Init+0x164>)
 8007f5e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2202      	movs	r2, #2
 8007f64:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007f76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f7a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007f84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	691b      	ldr	r3, [r3, #16]
 8007f8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007f90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	699b      	ldr	r3, [r3, #24]
 8007f96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007f9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6a1b      	ldr	r3, [r3, #32]
 8007fa2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007fa4:	68fa      	ldr	r2, [r7, #12]
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	68fa      	ldr	r2, [r7, #12]
 8007fb0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	689b      	ldr	r3, [r3, #8]
 8007fb6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007fba:	d039      	beq.n	8008030 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fc0:	4a27      	ldr	r2, [pc, #156]	; (8008060 <HAL_DMA_Init+0x15c>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d11a      	bne.n	8007ffc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007fc6:	4b29      	ldr	r3, [pc, #164]	; (800806c <HAL_DMA_Init+0x168>)
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fce:	f003 031c 	and.w	r3, r3, #28
 8007fd2:	210f      	movs	r1, #15
 8007fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8007fd8:	43db      	mvns	r3, r3
 8007fda:	4924      	ldr	r1, [pc, #144]	; (800806c <HAL_DMA_Init+0x168>)
 8007fdc:	4013      	ands	r3, r2
 8007fde:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007fe0:	4b22      	ldr	r3, [pc, #136]	; (800806c <HAL_DMA_Init+0x168>)
 8007fe2:	681a      	ldr	r2, [r3, #0]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6859      	ldr	r1, [r3, #4]
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fec:	f003 031c 	and.w	r3, r3, #28
 8007ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8007ff4:	491d      	ldr	r1, [pc, #116]	; (800806c <HAL_DMA_Init+0x168>)
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	600b      	str	r3, [r1, #0]
 8007ffa:	e019      	b.n	8008030 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007ffc:	4b1c      	ldr	r3, [pc, #112]	; (8008070 <HAL_DMA_Init+0x16c>)
 8007ffe:	681a      	ldr	r2, [r3, #0]
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008004:	f003 031c 	and.w	r3, r3, #28
 8008008:	210f      	movs	r1, #15
 800800a:	fa01 f303 	lsl.w	r3, r1, r3
 800800e:	43db      	mvns	r3, r3
 8008010:	4917      	ldr	r1, [pc, #92]	; (8008070 <HAL_DMA_Init+0x16c>)
 8008012:	4013      	ands	r3, r2
 8008014:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8008016:	4b16      	ldr	r3, [pc, #88]	; (8008070 <HAL_DMA_Init+0x16c>)
 8008018:	681a      	ldr	r2, [r3, #0]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6859      	ldr	r1, [r3, #4]
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008022:	f003 031c 	and.w	r3, r3, #28
 8008026:	fa01 f303 	lsl.w	r3, r1, r3
 800802a:	4911      	ldr	r1, [pc, #68]	; (8008070 <HAL_DMA_Init+0x16c>)
 800802c:	4313      	orrs	r3, r2
 800802e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2200      	movs	r2, #0
 8008034:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2201      	movs	r2, #1
 800803a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8008046:	2300      	movs	r3, #0
}
 8008048:	4618      	mov	r0, r3
 800804a:	3714      	adds	r7, #20
 800804c:	46bd      	mov	sp, r7
 800804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008052:	4770      	bx	lr
 8008054:	40020407 	.word	0x40020407
 8008058:	bffdfff8 	.word	0xbffdfff8
 800805c:	cccccccd 	.word	0xcccccccd
 8008060:	40020000 	.word	0x40020000
 8008064:	bffdfbf8 	.word	0xbffdfbf8
 8008068:	40020400 	.word	0x40020400
 800806c:	400200a8 	.word	0x400200a8
 8008070:	400204a8 	.word	0x400204a8

08008074 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8008074:	b480      	push	{r7}
 8008076:	b083      	sub	sp, #12
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d101      	bne.n	8008086 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8008082:	2301      	movs	r3, #1
 8008084:	e072      	b.n	800816c <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	681a      	ldr	r2, [r3, #0]
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f022 0201 	bic.w	r2, r2, #1
 8008094:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	461a      	mov	r2, r3
 800809c:	4b36      	ldr	r3, [pc, #216]	; (8008178 <HAL_DMA_DeInit+0x104>)
 800809e:	429a      	cmp	r2, r3
 80080a0:	d80f      	bhi.n	80080c2 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	461a      	mov	r2, r3
 80080a8:	4b34      	ldr	r3, [pc, #208]	; (800817c <HAL_DMA_DeInit+0x108>)
 80080aa:	4413      	add	r3, r2
 80080ac:	4a34      	ldr	r2, [pc, #208]	; (8008180 <HAL_DMA_DeInit+0x10c>)
 80080ae:	fba2 2303 	umull	r2, r3, r2, r3
 80080b2:	091b      	lsrs	r3, r3, #4
 80080b4:	009a      	lsls	r2, r3, #2
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	4a31      	ldr	r2, [pc, #196]	; (8008184 <HAL_DMA_DeInit+0x110>)
 80080be:	641a      	str	r2, [r3, #64]	; 0x40
 80080c0:	e00e      	b.n	80080e0 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	461a      	mov	r2, r3
 80080c8:	4b2f      	ldr	r3, [pc, #188]	; (8008188 <HAL_DMA_DeInit+0x114>)
 80080ca:	4413      	add	r3, r2
 80080cc:	4a2c      	ldr	r2, [pc, #176]	; (8008180 <HAL_DMA_DeInit+0x10c>)
 80080ce:	fba2 2303 	umull	r2, r3, r2, r3
 80080d2:	091b      	lsrs	r3, r3, #4
 80080d4:	009a      	lsls	r2, r3, #2
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	4a2b      	ldr	r2, [pc, #172]	; (800818c <HAL_DMA_DeInit+0x118>)
 80080de:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	2200      	movs	r2, #0
 80080e6:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080ec:	f003 021c 	and.w	r2, r3, #28
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080f4:	2101      	movs	r1, #1
 80080f6:	fa01 f202 	lsl.w	r2, r1, r2
 80080fa:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008100:	4a20      	ldr	r2, [pc, #128]	; (8008184 <HAL_DMA_DeInit+0x110>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d10d      	bne.n	8008122 <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8008106:	4b22      	ldr	r3, [pc, #136]	; (8008190 <HAL_DMA_DeInit+0x11c>)
 8008108:	681a      	ldr	r2, [r3, #0]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800810e:	f003 031c 	and.w	r3, r3, #28
 8008112:	210f      	movs	r1, #15
 8008114:	fa01 f303 	lsl.w	r3, r1, r3
 8008118:	43db      	mvns	r3, r3
 800811a:	491d      	ldr	r1, [pc, #116]	; (8008190 <HAL_DMA_DeInit+0x11c>)
 800811c:	4013      	ands	r3, r2
 800811e:	600b      	str	r3, [r1, #0]
 8008120:	e00c      	b.n	800813c <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8008122:	4b1c      	ldr	r3, [pc, #112]	; (8008194 <HAL_DMA_DeInit+0x120>)
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800812a:	f003 031c 	and.w	r3, r3, #28
 800812e:	210f      	movs	r1, #15
 8008130:	fa01 f303 	lsl.w	r3, r1, r3
 8008134:	43db      	mvns	r3, r3
 8008136:	4917      	ldr	r1, [pc, #92]	; (8008194 <HAL_DMA_DeInit+0x120>)
 8008138:	4013      	ands	r3, r2
 800813a:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2200      	movs	r2, #0
 8008140:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2200      	movs	r2, #0
 8008146:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2200      	movs	r2, #0
 800814c:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2200      	movs	r2, #0
 8008152:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2200      	movs	r2, #0
 8008158:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2200      	movs	r2, #0
 800815e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800816a:	2300      	movs	r3, #0
}
 800816c:	4618      	mov	r0, r3
 800816e:	370c      	adds	r7, #12
 8008170:	46bd      	mov	sp, r7
 8008172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008176:	4770      	bx	lr
 8008178:	40020407 	.word	0x40020407
 800817c:	bffdfff8 	.word	0xbffdfff8
 8008180:	cccccccd 	.word	0xcccccccd
 8008184:	40020000 	.word	0x40020000
 8008188:	bffdfbf8 	.word	0xbffdfbf8
 800818c:	40020400 	.word	0x40020400
 8008190:	400200a8 	.word	0x400200a8
 8008194:	400204a8 	.word	0x400204a8

08008198 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008198:	b480      	push	{r7}
 800819a:	b087      	sub	sp, #28
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
 80081a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80081a2:	2300      	movs	r3, #0
 80081a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80081a6:	e166      	b.n	8008476 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	681a      	ldr	r2, [r3, #0]
 80081ac:	2101      	movs	r1, #1
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	fa01 f303 	lsl.w	r3, r1, r3
 80081b4:	4013      	ands	r3, r2
 80081b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	f000 8158 	beq.w	8008470 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	f003 0303 	and.w	r3, r3, #3
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d005      	beq.n	80081d8 <HAL_GPIO_Init+0x40>
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	f003 0303 	and.w	r3, r3, #3
 80081d4:	2b02      	cmp	r3, #2
 80081d6:	d130      	bne.n	800823a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	689b      	ldr	r3, [r3, #8]
 80081dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	005b      	lsls	r3, r3, #1
 80081e2:	2203      	movs	r2, #3
 80081e4:	fa02 f303 	lsl.w	r3, r2, r3
 80081e8:	43db      	mvns	r3, r3
 80081ea:	693a      	ldr	r2, [r7, #16]
 80081ec:	4013      	ands	r3, r2
 80081ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	68da      	ldr	r2, [r3, #12]
 80081f4:	697b      	ldr	r3, [r7, #20]
 80081f6:	005b      	lsls	r3, r3, #1
 80081f8:	fa02 f303 	lsl.w	r3, r2, r3
 80081fc:	693a      	ldr	r2, [r7, #16]
 80081fe:	4313      	orrs	r3, r2
 8008200:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	693a      	ldr	r2, [r7, #16]
 8008206:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	685b      	ldr	r3, [r3, #4]
 800820c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800820e:	2201      	movs	r2, #1
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	fa02 f303 	lsl.w	r3, r2, r3
 8008216:	43db      	mvns	r3, r3
 8008218:	693a      	ldr	r2, [r7, #16]
 800821a:	4013      	ands	r3, r2
 800821c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	685b      	ldr	r3, [r3, #4]
 8008222:	091b      	lsrs	r3, r3, #4
 8008224:	f003 0201 	and.w	r2, r3, #1
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	fa02 f303 	lsl.w	r3, r2, r3
 800822e:	693a      	ldr	r2, [r7, #16]
 8008230:	4313      	orrs	r3, r2
 8008232:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	693a      	ldr	r2, [r7, #16]
 8008238:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	f003 0303 	and.w	r3, r3, #3
 8008242:	2b03      	cmp	r3, #3
 8008244:	d017      	beq.n	8008276 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	68db      	ldr	r3, [r3, #12]
 800824a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	005b      	lsls	r3, r3, #1
 8008250:	2203      	movs	r2, #3
 8008252:	fa02 f303 	lsl.w	r3, r2, r3
 8008256:	43db      	mvns	r3, r3
 8008258:	693a      	ldr	r2, [r7, #16]
 800825a:	4013      	ands	r3, r2
 800825c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	689a      	ldr	r2, [r3, #8]
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	005b      	lsls	r3, r3, #1
 8008266:	fa02 f303 	lsl.w	r3, r2, r3
 800826a:	693a      	ldr	r2, [r7, #16]
 800826c:	4313      	orrs	r3, r2
 800826e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	693a      	ldr	r2, [r7, #16]
 8008274:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	685b      	ldr	r3, [r3, #4]
 800827a:	f003 0303 	and.w	r3, r3, #3
 800827e:	2b02      	cmp	r3, #2
 8008280:	d123      	bne.n	80082ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	08da      	lsrs	r2, r3, #3
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	3208      	adds	r2, #8
 800828a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800828e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	f003 0307 	and.w	r3, r3, #7
 8008296:	009b      	lsls	r3, r3, #2
 8008298:	220f      	movs	r2, #15
 800829a:	fa02 f303 	lsl.w	r3, r2, r3
 800829e:	43db      	mvns	r3, r3
 80082a0:	693a      	ldr	r2, [r7, #16]
 80082a2:	4013      	ands	r3, r2
 80082a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	691a      	ldr	r2, [r3, #16]
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	f003 0307 	and.w	r3, r3, #7
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	fa02 f303 	lsl.w	r3, r2, r3
 80082b6:	693a      	ldr	r2, [r7, #16]
 80082b8:	4313      	orrs	r3, r2
 80082ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80082bc:	697b      	ldr	r3, [r7, #20]
 80082be:	08da      	lsrs	r2, r3, #3
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	3208      	adds	r2, #8
 80082c4:	6939      	ldr	r1, [r7, #16]
 80082c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	005b      	lsls	r3, r3, #1
 80082d4:	2203      	movs	r2, #3
 80082d6:	fa02 f303 	lsl.w	r3, r2, r3
 80082da:	43db      	mvns	r3, r3
 80082dc:	693a      	ldr	r2, [r7, #16]
 80082de:	4013      	ands	r3, r2
 80082e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	685b      	ldr	r3, [r3, #4]
 80082e6:	f003 0203 	and.w	r2, r3, #3
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	005b      	lsls	r3, r3, #1
 80082ee:	fa02 f303 	lsl.w	r3, r2, r3
 80082f2:	693a      	ldr	r2, [r7, #16]
 80082f4:	4313      	orrs	r3, r2
 80082f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	693a      	ldr	r2, [r7, #16]
 80082fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008306:	2b00      	cmp	r3, #0
 8008308:	f000 80b2 	beq.w	8008470 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800830c:	4b61      	ldr	r3, [pc, #388]	; (8008494 <HAL_GPIO_Init+0x2fc>)
 800830e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008310:	4a60      	ldr	r2, [pc, #384]	; (8008494 <HAL_GPIO_Init+0x2fc>)
 8008312:	f043 0301 	orr.w	r3, r3, #1
 8008316:	6613      	str	r3, [r2, #96]	; 0x60
 8008318:	4b5e      	ldr	r3, [pc, #376]	; (8008494 <HAL_GPIO_Init+0x2fc>)
 800831a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800831c:	f003 0301 	and.w	r3, r3, #1
 8008320:	60bb      	str	r3, [r7, #8]
 8008322:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8008324:	4a5c      	ldr	r2, [pc, #368]	; (8008498 <HAL_GPIO_Init+0x300>)
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	089b      	lsrs	r3, r3, #2
 800832a:	3302      	adds	r3, #2
 800832c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008330:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	f003 0303 	and.w	r3, r3, #3
 8008338:	009b      	lsls	r3, r3, #2
 800833a:	220f      	movs	r2, #15
 800833c:	fa02 f303 	lsl.w	r3, r2, r3
 8008340:	43db      	mvns	r3, r3
 8008342:	693a      	ldr	r2, [r7, #16]
 8008344:	4013      	ands	r3, r2
 8008346:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800834e:	d02b      	beq.n	80083a8 <HAL_GPIO_Init+0x210>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	4a52      	ldr	r2, [pc, #328]	; (800849c <HAL_GPIO_Init+0x304>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d025      	beq.n	80083a4 <HAL_GPIO_Init+0x20c>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	4a51      	ldr	r2, [pc, #324]	; (80084a0 <HAL_GPIO_Init+0x308>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d01f      	beq.n	80083a0 <HAL_GPIO_Init+0x208>
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	4a50      	ldr	r2, [pc, #320]	; (80084a4 <HAL_GPIO_Init+0x30c>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d019      	beq.n	800839c <HAL_GPIO_Init+0x204>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	4a4f      	ldr	r2, [pc, #316]	; (80084a8 <HAL_GPIO_Init+0x310>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d013      	beq.n	8008398 <HAL_GPIO_Init+0x200>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	4a4e      	ldr	r2, [pc, #312]	; (80084ac <HAL_GPIO_Init+0x314>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d00d      	beq.n	8008394 <HAL_GPIO_Init+0x1fc>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	4a4d      	ldr	r2, [pc, #308]	; (80084b0 <HAL_GPIO_Init+0x318>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d007      	beq.n	8008390 <HAL_GPIO_Init+0x1f8>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	4a4c      	ldr	r2, [pc, #304]	; (80084b4 <HAL_GPIO_Init+0x31c>)
 8008384:	4293      	cmp	r3, r2
 8008386:	d101      	bne.n	800838c <HAL_GPIO_Init+0x1f4>
 8008388:	2307      	movs	r3, #7
 800838a:	e00e      	b.n	80083aa <HAL_GPIO_Init+0x212>
 800838c:	2308      	movs	r3, #8
 800838e:	e00c      	b.n	80083aa <HAL_GPIO_Init+0x212>
 8008390:	2306      	movs	r3, #6
 8008392:	e00a      	b.n	80083aa <HAL_GPIO_Init+0x212>
 8008394:	2305      	movs	r3, #5
 8008396:	e008      	b.n	80083aa <HAL_GPIO_Init+0x212>
 8008398:	2304      	movs	r3, #4
 800839a:	e006      	b.n	80083aa <HAL_GPIO_Init+0x212>
 800839c:	2303      	movs	r3, #3
 800839e:	e004      	b.n	80083aa <HAL_GPIO_Init+0x212>
 80083a0:	2302      	movs	r3, #2
 80083a2:	e002      	b.n	80083aa <HAL_GPIO_Init+0x212>
 80083a4:	2301      	movs	r3, #1
 80083a6:	e000      	b.n	80083aa <HAL_GPIO_Init+0x212>
 80083a8:	2300      	movs	r3, #0
 80083aa:	697a      	ldr	r2, [r7, #20]
 80083ac:	f002 0203 	and.w	r2, r2, #3
 80083b0:	0092      	lsls	r2, r2, #2
 80083b2:	4093      	lsls	r3, r2
 80083b4:	693a      	ldr	r2, [r7, #16]
 80083b6:	4313      	orrs	r3, r2
 80083b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80083ba:	4937      	ldr	r1, [pc, #220]	; (8008498 <HAL_GPIO_Init+0x300>)
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	089b      	lsrs	r3, r3, #2
 80083c0:	3302      	adds	r3, #2
 80083c2:	693a      	ldr	r2, [r7, #16]
 80083c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80083c8:	4b3b      	ldr	r3, [pc, #236]	; (80084b8 <HAL_GPIO_Init+0x320>)
 80083ca:	689b      	ldr	r3, [r3, #8]
 80083cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	43db      	mvns	r3, r3
 80083d2:	693a      	ldr	r2, [r7, #16]
 80083d4:	4013      	ands	r3, r2
 80083d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d003      	beq.n	80083ec <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80083e4:	693a      	ldr	r2, [r7, #16]
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	4313      	orrs	r3, r2
 80083ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80083ec:	4a32      	ldr	r2, [pc, #200]	; (80084b8 <HAL_GPIO_Init+0x320>)
 80083ee:	693b      	ldr	r3, [r7, #16]
 80083f0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80083f2:	4b31      	ldr	r3, [pc, #196]	; (80084b8 <HAL_GPIO_Init+0x320>)
 80083f4:	68db      	ldr	r3, [r3, #12]
 80083f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	43db      	mvns	r3, r3
 80083fc:	693a      	ldr	r2, [r7, #16]
 80083fe:	4013      	ands	r3, r2
 8008400:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	685b      	ldr	r3, [r3, #4]
 8008406:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800840a:	2b00      	cmp	r3, #0
 800840c:	d003      	beq.n	8008416 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800840e:	693a      	ldr	r2, [r7, #16]
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	4313      	orrs	r3, r2
 8008414:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008416:	4a28      	ldr	r2, [pc, #160]	; (80084b8 <HAL_GPIO_Init+0x320>)
 8008418:	693b      	ldr	r3, [r7, #16]
 800841a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800841c:	4b26      	ldr	r3, [pc, #152]	; (80084b8 <HAL_GPIO_Init+0x320>)
 800841e:	685b      	ldr	r3, [r3, #4]
 8008420:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	43db      	mvns	r3, r3
 8008426:	693a      	ldr	r2, [r7, #16]
 8008428:	4013      	ands	r3, r2
 800842a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008434:	2b00      	cmp	r3, #0
 8008436:	d003      	beq.n	8008440 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8008438:	693a      	ldr	r2, [r7, #16]
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	4313      	orrs	r3, r2
 800843e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008440:	4a1d      	ldr	r2, [pc, #116]	; (80084b8 <HAL_GPIO_Init+0x320>)
 8008442:	693b      	ldr	r3, [r7, #16]
 8008444:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8008446:	4b1c      	ldr	r3, [pc, #112]	; (80084b8 <HAL_GPIO_Init+0x320>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	43db      	mvns	r3, r3
 8008450:	693a      	ldr	r2, [r7, #16]
 8008452:	4013      	ands	r3, r2
 8008454:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	685b      	ldr	r3, [r3, #4]
 800845a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800845e:	2b00      	cmp	r3, #0
 8008460:	d003      	beq.n	800846a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8008462:	693a      	ldr	r2, [r7, #16]
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	4313      	orrs	r3, r2
 8008468:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800846a:	4a13      	ldr	r2, [pc, #76]	; (80084b8 <HAL_GPIO_Init+0x320>)
 800846c:	693b      	ldr	r3, [r7, #16]
 800846e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	3301      	adds	r3, #1
 8008474:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	fa22 f303 	lsr.w	r3, r2, r3
 8008480:	2b00      	cmp	r3, #0
 8008482:	f47f ae91 	bne.w	80081a8 <HAL_GPIO_Init+0x10>
  }
}
 8008486:	bf00      	nop
 8008488:	bf00      	nop
 800848a:	371c      	adds	r7, #28
 800848c:	46bd      	mov	sp, r7
 800848e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008492:	4770      	bx	lr
 8008494:	40021000 	.word	0x40021000
 8008498:	40010000 	.word	0x40010000
 800849c:	48000400 	.word	0x48000400
 80084a0:	48000800 	.word	0x48000800
 80084a4:	48000c00 	.word	0x48000c00
 80084a8:	48001000 	.word	0x48001000
 80084ac:	48001400 	.word	0x48001400
 80084b0:	48001800 	.word	0x48001800
 80084b4:	48001c00 	.word	0x48001c00
 80084b8:	40010400 	.word	0x40010400

080084bc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80084bc:	b480      	push	{r7}
 80084be:	b087      	sub	sp, #28
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
 80084c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80084c6:	2300      	movs	r3, #0
 80084c8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80084ca:	e0c9      	b.n	8008660 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80084cc:	2201      	movs	r2, #1
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	fa02 f303 	lsl.w	r3, r2, r3
 80084d4:	683a      	ldr	r2, [r7, #0]
 80084d6:	4013      	ands	r3, r2
 80084d8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80084da:	693b      	ldr	r3, [r7, #16]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	f000 80bc 	beq.w	800865a <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80084e2:	4a66      	ldr	r2, [pc, #408]	; (800867c <HAL_GPIO_DeInit+0x1c0>)
 80084e4:	697b      	ldr	r3, [r7, #20]
 80084e6:	089b      	lsrs	r3, r3, #2
 80084e8:	3302      	adds	r3, #2
 80084ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084ee:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	f003 0303 	and.w	r3, r3, #3
 80084f6:	009b      	lsls	r3, r3, #2
 80084f8:	220f      	movs	r2, #15
 80084fa:	fa02 f303 	lsl.w	r3, r2, r3
 80084fe:	68fa      	ldr	r2, [r7, #12]
 8008500:	4013      	ands	r3, r2
 8008502:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800850a:	d02b      	beq.n	8008564 <HAL_GPIO_DeInit+0xa8>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	4a5c      	ldr	r2, [pc, #368]	; (8008680 <HAL_GPIO_DeInit+0x1c4>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d025      	beq.n	8008560 <HAL_GPIO_DeInit+0xa4>
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	4a5b      	ldr	r2, [pc, #364]	; (8008684 <HAL_GPIO_DeInit+0x1c8>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d01f      	beq.n	800855c <HAL_GPIO_DeInit+0xa0>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	4a5a      	ldr	r2, [pc, #360]	; (8008688 <HAL_GPIO_DeInit+0x1cc>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d019      	beq.n	8008558 <HAL_GPIO_DeInit+0x9c>
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	4a59      	ldr	r2, [pc, #356]	; (800868c <HAL_GPIO_DeInit+0x1d0>)
 8008528:	4293      	cmp	r3, r2
 800852a:	d013      	beq.n	8008554 <HAL_GPIO_DeInit+0x98>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	4a58      	ldr	r2, [pc, #352]	; (8008690 <HAL_GPIO_DeInit+0x1d4>)
 8008530:	4293      	cmp	r3, r2
 8008532:	d00d      	beq.n	8008550 <HAL_GPIO_DeInit+0x94>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	4a57      	ldr	r2, [pc, #348]	; (8008694 <HAL_GPIO_DeInit+0x1d8>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d007      	beq.n	800854c <HAL_GPIO_DeInit+0x90>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	4a56      	ldr	r2, [pc, #344]	; (8008698 <HAL_GPIO_DeInit+0x1dc>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d101      	bne.n	8008548 <HAL_GPIO_DeInit+0x8c>
 8008544:	2307      	movs	r3, #7
 8008546:	e00e      	b.n	8008566 <HAL_GPIO_DeInit+0xaa>
 8008548:	2308      	movs	r3, #8
 800854a:	e00c      	b.n	8008566 <HAL_GPIO_DeInit+0xaa>
 800854c:	2306      	movs	r3, #6
 800854e:	e00a      	b.n	8008566 <HAL_GPIO_DeInit+0xaa>
 8008550:	2305      	movs	r3, #5
 8008552:	e008      	b.n	8008566 <HAL_GPIO_DeInit+0xaa>
 8008554:	2304      	movs	r3, #4
 8008556:	e006      	b.n	8008566 <HAL_GPIO_DeInit+0xaa>
 8008558:	2303      	movs	r3, #3
 800855a:	e004      	b.n	8008566 <HAL_GPIO_DeInit+0xaa>
 800855c:	2302      	movs	r3, #2
 800855e:	e002      	b.n	8008566 <HAL_GPIO_DeInit+0xaa>
 8008560:	2301      	movs	r3, #1
 8008562:	e000      	b.n	8008566 <HAL_GPIO_DeInit+0xaa>
 8008564:	2300      	movs	r3, #0
 8008566:	697a      	ldr	r2, [r7, #20]
 8008568:	f002 0203 	and.w	r2, r2, #3
 800856c:	0092      	lsls	r2, r2, #2
 800856e:	4093      	lsls	r3, r2
 8008570:	68fa      	ldr	r2, [r7, #12]
 8008572:	429a      	cmp	r2, r3
 8008574:	d132      	bne.n	80085dc <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8008576:	4b49      	ldr	r3, [pc, #292]	; (800869c <HAL_GPIO_DeInit+0x1e0>)
 8008578:	681a      	ldr	r2, [r3, #0]
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	43db      	mvns	r3, r3
 800857e:	4947      	ldr	r1, [pc, #284]	; (800869c <HAL_GPIO_DeInit+0x1e0>)
 8008580:	4013      	ands	r3, r2
 8008582:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8008584:	4b45      	ldr	r3, [pc, #276]	; (800869c <HAL_GPIO_DeInit+0x1e0>)
 8008586:	685a      	ldr	r2, [r3, #4]
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	43db      	mvns	r3, r3
 800858c:	4943      	ldr	r1, [pc, #268]	; (800869c <HAL_GPIO_DeInit+0x1e0>)
 800858e:	4013      	ands	r3, r2
 8008590:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8008592:	4b42      	ldr	r3, [pc, #264]	; (800869c <HAL_GPIO_DeInit+0x1e0>)
 8008594:	68da      	ldr	r2, [r3, #12]
 8008596:	693b      	ldr	r3, [r7, #16]
 8008598:	43db      	mvns	r3, r3
 800859a:	4940      	ldr	r1, [pc, #256]	; (800869c <HAL_GPIO_DeInit+0x1e0>)
 800859c:	4013      	ands	r3, r2
 800859e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80085a0:	4b3e      	ldr	r3, [pc, #248]	; (800869c <HAL_GPIO_DeInit+0x1e0>)
 80085a2:	689a      	ldr	r2, [r3, #8]
 80085a4:	693b      	ldr	r3, [r7, #16]
 80085a6:	43db      	mvns	r3, r3
 80085a8:	493c      	ldr	r1, [pc, #240]	; (800869c <HAL_GPIO_DeInit+0x1e0>)
 80085aa:	4013      	ands	r3, r2
 80085ac:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	f003 0303 	and.w	r3, r3, #3
 80085b4:	009b      	lsls	r3, r3, #2
 80085b6:	220f      	movs	r2, #15
 80085b8:	fa02 f303 	lsl.w	r3, r2, r3
 80085bc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80085be:	4a2f      	ldr	r2, [pc, #188]	; (800867c <HAL_GPIO_DeInit+0x1c0>)
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	089b      	lsrs	r3, r3, #2
 80085c4:	3302      	adds	r3, #2
 80085c6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	43da      	mvns	r2, r3
 80085ce:	482b      	ldr	r0, [pc, #172]	; (800867c <HAL_GPIO_DeInit+0x1c0>)
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	089b      	lsrs	r3, r3, #2
 80085d4:	400a      	ands	r2, r1
 80085d6:	3302      	adds	r3, #2
 80085d8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681a      	ldr	r2, [r3, #0]
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	005b      	lsls	r3, r3, #1
 80085e4:	2103      	movs	r1, #3
 80085e6:	fa01 f303 	lsl.w	r3, r1, r3
 80085ea:	431a      	orrs	r2, r3
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	08da      	lsrs	r2, r3, #3
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	3208      	adds	r2, #8
 80085f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	f003 0307 	and.w	r3, r3, #7
 8008602:	009b      	lsls	r3, r3, #2
 8008604:	220f      	movs	r2, #15
 8008606:	fa02 f303 	lsl.w	r3, r2, r3
 800860a:	43db      	mvns	r3, r3
 800860c:	697a      	ldr	r2, [r7, #20]
 800860e:	08d2      	lsrs	r2, r2, #3
 8008610:	4019      	ands	r1, r3
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	3208      	adds	r2, #8
 8008616:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	689a      	ldr	r2, [r3, #8]
 800861e:	697b      	ldr	r3, [r7, #20]
 8008620:	005b      	lsls	r3, r3, #1
 8008622:	2103      	movs	r1, #3
 8008624:	fa01 f303 	lsl.w	r3, r1, r3
 8008628:	43db      	mvns	r3, r3
 800862a:	401a      	ands	r2, r3
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	685a      	ldr	r2, [r3, #4]
 8008634:	2101      	movs	r1, #1
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	fa01 f303 	lsl.w	r3, r1, r3
 800863c:	43db      	mvns	r3, r3
 800863e:	401a      	ands	r2, r3
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	68da      	ldr	r2, [r3, #12]
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	005b      	lsls	r3, r3, #1
 800864c:	2103      	movs	r1, #3
 800864e:	fa01 f303 	lsl.w	r3, r1, r3
 8008652:	43db      	mvns	r3, r3
 8008654:	401a      	ands	r2, r3
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	3301      	adds	r3, #1
 800865e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8008660:	683a      	ldr	r2, [r7, #0]
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	fa22 f303 	lsr.w	r3, r2, r3
 8008668:	2b00      	cmp	r3, #0
 800866a:	f47f af2f 	bne.w	80084cc <HAL_GPIO_DeInit+0x10>
  }
}
 800866e:	bf00      	nop
 8008670:	bf00      	nop
 8008672:	371c      	adds	r7, #28
 8008674:	46bd      	mov	sp, r7
 8008676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867a:	4770      	bx	lr
 800867c:	40010000 	.word	0x40010000
 8008680:	48000400 	.word	0x48000400
 8008684:	48000800 	.word	0x48000800
 8008688:	48000c00 	.word	0x48000c00
 800868c:	48001000 	.word	0x48001000
 8008690:	48001400 	.word	0x48001400
 8008694:	48001800 	.word	0x48001800
 8008698:	48001c00 	.word	0x48001c00
 800869c:	40010400 	.word	0x40010400

080086a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b083      	sub	sp, #12
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	460b      	mov	r3, r1
 80086aa:	807b      	strh	r3, [r7, #2]
 80086ac:	4613      	mov	r3, r2
 80086ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80086b0:	787b      	ldrb	r3, [r7, #1]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d003      	beq.n	80086be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80086b6:	887a      	ldrh	r2, [r7, #2]
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80086bc:	e002      	b.n	80086c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80086be:	887a      	ldrh	r2, [r7, #2]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80086c4:	bf00      	nop
 80086c6:	370c      	adds	r7, #12
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr

080086d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b082      	sub	sp, #8
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d101      	bne.n	80086e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80086de:	2301      	movs	r3, #1
 80086e0:	e081      	b.n	80087e6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80086e8:	b2db      	uxtb	r3, r3
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d106      	bne.n	80086fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2200      	movs	r2, #0
 80086f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f7f9 f9c0 	bl	8001a7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2224      	movs	r2, #36	; 0x24
 8008700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	681a      	ldr	r2, [r3, #0]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f022 0201 	bic.w	r2, r2, #1
 8008712:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	685a      	ldr	r2, [r3, #4]
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008720:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	689a      	ldr	r2, [r3, #8]
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008730:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	68db      	ldr	r3, [r3, #12]
 8008736:	2b01      	cmp	r3, #1
 8008738:	d107      	bne.n	800874a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	689a      	ldr	r2, [r3, #8]
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008746:	609a      	str	r2, [r3, #8]
 8008748:	e006      	b.n	8008758 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	689a      	ldr	r2, [r3, #8]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008756:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	68db      	ldr	r3, [r3, #12]
 800875c:	2b02      	cmp	r3, #2
 800875e:	d104      	bne.n	800876a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008768:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	685b      	ldr	r3, [r3, #4]
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	6812      	ldr	r2, [r2, #0]
 8008774:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008778:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800877c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	68da      	ldr	r2, [r3, #12]
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800878c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	691a      	ldr	r2, [r3, #16]
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	695b      	ldr	r3, [r3, #20]
 8008796:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	699b      	ldr	r3, [r3, #24]
 800879e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	430a      	orrs	r2, r1
 80087a6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	69d9      	ldr	r1, [r3, #28]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6a1a      	ldr	r2, [r3, #32]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	430a      	orrs	r2, r1
 80087b6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	681a      	ldr	r2, [r3, #0]
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f042 0201 	orr.w	r2, r2, #1
 80087c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2200      	movs	r2, #0
 80087cc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2220      	movs	r2, #32
 80087d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2200      	movs	r2, #0
 80087da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2200      	movs	r2, #0
 80087e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80087e4:	2300      	movs	r3, #0
}
 80087e6:	4618      	mov	r0, r3
 80087e8:	3708      	adds	r7, #8
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bd80      	pop	{r7, pc}

080087ee <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80087ee:	b580      	push	{r7, lr}
 80087f0:	b082      	sub	sp, #8
 80087f2:	af00      	add	r7, sp, #0
 80087f4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d101      	bne.n	8008800 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80087fc:	2301      	movs	r3, #1
 80087fe:	e021      	b.n	8008844 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2224      	movs	r2, #36	; 0x24
 8008804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	681a      	ldr	r2, [r3, #0]
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f022 0201 	bic.w	r2, r2, #1
 8008816:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f7f9 f9f5 	bl	8001c08 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2200      	movs	r2, #0
 8008822:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2200      	movs	r2, #0
 8008828:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2200      	movs	r2, #0
 8008836:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2200      	movs	r2, #0
 800883e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008842:	2300      	movs	r3, #0
}
 8008844:	4618      	mov	r0, r3
 8008846:	3708      	adds	r7, #8
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}

0800884c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b088      	sub	sp, #32
 8008850:	af02      	add	r7, sp, #8
 8008852:	60f8      	str	r0, [r7, #12]
 8008854:	4608      	mov	r0, r1
 8008856:	4611      	mov	r1, r2
 8008858:	461a      	mov	r2, r3
 800885a:	4603      	mov	r3, r0
 800885c:	817b      	strh	r3, [r7, #10]
 800885e:	460b      	mov	r3, r1
 8008860:	813b      	strh	r3, [r7, #8]
 8008862:	4613      	mov	r3, r2
 8008864:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800886c:	b2db      	uxtb	r3, r3
 800886e:	2b20      	cmp	r3, #32
 8008870:	f040 80f9 	bne.w	8008a66 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008874:	6a3b      	ldr	r3, [r7, #32]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d002      	beq.n	8008880 <HAL_I2C_Mem_Write+0x34>
 800887a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800887c:	2b00      	cmp	r3, #0
 800887e:	d105      	bne.n	800888c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008886:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008888:	2301      	movs	r3, #1
 800888a:	e0ed      	b.n	8008a68 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008892:	2b01      	cmp	r3, #1
 8008894:	d101      	bne.n	800889a <HAL_I2C_Mem_Write+0x4e>
 8008896:	2302      	movs	r3, #2
 8008898:	e0e6      	b.n	8008a68 <HAL_I2C_Mem_Write+0x21c>
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	2201      	movs	r2, #1
 800889e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80088a2:	f7fe f84d 	bl	8006940 <HAL_GetTick>
 80088a6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	9300      	str	r3, [sp, #0]
 80088ac:	2319      	movs	r3, #25
 80088ae:	2201      	movs	r2, #1
 80088b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80088b4:	68f8      	ldr	r0, [r7, #12]
 80088b6:	f000 fbd9 	bl	800906c <I2C_WaitOnFlagUntilTimeout>
 80088ba:	4603      	mov	r3, r0
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d001      	beq.n	80088c4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80088c0:	2301      	movs	r3, #1
 80088c2:	e0d1      	b.n	8008a68 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2221      	movs	r2, #33	; 0x21
 80088c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2240      	movs	r2, #64	; 0x40
 80088d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2200      	movs	r2, #0
 80088d8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	6a3a      	ldr	r2, [r7, #32]
 80088de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80088e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	2200      	movs	r2, #0
 80088ea:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80088ec:	88f8      	ldrh	r0, [r7, #6]
 80088ee:	893a      	ldrh	r2, [r7, #8]
 80088f0:	8979      	ldrh	r1, [r7, #10]
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	9301      	str	r3, [sp, #4]
 80088f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088f8:	9300      	str	r3, [sp, #0]
 80088fa:	4603      	mov	r3, r0
 80088fc:	68f8      	ldr	r0, [r7, #12]
 80088fe:	f000 fae9 	bl	8008ed4 <I2C_RequestMemoryWrite>
 8008902:	4603      	mov	r3, r0
 8008904:	2b00      	cmp	r3, #0
 8008906:	d005      	beq.n	8008914 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	2200      	movs	r2, #0
 800890c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008910:	2301      	movs	r3, #1
 8008912:	e0a9      	b.n	8008a68 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008918:	b29b      	uxth	r3, r3
 800891a:	2bff      	cmp	r3, #255	; 0xff
 800891c:	d90e      	bls.n	800893c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	22ff      	movs	r2, #255	; 0xff
 8008922:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008928:	b2da      	uxtb	r2, r3
 800892a:	8979      	ldrh	r1, [r7, #10]
 800892c:	2300      	movs	r3, #0
 800892e:	9300      	str	r3, [sp, #0]
 8008930:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008934:	68f8      	ldr	r0, [r7, #12]
 8008936:	f000 fd41 	bl	80093bc <I2C_TransferConfig>
 800893a:	e00f      	b.n	800895c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008940:	b29a      	uxth	r2, r3
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800894a:	b2da      	uxtb	r2, r3
 800894c:	8979      	ldrh	r1, [r7, #10]
 800894e:	2300      	movs	r3, #0
 8008950:	9300      	str	r3, [sp, #0]
 8008952:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008956:	68f8      	ldr	r0, [r7, #12]
 8008958:	f000 fd30 	bl	80093bc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800895c:	697a      	ldr	r2, [r7, #20]
 800895e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008960:	68f8      	ldr	r0, [r7, #12]
 8008962:	f000 fbc3 	bl	80090ec <I2C_WaitOnTXISFlagUntilTimeout>
 8008966:	4603      	mov	r3, r0
 8008968:	2b00      	cmp	r3, #0
 800896a:	d001      	beq.n	8008970 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800896c:	2301      	movs	r3, #1
 800896e:	e07b      	b.n	8008a68 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008974:	781a      	ldrb	r2, [r3, #0]
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008980:	1c5a      	adds	r2, r3, #1
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800898a:	b29b      	uxth	r3, r3
 800898c:	3b01      	subs	r3, #1
 800898e:	b29a      	uxth	r2, r3
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008998:	3b01      	subs	r3, #1
 800899a:	b29a      	uxth	r2, r3
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089a4:	b29b      	uxth	r3, r3
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d034      	beq.n	8008a14 <HAL_I2C_Mem_Write+0x1c8>
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d130      	bne.n	8008a14 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	9300      	str	r3, [sp, #0]
 80089b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089b8:	2200      	movs	r2, #0
 80089ba:	2180      	movs	r1, #128	; 0x80
 80089bc:	68f8      	ldr	r0, [r7, #12]
 80089be:	f000 fb55 	bl	800906c <I2C_WaitOnFlagUntilTimeout>
 80089c2:	4603      	mov	r3, r0
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d001      	beq.n	80089cc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80089c8:	2301      	movs	r3, #1
 80089ca:	e04d      	b.n	8008a68 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089d0:	b29b      	uxth	r3, r3
 80089d2:	2bff      	cmp	r3, #255	; 0xff
 80089d4:	d90e      	bls.n	80089f4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	22ff      	movs	r2, #255	; 0xff
 80089da:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089e0:	b2da      	uxtb	r2, r3
 80089e2:	8979      	ldrh	r1, [r7, #10]
 80089e4:	2300      	movs	r3, #0
 80089e6:	9300      	str	r3, [sp, #0]
 80089e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80089ec:	68f8      	ldr	r0, [r7, #12]
 80089ee:	f000 fce5 	bl	80093bc <I2C_TransferConfig>
 80089f2:	e00f      	b.n	8008a14 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089f8:	b29a      	uxth	r2, r3
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a02:	b2da      	uxtb	r2, r3
 8008a04:	8979      	ldrh	r1, [r7, #10]
 8008a06:	2300      	movs	r3, #0
 8008a08:	9300      	str	r3, [sp, #0]
 8008a0a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008a0e:	68f8      	ldr	r0, [r7, #12]
 8008a10:	f000 fcd4 	bl	80093bc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a18:	b29b      	uxth	r3, r3
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d19e      	bne.n	800895c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008a1e:	697a      	ldr	r2, [r7, #20]
 8008a20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008a22:	68f8      	ldr	r0, [r7, #12]
 8008a24:	f000 fba2 	bl	800916c <I2C_WaitOnSTOPFlagUntilTimeout>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d001      	beq.n	8008a32 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8008a2e:	2301      	movs	r3, #1
 8008a30:	e01a      	b.n	8008a68 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	2220      	movs	r2, #32
 8008a38:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	6859      	ldr	r1, [r3, #4]
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681a      	ldr	r2, [r3, #0]
 8008a44:	4b0a      	ldr	r3, [pc, #40]	; (8008a70 <HAL_I2C_Mem_Write+0x224>)
 8008a46:	400b      	ands	r3, r1
 8008a48:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	2220      	movs	r2, #32
 8008a4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	2200      	movs	r2, #0
 8008a56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008a62:	2300      	movs	r3, #0
 8008a64:	e000      	b.n	8008a68 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8008a66:	2302      	movs	r3, #2
  }
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	3718      	adds	r7, #24
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}
 8008a70:	fe00e800 	.word	0xfe00e800

08008a74 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b088      	sub	sp, #32
 8008a78:	af02      	add	r7, sp, #8
 8008a7a:	60f8      	str	r0, [r7, #12]
 8008a7c:	4608      	mov	r0, r1
 8008a7e:	4611      	mov	r1, r2
 8008a80:	461a      	mov	r2, r3
 8008a82:	4603      	mov	r3, r0
 8008a84:	817b      	strh	r3, [r7, #10]
 8008a86:	460b      	mov	r3, r1
 8008a88:	813b      	strh	r3, [r7, #8]
 8008a8a:	4613      	mov	r3, r2
 8008a8c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a94:	b2db      	uxtb	r3, r3
 8008a96:	2b20      	cmp	r3, #32
 8008a98:	f040 80fd 	bne.w	8008c96 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a9c:	6a3b      	ldr	r3, [r7, #32]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d002      	beq.n	8008aa8 <HAL_I2C_Mem_Read+0x34>
 8008aa2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d105      	bne.n	8008ab4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008aae:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	e0f1      	b.n	8008c98 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008aba:	2b01      	cmp	r3, #1
 8008abc:	d101      	bne.n	8008ac2 <HAL_I2C_Mem_Read+0x4e>
 8008abe:	2302      	movs	r3, #2
 8008ac0:	e0ea      	b.n	8008c98 <HAL_I2C_Mem_Read+0x224>
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008aca:	f7fd ff39 	bl	8006940 <HAL_GetTick>
 8008ace:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	9300      	str	r3, [sp, #0]
 8008ad4:	2319      	movs	r3, #25
 8008ad6:	2201      	movs	r2, #1
 8008ad8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008adc:	68f8      	ldr	r0, [r7, #12]
 8008ade:	f000 fac5 	bl	800906c <I2C_WaitOnFlagUntilTimeout>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d001      	beq.n	8008aec <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008ae8:	2301      	movs	r3, #1
 8008aea:	e0d5      	b.n	8008c98 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	2222      	movs	r2, #34	; 0x22
 8008af0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	2240      	movs	r2, #64	; 0x40
 8008af8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	2200      	movs	r2, #0
 8008b00:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	6a3a      	ldr	r2, [r7, #32]
 8008b06:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008b0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	2200      	movs	r2, #0
 8008b12:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008b14:	88f8      	ldrh	r0, [r7, #6]
 8008b16:	893a      	ldrh	r2, [r7, #8]
 8008b18:	8979      	ldrh	r1, [r7, #10]
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	9301      	str	r3, [sp, #4]
 8008b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b20:	9300      	str	r3, [sp, #0]
 8008b22:	4603      	mov	r3, r0
 8008b24:	68f8      	ldr	r0, [r7, #12]
 8008b26:	f000 fa29 	bl	8008f7c <I2C_RequestMemoryRead>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d005      	beq.n	8008b3c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	2200      	movs	r2, #0
 8008b34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008b38:	2301      	movs	r3, #1
 8008b3a:	e0ad      	b.n	8008c98 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b40:	b29b      	uxth	r3, r3
 8008b42:	2bff      	cmp	r3, #255	; 0xff
 8008b44:	d90e      	bls.n	8008b64 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	22ff      	movs	r2, #255	; 0xff
 8008b4a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b50:	b2da      	uxtb	r2, r3
 8008b52:	8979      	ldrh	r1, [r7, #10]
 8008b54:	4b52      	ldr	r3, [pc, #328]	; (8008ca0 <HAL_I2C_Mem_Read+0x22c>)
 8008b56:	9300      	str	r3, [sp, #0]
 8008b58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008b5c:	68f8      	ldr	r0, [r7, #12]
 8008b5e:	f000 fc2d 	bl	80093bc <I2C_TransferConfig>
 8008b62:	e00f      	b.n	8008b84 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b68:	b29a      	uxth	r2, r3
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b72:	b2da      	uxtb	r2, r3
 8008b74:	8979      	ldrh	r1, [r7, #10]
 8008b76:	4b4a      	ldr	r3, [pc, #296]	; (8008ca0 <HAL_I2C_Mem_Read+0x22c>)
 8008b78:	9300      	str	r3, [sp, #0]
 8008b7a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008b7e:	68f8      	ldr	r0, [r7, #12]
 8008b80:	f000 fc1c 	bl	80093bc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	9300      	str	r3, [sp, #0]
 8008b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	2104      	movs	r1, #4
 8008b8e:	68f8      	ldr	r0, [r7, #12]
 8008b90:	f000 fa6c 	bl	800906c <I2C_WaitOnFlagUntilTimeout>
 8008b94:	4603      	mov	r3, r0
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d001      	beq.n	8008b9e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	e07c      	b.n	8008c98 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ba8:	b2d2      	uxtb	r2, r2
 8008baa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bb0:	1c5a      	adds	r2, r3, #1
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008bba:	3b01      	subs	r3, #1
 8008bbc:	b29a      	uxth	r2, r3
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008bc6:	b29b      	uxth	r3, r3
 8008bc8:	3b01      	subs	r3, #1
 8008bca:	b29a      	uxth	r2, r3
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008bd4:	b29b      	uxth	r3, r3
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d034      	beq.n	8008c44 <HAL_I2C_Mem_Read+0x1d0>
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d130      	bne.n	8008c44 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	9300      	str	r3, [sp, #0]
 8008be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008be8:	2200      	movs	r2, #0
 8008bea:	2180      	movs	r1, #128	; 0x80
 8008bec:	68f8      	ldr	r0, [r7, #12]
 8008bee:	f000 fa3d 	bl	800906c <I2C_WaitOnFlagUntilTimeout>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d001      	beq.n	8008bfc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	e04d      	b.n	8008c98 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c00:	b29b      	uxth	r3, r3
 8008c02:	2bff      	cmp	r3, #255	; 0xff
 8008c04:	d90e      	bls.n	8008c24 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	22ff      	movs	r2, #255	; 0xff
 8008c0a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c10:	b2da      	uxtb	r2, r3
 8008c12:	8979      	ldrh	r1, [r7, #10]
 8008c14:	2300      	movs	r3, #0
 8008c16:	9300      	str	r3, [sp, #0]
 8008c18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008c1c:	68f8      	ldr	r0, [r7, #12]
 8008c1e:	f000 fbcd 	bl	80093bc <I2C_TransferConfig>
 8008c22:	e00f      	b.n	8008c44 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c28:	b29a      	uxth	r2, r3
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c32:	b2da      	uxtb	r2, r3
 8008c34:	8979      	ldrh	r1, [r7, #10]
 8008c36:	2300      	movs	r3, #0
 8008c38:	9300      	str	r3, [sp, #0]
 8008c3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008c3e:	68f8      	ldr	r0, [r7, #12]
 8008c40:	f000 fbbc 	bl	80093bc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c48:	b29b      	uxth	r3, r3
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d19a      	bne.n	8008b84 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c4e:	697a      	ldr	r2, [r7, #20]
 8008c50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008c52:	68f8      	ldr	r0, [r7, #12]
 8008c54:	f000 fa8a 	bl	800916c <I2C_WaitOnSTOPFlagUntilTimeout>
 8008c58:	4603      	mov	r3, r0
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d001      	beq.n	8008c62 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	e01a      	b.n	8008c98 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	2220      	movs	r2, #32
 8008c68:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	6859      	ldr	r1, [r3, #4]
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681a      	ldr	r2, [r3, #0]
 8008c74:	4b0b      	ldr	r3, [pc, #44]	; (8008ca4 <HAL_I2C_Mem_Read+0x230>)
 8008c76:	400b      	ands	r3, r1
 8008c78:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	2220      	movs	r2, #32
 8008c7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	2200      	movs	r2, #0
 8008c86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008c92:	2300      	movs	r3, #0
 8008c94:	e000      	b.n	8008c98 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8008c96:	2302      	movs	r3, #2
  }
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	3718      	adds	r7, #24
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}
 8008ca0:	80002400 	.word	0x80002400
 8008ca4:	fe00e800 	.word	0xfe00e800

08008ca8 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b08a      	sub	sp, #40	; 0x28
 8008cac:	af02      	add	r7, sp, #8
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	607a      	str	r2, [r7, #4]
 8008cb2:	603b      	str	r3, [r7, #0]
 8008cb4:	460b      	mov	r3, r1
 8008cb6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008cc2:	b2db      	uxtb	r3, r3
 8008cc4:	2b20      	cmp	r3, #32
 8008cc6:	f040 80f1 	bne.w	8008eac <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	699b      	ldr	r3, [r3, #24]
 8008cd0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008cd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008cd8:	d101      	bne.n	8008cde <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8008cda:	2302      	movs	r3, #2
 8008cdc:	e0e7      	b.n	8008eae <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d101      	bne.n	8008cec <HAL_I2C_IsDeviceReady+0x44>
 8008ce8:	2302      	movs	r3, #2
 8008cea:	e0e0      	b.n	8008eae <HAL_I2C_IsDeviceReady+0x206>
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	2224      	movs	r2, #36	; 0x24
 8008cf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	2200      	movs	r2, #0
 8008d00:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	68db      	ldr	r3, [r3, #12]
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	d107      	bne.n	8008d1a <HAL_I2C_IsDeviceReady+0x72>
 8008d0a:	897b      	ldrh	r3, [r7, #10]
 8008d0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d10:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008d14:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008d18:	e004      	b.n	8008d24 <HAL_I2C_IsDeviceReady+0x7c>
 8008d1a:	897b      	ldrh	r3, [r7, #10]
 8008d1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d20:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8008d24:	68fa      	ldr	r2, [r7, #12]
 8008d26:	6812      	ldr	r2, [r2, #0]
 8008d28:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8008d2a:	f7fd fe09 	bl	8006940 <HAL_GetTick>
 8008d2e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	699b      	ldr	r3, [r3, #24]
 8008d36:	f003 0320 	and.w	r3, r3, #32
 8008d3a:	2b20      	cmp	r3, #32
 8008d3c:	bf0c      	ite	eq
 8008d3e:	2301      	moveq	r3, #1
 8008d40:	2300      	movne	r3, #0
 8008d42:	b2db      	uxtb	r3, r3
 8008d44:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	699b      	ldr	r3, [r3, #24]
 8008d4c:	f003 0310 	and.w	r3, r3, #16
 8008d50:	2b10      	cmp	r3, #16
 8008d52:	bf0c      	ite	eq
 8008d54:	2301      	moveq	r3, #1
 8008d56:	2300      	movne	r3, #0
 8008d58:	b2db      	uxtb	r3, r3
 8008d5a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8008d5c:	e034      	b.n	8008dc8 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008d64:	d01a      	beq.n	8008d9c <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008d66:	f7fd fdeb 	bl	8006940 <HAL_GetTick>
 8008d6a:	4602      	mov	r2, r0
 8008d6c:	69bb      	ldr	r3, [r7, #24]
 8008d6e:	1ad3      	subs	r3, r2, r3
 8008d70:	683a      	ldr	r2, [r7, #0]
 8008d72:	429a      	cmp	r2, r3
 8008d74:	d302      	bcc.n	8008d7c <HAL_I2C_IsDeviceReady+0xd4>
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d10f      	bne.n	8008d9c <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	2220      	movs	r2, #32
 8008d80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d88:	f043 0220 	orr.w	r2, r3, #32
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	2200      	movs	r2, #0
 8008d94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8008d98:	2301      	movs	r3, #1
 8008d9a:	e088      	b.n	8008eae <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	699b      	ldr	r3, [r3, #24]
 8008da2:	f003 0320 	and.w	r3, r3, #32
 8008da6:	2b20      	cmp	r3, #32
 8008da8:	bf0c      	ite	eq
 8008daa:	2301      	moveq	r3, #1
 8008dac:	2300      	movne	r3, #0
 8008dae:	b2db      	uxtb	r3, r3
 8008db0:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	699b      	ldr	r3, [r3, #24]
 8008db8:	f003 0310 	and.w	r3, r3, #16
 8008dbc:	2b10      	cmp	r3, #16
 8008dbe:	bf0c      	ite	eq
 8008dc0:	2301      	moveq	r3, #1
 8008dc2:	2300      	movne	r3, #0
 8008dc4:	b2db      	uxtb	r3, r3
 8008dc6:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8008dc8:	7ffb      	ldrb	r3, [r7, #31]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d102      	bne.n	8008dd4 <HAL_I2C_IsDeviceReady+0x12c>
 8008dce:	7fbb      	ldrb	r3, [r7, #30]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d0c4      	beq.n	8008d5e <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	699b      	ldr	r3, [r3, #24]
 8008dda:	f003 0310 	and.w	r3, r3, #16
 8008dde:	2b10      	cmp	r3, #16
 8008de0:	d01a      	beq.n	8008e18 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008de2:	69bb      	ldr	r3, [r7, #24]
 8008de4:	9300      	str	r3, [sp, #0]
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	2200      	movs	r2, #0
 8008dea:	2120      	movs	r1, #32
 8008dec:	68f8      	ldr	r0, [r7, #12]
 8008dee:	f000 f93d 	bl	800906c <I2C_WaitOnFlagUntilTimeout>
 8008df2:	4603      	mov	r3, r0
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d001      	beq.n	8008dfc <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8008df8:	2301      	movs	r3, #1
 8008dfa:	e058      	b.n	8008eae <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	2220      	movs	r2, #32
 8008e02:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2220      	movs	r2, #32
 8008e08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8008e14:	2300      	movs	r3, #0
 8008e16:	e04a      	b.n	8008eae <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008e18:	69bb      	ldr	r3, [r7, #24]
 8008e1a:	9300      	str	r3, [sp, #0]
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	2120      	movs	r1, #32
 8008e22:	68f8      	ldr	r0, [r7, #12]
 8008e24:	f000 f922 	bl	800906c <I2C_WaitOnFlagUntilTimeout>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d001      	beq.n	8008e32 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8008e2e:	2301      	movs	r3, #1
 8008e30:	e03d      	b.n	8008eae <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	2210      	movs	r2, #16
 8008e38:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	2220      	movs	r2, #32
 8008e40:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	687a      	ldr	r2, [r7, #4]
 8008e46:	429a      	cmp	r2, r3
 8008e48:	d118      	bne.n	8008e7c <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	685a      	ldr	r2, [r3, #4]
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008e58:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008e5a:	69bb      	ldr	r3, [r7, #24]
 8008e5c:	9300      	str	r3, [sp, #0]
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	2200      	movs	r2, #0
 8008e62:	2120      	movs	r1, #32
 8008e64:	68f8      	ldr	r0, [r7, #12]
 8008e66:	f000 f901 	bl	800906c <I2C_WaitOnFlagUntilTimeout>
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d001      	beq.n	8008e74 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8008e70:	2301      	movs	r3, #1
 8008e72:	e01c      	b.n	8008eae <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	2220      	movs	r2, #32
 8008e7a:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	3301      	adds	r3, #1
 8008e80:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	687a      	ldr	r2, [r7, #4]
 8008e86:	429a      	cmp	r2, r3
 8008e88:	f63f af3b 	bhi.w	8008d02 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	2220      	movs	r2, #32
 8008e90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e98:	f043 0220 	orr.w	r2, r3, #32
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	e000      	b.n	8008eae <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8008eac:	2302      	movs	r3, #2
  }
}
 8008eae:	4618      	mov	r0, r3
 8008eb0:	3720      	adds	r7, #32
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}

08008eb6 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8008eb6:	b480      	push	{r7}
 8008eb8:	b083      	sub	sp, #12
 8008eba:	af00      	add	r7, sp, #0
 8008ebc:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ec4:	b2db      	uxtb	r3, r3
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	370c      	adds	r7, #12
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr
	...

08008ed4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b086      	sub	sp, #24
 8008ed8:	af02      	add	r7, sp, #8
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	4608      	mov	r0, r1
 8008ede:	4611      	mov	r1, r2
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	4603      	mov	r3, r0
 8008ee4:	817b      	strh	r3, [r7, #10]
 8008ee6:	460b      	mov	r3, r1
 8008ee8:	813b      	strh	r3, [r7, #8]
 8008eea:	4613      	mov	r3, r2
 8008eec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008eee:	88fb      	ldrh	r3, [r7, #6]
 8008ef0:	b2da      	uxtb	r2, r3
 8008ef2:	8979      	ldrh	r1, [r7, #10]
 8008ef4:	4b20      	ldr	r3, [pc, #128]	; (8008f78 <I2C_RequestMemoryWrite+0xa4>)
 8008ef6:	9300      	str	r3, [sp, #0]
 8008ef8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008efc:	68f8      	ldr	r0, [r7, #12]
 8008efe:	f000 fa5d 	bl	80093bc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008f02:	69fa      	ldr	r2, [r7, #28]
 8008f04:	69b9      	ldr	r1, [r7, #24]
 8008f06:	68f8      	ldr	r0, [r7, #12]
 8008f08:	f000 f8f0 	bl	80090ec <I2C_WaitOnTXISFlagUntilTimeout>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d001      	beq.n	8008f16 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8008f12:	2301      	movs	r3, #1
 8008f14:	e02c      	b.n	8008f70 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008f16:	88fb      	ldrh	r3, [r7, #6]
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d105      	bne.n	8008f28 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008f1c:	893b      	ldrh	r3, [r7, #8]
 8008f1e:	b2da      	uxtb	r2, r3
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	629a      	str	r2, [r3, #40]	; 0x28
 8008f26:	e015      	b.n	8008f54 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008f28:	893b      	ldrh	r3, [r7, #8]
 8008f2a:	0a1b      	lsrs	r3, r3, #8
 8008f2c:	b29b      	uxth	r3, r3
 8008f2e:	b2da      	uxtb	r2, r3
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008f36:	69fa      	ldr	r2, [r7, #28]
 8008f38:	69b9      	ldr	r1, [r7, #24]
 8008f3a:	68f8      	ldr	r0, [r7, #12]
 8008f3c:	f000 f8d6 	bl	80090ec <I2C_WaitOnTXISFlagUntilTimeout>
 8008f40:	4603      	mov	r3, r0
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d001      	beq.n	8008f4a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008f46:	2301      	movs	r3, #1
 8008f48:	e012      	b.n	8008f70 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008f4a:	893b      	ldrh	r3, [r7, #8]
 8008f4c:	b2da      	uxtb	r2, r3
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008f54:	69fb      	ldr	r3, [r7, #28]
 8008f56:	9300      	str	r3, [sp, #0]
 8008f58:	69bb      	ldr	r3, [r7, #24]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	2180      	movs	r1, #128	; 0x80
 8008f5e:	68f8      	ldr	r0, [r7, #12]
 8008f60:	f000 f884 	bl	800906c <I2C_WaitOnFlagUntilTimeout>
 8008f64:	4603      	mov	r3, r0
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d001      	beq.n	8008f6e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	e000      	b.n	8008f70 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008f6e:	2300      	movs	r3, #0
}
 8008f70:	4618      	mov	r0, r3
 8008f72:	3710      	adds	r7, #16
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bd80      	pop	{r7, pc}
 8008f78:	80002000 	.word	0x80002000

08008f7c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b086      	sub	sp, #24
 8008f80:	af02      	add	r7, sp, #8
 8008f82:	60f8      	str	r0, [r7, #12]
 8008f84:	4608      	mov	r0, r1
 8008f86:	4611      	mov	r1, r2
 8008f88:	461a      	mov	r2, r3
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	817b      	strh	r3, [r7, #10]
 8008f8e:	460b      	mov	r3, r1
 8008f90:	813b      	strh	r3, [r7, #8]
 8008f92:	4613      	mov	r3, r2
 8008f94:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008f96:	88fb      	ldrh	r3, [r7, #6]
 8008f98:	b2da      	uxtb	r2, r3
 8008f9a:	8979      	ldrh	r1, [r7, #10]
 8008f9c:	4b20      	ldr	r3, [pc, #128]	; (8009020 <I2C_RequestMemoryRead+0xa4>)
 8008f9e:	9300      	str	r3, [sp, #0]
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	68f8      	ldr	r0, [r7, #12]
 8008fa4:	f000 fa0a 	bl	80093bc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008fa8:	69fa      	ldr	r2, [r7, #28]
 8008faa:	69b9      	ldr	r1, [r7, #24]
 8008fac:	68f8      	ldr	r0, [r7, #12]
 8008fae:	f000 f89d 	bl	80090ec <I2C_WaitOnTXISFlagUntilTimeout>
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d001      	beq.n	8008fbc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008fb8:	2301      	movs	r3, #1
 8008fba:	e02c      	b.n	8009016 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008fbc:	88fb      	ldrh	r3, [r7, #6]
 8008fbe:	2b01      	cmp	r3, #1
 8008fc0:	d105      	bne.n	8008fce <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008fc2:	893b      	ldrh	r3, [r7, #8]
 8008fc4:	b2da      	uxtb	r2, r3
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	629a      	str	r2, [r3, #40]	; 0x28
 8008fcc:	e015      	b.n	8008ffa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008fce:	893b      	ldrh	r3, [r7, #8]
 8008fd0:	0a1b      	lsrs	r3, r3, #8
 8008fd2:	b29b      	uxth	r3, r3
 8008fd4:	b2da      	uxtb	r2, r3
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008fdc:	69fa      	ldr	r2, [r7, #28]
 8008fde:	69b9      	ldr	r1, [r7, #24]
 8008fe0:	68f8      	ldr	r0, [r7, #12]
 8008fe2:	f000 f883 	bl	80090ec <I2C_WaitOnTXISFlagUntilTimeout>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d001      	beq.n	8008ff0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8008fec:	2301      	movs	r3, #1
 8008fee:	e012      	b.n	8009016 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008ff0:	893b      	ldrh	r3, [r7, #8]
 8008ff2:	b2da      	uxtb	r2, r3
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8008ffa:	69fb      	ldr	r3, [r7, #28]
 8008ffc:	9300      	str	r3, [sp, #0]
 8008ffe:	69bb      	ldr	r3, [r7, #24]
 8009000:	2200      	movs	r2, #0
 8009002:	2140      	movs	r1, #64	; 0x40
 8009004:	68f8      	ldr	r0, [r7, #12]
 8009006:	f000 f831 	bl	800906c <I2C_WaitOnFlagUntilTimeout>
 800900a:	4603      	mov	r3, r0
 800900c:	2b00      	cmp	r3, #0
 800900e:	d001      	beq.n	8009014 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009010:	2301      	movs	r3, #1
 8009012:	e000      	b.n	8009016 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009014:	2300      	movs	r3, #0
}
 8009016:	4618      	mov	r0, r3
 8009018:	3710      	adds	r7, #16
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}
 800901e:	bf00      	nop
 8009020:	80002000 	.word	0x80002000

08009024 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009024:	b480      	push	{r7}
 8009026:	b083      	sub	sp, #12
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	699b      	ldr	r3, [r3, #24]
 8009032:	f003 0302 	and.w	r3, r3, #2
 8009036:	2b02      	cmp	r3, #2
 8009038:	d103      	bne.n	8009042 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	2200      	movs	r2, #0
 8009040:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	699b      	ldr	r3, [r3, #24]
 8009048:	f003 0301 	and.w	r3, r3, #1
 800904c:	2b01      	cmp	r3, #1
 800904e:	d007      	beq.n	8009060 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	699a      	ldr	r2, [r3, #24]
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f042 0201 	orr.w	r2, r2, #1
 800905e:	619a      	str	r2, [r3, #24]
  }
}
 8009060:	bf00      	nop
 8009062:	370c      	adds	r7, #12
 8009064:	46bd      	mov	sp, r7
 8009066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906a:	4770      	bx	lr

0800906c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b084      	sub	sp, #16
 8009070:	af00      	add	r7, sp, #0
 8009072:	60f8      	str	r0, [r7, #12]
 8009074:	60b9      	str	r1, [r7, #8]
 8009076:	603b      	str	r3, [r7, #0]
 8009078:	4613      	mov	r3, r2
 800907a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800907c:	e022      	b.n	80090c4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009084:	d01e      	beq.n	80090c4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009086:	f7fd fc5b 	bl	8006940 <HAL_GetTick>
 800908a:	4602      	mov	r2, r0
 800908c:	69bb      	ldr	r3, [r7, #24]
 800908e:	1ad3      	subs	r3, r2, r3
 8009090:	683a      	ldr	r2, [r7, #0]
 8009092:	429a      	cmp	r2, r3
 8009094:	d302      	bcc.n	800909c <I2C_WaitOnFlagUntilTimeout+0x30>
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d113      	bne.n	80090c4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090a0:	f043 0220 	orr.w	r2, r3, #32
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	2220      	movs	r2, #32
 80090ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	2200      	movs	r2, #0
 80090b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	2200      	movs	r2, #0
 80090bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80090c0:	2301      	movs	r3, #1
 80090c2:	e00f      	b.n	80090e4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	699a      	ldr	r2, [r3, #24]
 80090ca:	68bb      	ldr	r3, [r7, #8]
 80090cc:	4013      	ands	r3, r2
 80090ce:	68ba      	ldr	r2, [r7, #8]
 80090d0:	429a      	cmp	r2, r3
 80090d2:	bf0c      	ite	eq
 80090d4:	2301      	moveq	r3, #1
 80090d6:	2300      	movne	r3, #0
 80090d8:	b2db      	uxtb	r3, r3
 80090da:	461a      	mov	r2, r3
 80090dc:	79fb      	ldrb	r3, [r7, #7]
 80090de:	429a      	cmp	r2, r3
 80090e0:	d0cd      	beq.n	800907e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80090e2:	2300      	movs	r3, #0
}
 80090e4:	4618      	mov	r0, r3
 80090e6:	3710      	adds	r7, #16
 80090e8:	46bd      	mov	sp, r7
 80090ea:	bd80      	pop	{r7, pc}

080090ec <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b084      	sub	sp, #16
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	60f8      	str	r0, [r7, #12]
 80090f4:	60b9      	str	r1, [r7, #8]
 80090f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80090f8:	e02c      	b.n	8009154 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80090fa:	687a      	ldr	r2, [r7, #4]
 80090fc:	68b9      	ldr	r1, [r7, #8]
 80090fe:	68f8      	ldr	r0, [r7, #12]
 8009100:	f000 f870 	bl	80091e4 <I2C_IsErrorOccurred>
 8009104:	4603      	mov	r3, r0
 8009106:	2b00      	cmp	r3, #0
 8009108:	d001      	beq.n	800910e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800910a:	2301      	movs	r3, #1
 800910c:	e02a      	b.n	8009164 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009114:	d01e      	beq.n	8009154 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009116:	f7fd fc13 	bl	8006940 <HAL_GetTick>
 800911a:	4602      	mov	r2, r0
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	1ad3      	subs	r3, r2, r3
 8009120:	68ba      	ldr	r2, [r7, #8]
 8009122:	429a      	cmp	r2, r3
 8009124:	d302      	bcc.n	800912c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d113      	bne.n	8009154 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009130:	f043 0220 	orr.w	r2, r3, #32
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	2220      	movs	r2, #32
 800913c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	2200      	movs	r2, #0
 8009144:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	2200      	movs	r2, #0
 800914c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8009150:	2301      	movs	r3, #1
 8009152:	e007      	b.n	8009164 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	699b      	ldr	r3, [r3, #24]
 800915a:	f003 0302 	and.w	r3, r3, #2
 800915e:	2b02      	cmp	r3, #2
 8009160:	d1cb      	bne.n	80090fa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009162:	2300      	movs	r3, #0
}
 8009164:	4618      	mov	r0, r3
 8009166:	3710      	adds	r7, #16
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}

0800916c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b084      	sub	sp, #16
 8009170:	af00      	add	r7, sp, #0
 8009172:	60f8      	str	r0, [r7, #12]
 8009174:	60b9      	str	r1, [r7, #8]
 8009176:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009178:	e028      	b.n	80091cc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800917a:	687a      	ldr	r2, [r7, #4]
 800917c:	68b9      	ldr	r1, [r7, #8]
 800917e:	68f8      	ldr	r0, [r7, #12]
 8009180:	f000 f830 	bl	80091e4 <I2C_IsErrorOccurred>
 8009184:	4603      	mov	r3, r0
 8009186:	2b00      	cmp	r3, #0
 8009188:	d001      	beq.n	800918e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800918a:	2301      	movs	r3, #1
 800918c:	e026      	b.n	80091dc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800918e:	f7fd fbd7 	bl	8006940 <HAL_GetTick>
 8009192:	4602      	mov	r2, r0
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	1ad3      	subs	r3, r2, r3
 8009198:	68ba      	ldr	r2, [r7, #8]
 800919a:	429a      	cmp	r2, r3
 800919c:	d302      	bcc.n	80091a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d113      	bne.n	80091cc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091a8:	f043 0220 	orr.w	r2, r3, #32
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	2220      	movs	r2, #32
 80091b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	2200      	movs	r2, #0
 80091bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2200      	movs	r2, #0
 80091c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80091c8:	2301      	movs	r3, #1
 80091ca:	e007      	b.n	80091dc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	699b      	ldr	r3, [r3, #24]
 80091d2:	f003 0320 	and.w	r3, r3, #32
 80091d6:	2b20      	cmp	r3, #32
 80091d8:	d1cf      	bne.n	800917a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80091da:	2300      	movs	r3, #0
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3710      	adds	r7, #16
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}

080091e4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b08a      	sub	sp, #40	; 0x28
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	60f8      	str	r0, [r7, #12]
 80091ec:	60b9      	str	r1, [r7, #8]
 80091ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80091f0:	2300      	movs	r3, #0
 80091f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	699b      	ldr	r3, [r3, #24]
 80091fc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80091fe:	2300      	movs	r3, #0
 8009200:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009206:	69bb      	ldr	r3, [r7, #24]
 8009208:	f003 0310 	and.w	r3, r3, #16
 800920c:	2b00      	cmp	r3, #0
 800920e:	d075      	beq.n	80092fc <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	2210      	movs	r2, #16
 8009216:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009218:	e056      	b.n	80092c8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009220:	d052      	beq.n	80092c8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009222:	f7fd fb8d 	bl	8006940 <HAL_GetTick>
 8009226:	4602      	mov	r2, r0
 8009228:	69fb      	ldr	r3, [r7, #28]
 800922a:	1ad3      	subs	r3, r2, r3
 800922c:	68ba      	ldr	r2, [r7, #8]
 800922e:	429a      	cmp	r2, r3
 8009230:	d302      	bcc.n	8009238 <I2C_IsErrorOccurred+0x54>
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d147      	bne.n	80092c8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	685b      	ldr	r3, [r3, #4]
 800923e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009242:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800924a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	699b      	ldr	r3, [r3, #24]
 8009252:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009256:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800925a:	d12e      	bne.n	80092ba <I2C_IsErrorOccurred+0xd6>
 800925c:	697b      	ldr	r3, [r7, #20]
 800925e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009262:	d02a      	beq.n	80092ba <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8009264:	7cfb      	ldrb	r3, [r7, #19]
 8009266:	2b20      	cmp	r3, #32
 8009268:	d027      	beq.n	80092ba <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	685a      	ldr	r2, [r3, #4]
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009278:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800927a:	f7fd fb61 	bl	8006940 <HAL_GetTick>
 800927e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009280:	e01b      	b.n	80092ba <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009282:	f7fd fb5d 	bl	8006940 <HAL_GetTick>
 8009286:	4602      	mov	r2, r0
 8009288:	69fb      	ldr	r3, [r7, #28]
 800928a:	1ad3      	subs	r3, r2, r3
 800928c:	2b19      	cmp	r3, #25
 800928e:	d914      	bls.n	80092ba <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009294:	f043 0220 	orr.w	r2, r3, #32
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	2220      	movs	r2, #32
 80092a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	2200      	movs	r2, #0
 80092a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	2200      	movs	r2, #0
 80092b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 80092b4:	2301      	movs	r3, #1
 80092b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	699b      	ldr	r3, [r3, #24]
 80092c0:	f003 0320 	and.w	r3, r3, #32
 80092c4:	2b20      	cmp	r3, #32
 80092c6:	d1dc      	bne.n	8009282 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	699b      	ldr	r3, [r3, #24]
 80092ce:	f003 0320 	and.w	r3, r3, #32
 80092d2:	2b20      	cmp	r3, #32
 80092d4:	d003      	beq.n	80092de <I2C_IsErrorOccurred+0xfa>
 80092d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d09d      	beq.n	800921a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80092de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d103      	bne.n	80092ee <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	2220      	movs	r2, #32
 80092ec:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80092ee:	6a3b      	ldr	r3, [r7, #32]
 80092f0:	f043 0304 	orr.w	r3, r3, #4
 80092f4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80092f6:	2301      	movs	r3, #1
 80092f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	699b      	ldr	r3, [r3, #24]
 8009302:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009304:	69bb      	ldr	r3, [r7, #24]
 8009306:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800930a:	2b00      	cmp	r3, #0
 800930c:	d00b      	beq.n	8009326 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800930e:	6a3b      	ldr	r3, [r7, #32]
 8009310:	f043 0301 	orr.w	r3, r3, #1
 8009314:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800931e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009320:	2301      	movs	r3, #1
 8009322:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009326:	69bb      	ldr	r3, [r7, #24]
 8009328:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800932c:	2b00      	cmp	r3, #0
 800932e:	d00b      	beq.n	8009348 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009330:	6a3b      	ldr	r3, [r7, #32]
 8009332:	f043 0308 	orr.w	r3, r3, #8
 8009336:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009340:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009342:	2301      	movs	r3, #1
 8009344:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009348:	69bb      	ldr	r3, [r7, #24]
 800934a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800934e:	2b00      	cmp	r3, #0
 8009350:	d00b      	beq.n	800936a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009352:	6a3b      	ldr	r3, [r7, #32]
 8009354:	f043 0302 	orr.w	r3, r3, #2
 8009358:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009362:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009364:	2301      	movs	r3, #1
 8009366:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800936a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800936e:	2b00      	cmp	r3, #0
 8009370:	d01c      	beq.n	80093ac <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009372:	68f8      	ldr	r0, [r7, #12]
 8009374:	f7ff fe56 	bl	8009024 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	6859      	ldr	r1, [r3, #4]
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681a      	ldr	r2, [r3, #0]
 8009382:	4b0d      	ldr	r3, [pc, #52]	; (80093b8 <I2C_IsErrorOccurred+0x1d4>)
 8009384:	400b      	ands	r3, r1
 8009386:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800938c:	6a3b      	ldr	r3, [r7, #32]
 800938e:	431a      	orrs	r2, r3
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	2220      	movs	r2, #32
 8009398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	2200      	movs	r2, #0
 80093a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	2200      	movs	r2, #0
 80093a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80093ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80093b0:	4618      	mov	r0, r3
 80093b2:	3728      	adds	r7, #40	; 0x28
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}
 80093b8:	fe00e800 	.word	0xfe00e800

080093bc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80093bc:	b480      	push	{r7}
 80093be:	b087      	sub	sp, #28
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	60f8      	str	r0, [r7, #12]
 80093c4:	607b      	str	r3, [r7, #4]
 80093c6:	460b      	mov	r3, r1
 80093c8:	817b      	strh	r3, [r7, #10]
 80093ca:	4613      	mov	r3, r2
 80093cc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80093ce:	897b      	ldrh	r3, [r7, #10]
 80093d0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80093d4:	7a7b      	ldrb	r3, [r7, #9]
 80093d6:	041b      	lsls	r3, r3, #16
 80093d8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80093dc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80093e2:	6a3b      	ldr	r3, [r7, #32]
 80093e4:	4313      	orrs	r3, r2
 80093e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80093ea:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	685a      	ldr	r2, [r3, #4]
 80093f2:	6a3b      	ldr	r3, [r7, #32]
 80093f4:	0d5b      	lsrs	r3, r3, #21
 80093f6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80093fa:	4b08      	ldr	r3, [pc, #32]	; (800941c <I2C_TransferConfig+0x60>)
 80093fc:	430b      	orrs	r3, r1
 80093fe:	43db      	mvns	r3, r3
 8009400:	ea02 0103 	and.w	r1, r2, r3
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	697a      	ldr	r2, [r7, #20]
 800940a:	430a      	orrs	r2, r1
 800940c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800940e:	bf00      	nop
 8009410:	371c      	adds	r7, #28
 8009412:	46bd      	mov	sp, r7
 8009414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009418:	4770      	bx	lr
 800941a:	bf00      	nop
 800941c:	03ff63ff 	.word	0x03ff63ff

08009420 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009420:	b480      	push	{r7}
 8009422:	b083      	sub	sp, #12
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009430:	b2db      	uxtb	r3, r3
 8009432:	2b20      	cmp	r3, #32
 8009434:	d138      	bne.n	80094a8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800943c:	2b01      	cmp	r3, #1
 800943e:	d101      	bne.n	8009444 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009440:	2302      	movs	r3, #2
 8009442:	e032      	b.n	80094aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2201      	movs	r2, #1
 8009448:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2224      	movs	r2, #36	; 0x24
 8009450:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	681a      	ldr	r2, [r3, #0]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f022 0201 	bic.w	r2, r2, #1
 8009462:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	681a      	ldr	r2, [r3, #0]
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009472:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	6819      	ldr	r1, [r3, #0]
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	683a      	ldr	r2, [r7, #0]
 8009480:	430a      	orrs	r2, r1
 8009482:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	681a      	ldr	r2, [r3, #0]
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f042 0201 	orr.w	r2, r2, #1
 8009492:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2220      	movs	r2, #32
 8009498:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2200      	movs	r2, #0
 80094a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80094a4:	2300      	movs	r3, #0
 80094a6:	e000      	b.n	80094aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80094a8:	2302      	movs	r3, #2
  }
}
 80094aa:	4618      	mov	r0, r3
 80094ac:	370c      	adds	r7, #12
 80094ae:	46bd      	mov	sp, r7
 80094b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b4:	4770      	bx	lr

080094b6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80094b6:	b480      	push	{r7}
 80094b8:	b085      	sub	sp, #20
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	6078      	str	r0, [r7, #4]
 80094be:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80094c6:	b2db      	uxtb	r3, r3
 80094c8:	2b20      	cmp	r3, #32
 80094ca:	d139      	bne.n	8009540 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80094d2:	2b01      	cmp	r3, #1
 80094d4:	d101      	bne.n	80094da <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80094d6:	2302      	movs	r3, #2
 80094d8:	e033      	b.n	8009542 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2201      	movs	r2, #1
 80094de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2224      	movs	r2, #36	; 0x24
 80094e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	681a      	ldr	r2, [r3, #0]
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f022 0201 	bic.w	r2, r2, #1
 80094f8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009508:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	021b      	lsls	r3, r3, #8
 800950e:	68fa      	ldr	r2, [r7, #12]
 8009510:	4313      	orrs	r3, r2
 8009512:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	68fa      	ldr	r2, [r7, #12]
 800951a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	681a      	ldr	r2, [r3, #0]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f042 0201 	orr.w	r2, r2, #1
 800952a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2220      	movs	r2, #32
 8009530:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2200      	movs	r2, #0
 8009538:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800953c:	2300      	movs	r3, #0
 800953e:	e000      	b.n	8009542 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009540:	2302      	movs	r3, #2
  }
}
 8009542:	4618      	mov	r0, r3
 8009544:	3714      	adds	r7, #20
 8009546:	46bd      	mov	sp, r7
 8009548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954c:	4770      	bx	lr

0800954e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800954e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009550:	b08f      	sub	sp, #60	; 0x3c
 8009552:	af0a      	add	r7, sp, #40	; 0x28
 8009554:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d101      	bne.n	8009560 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800955c:	2301      	movs	r3, #1
 800955e:	e116      	b.n	800978e <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800956c:	b2db      	uxtb	r3, r3
 800956e:	2b00      	cmp	r3, #0
 8009570:	d106      	bne.n	8009580 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2200      	movs	r2, #0
 8009576:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800957a:	6878      	ldr	r0, [r7, #4]
 800957c:	f009 fbfa 	bl	8012d74 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	2203      	movs	r2, #3
 8009584:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800958c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009590:	2b00      	cmp	r3, #0
 8009592:	d102      	bne.n	800959a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2200      	movs	r2, #0
 8009598:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4618      	mov	r0, r3
 80095a0:	f006 fb09 	bl	800fbb6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	603b      	str	r3, [r7, #0]
 80095aa:	687e      	ldr	r6, [r7, #4]
 80095ac:	466d      	mov	r5, sp
 80095ae:	f106 0410 	add.w	r4, r6, #16
 80095b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80095b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80095b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80095b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80095ba:	e894 0003 	ldmia.w	r4, {r0, r1}
 80095be:	e885 0003 	stmia.w	r5, {r0, r1}
 80095c2:	1d33      	adds	r3, r6, #4
 80095c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80095c6:	6838      	ldr	r0, [r7, #0]
 80095c8:	f006 fa1c 	bl	800fa04 <USB_CoreInit>
 80095cc:	4603      	mov	r3, r0
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d005      	beq.n	80095de <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2202      	movs	r2, #2
 80095d6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80095da:	2301      	movs	r3, #1
 80095dc:	e0d7      	b.n	800978e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	2100      	movs	r1, #0
 80095e4:	4618      	mov	r0, r3
 80095e6:	f006 faf7 	bl	800fbd8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80095ea:	2300      	movs	r3, #0
 80095ec:	73fb      	strb	r3, [r7, #15]
 80095ee:	e04a      	b.n	8009686 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80095f0:	7bfa      	ldrb	r2, [r7, #15]
 80095f2:	6879      	ldr	r1, [r7, #4]
 80095f4:	4613      	mov	r3, r2
 80095f6:	00db      	lsls	r3, r3, #3
 80095f8:	4413      	add	r3, r2
 80095fa:	009b      	lsls	r3, r3, #2
 80095fc:	440b      	add	r3, r1
 80095fe:	333d      	adds	r3, #61	; 0x3d
 8009600:	2201      	movs	r2, #1
 8009602:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009604:	7bfa      	ldrb	r2, [r7, #15]
 8009606:	6879      	ldr	r1, [r7, #4]
 8009608:	4613      	mov	r3, r2
 800960a:	00db      	lsls	r3, r3, #3
 800960c:	4413      	add	r3, r2
 800960e:	009b      	lsls	r3, r3, #2
 8009610:	440b      	add	r3, r1
 8009612:	333c      	adds	r3, #60	; 0x3c
 8009614:	7bfa      	ldrb	r2, [r7, #15]
 8009616:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8009618:	7bfa      	ldrb	r2, [r7, #15]
 800961a:	7bfb      	ldrb	r3, [r7, #15]
 800961c:	b298      	uxth	r0, r3
 800961e:	6879      	ldr	r1, [r7, #4]
 8009620:	4613      	mov	r3, r2
 8009622:	00db      	lsls	r3, r3, #3
 8009624:	4413      	add	r3, r2
 8009626:	009b      	lsls	r3, r3, #2
 8009628:	440b      	add	r3, r1
 800962a:	3344      	adds	r3, #68	; 0x44
 800962c:	4602      	mov	r2, r0
 800962e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009630:	7bfa      	ldrb	r2, [r7, #15]
 8009632:	6879      	ldr	r1, [r7, #4]
 8009634:	4613      	mov	r3, r2
 8009636:	00db      	lsls	r3, r3, #3
 8009638:	4413      	add	r3, r2
 800963a:	009b      	lsls	r3, r3, #2
 800963c:	440b      	add	r3, r1
 800963e:	3340      	adds	r3, #64	; 0x40
 8009640:	2200      	movs	r2, #0
 8009642:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009644:	7bfa      	ldrb	r2, [r7, #15]
 8009646:	6879      	ldr	r1, [r7, #4]
 8009648:	4613      	mov	r3, r2
 800964a:	00db      	lsls	r3, r3, #3
 800964c:	4413      	add	r3, r2
 800964e:	009b      	lsls	r3, r3, #2
 8009650:	440b      	add	r3, r1
 8009652:	3348      	adds	r3, #72	; 0x48
 8009654:	2200      	movs	r2, #0
 8009656:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009658:	7bfa      	ldrb	r2, [r7, #15]
 800965a:	6879      	ldr	r1, [r7, #4]
 800965c:	4613      	mov	r3, r2
 800965e:	00db      	lsls	r3, r3, #3
 8009660:	4413      	add	r3, r2
 8009662:	009b      	lsls	r3, r3, #2
 8009664:	440b      	add	r3, r1
 8009666:	334c      	adds	r3, #76	; 0x4c
 8009668:	2200      	movs	r2, #0
 800966a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800966c:	7bfa      	ldrb	r2, [r7, #15]
 800966e:	6879      	ldr	r1, [r7, #4]
 8009670:	4613      	mov	r3, r2
 8009672:	00db      	lsls	r3, r3, #3
 8009674:	4413      	add	r3, r2
 8009676:	009b      	lsls	r3, r3, #2
 8009678:	440b      	add	r3, r1
 800967a:	3354      	adds	r3, #84	; 0x54
 800967c:	2200      	movs	r2, #0
 800967e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009680:	7bfb      	ldrb	r3, [r7, #15]
 8009682:	3301      	adds	r3, #1
 8009684:	73fb      	strb	r3, [r7, #15]
 8009686:	7bfa      	ldrb	r2, [r7, #15]
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	685b      	ldr	r3, [r3, #4]
 800968c:	429a      	cmp	r2, r3
 800968e:	d3af      	bcc.n	80095f0 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009690:	2300      	movs	r3, #0
 8009692:	73fb      	strb	r3, [r7, #15]
 8009694:	e044      	b.n	8009720 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009696:	7bfa      	ldrb	r2, [r7, #15]
 8009698:	6879      	ldr	r1, [r7, #4]
 800969a:	4613      	mov	r3, r2
 800969c:	00db      	lsls	r3, r3, #3
 800969e:	4413      	add	r3, r2
 80096a0:	009b      	lsls	r3, r3, #2
 80096a2:	440b      	add	r3, r1
 80096a4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80096a8:	2200      	movs	r2, #0
 80096aa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80096ac:	7bfa      	ldrb	r2, [r7, #15]
 80096ae:	6879      	ldr	r1, [r7, #4]
 80096b0:	4613      	mov	r3, r2
 80096b2:	00db      	lsls	r3, r3, #3
 80096b4:	4413      	add	r3, r2
 80096b6:	009b      	lsls	r3, r3, #2
 80096b8:	440b      	add	r3, r1
 80096ba:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80096be:	7bfa      	ldrb	r2, [r7, #15]
 80096c0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80096c2:	7bfa      	ldrb	r2, [r7, #15]
 80096c4:	6879      	ldr	r1, [r7, #4]
 80096c6:	4613      	mov	r3, r2
 80096c8:	00db      	lsls	r3, r3, #3
 80096ca:	4413      	add	r3, r2
 80096cc:	009b      	lsls	r3, r3, #2
 80096ce:	440b      	add	r3, r1
 80096d0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80096d4:	2200      	movs	r2, #0
 80096d6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80096d8:	7bfa      	ldrb	r2, [r7, #15]
 80096da:	6879      	ldr	r1, [r7, #4]
 80096dc:	4613      	mov	r3, r2
 80096de:	00db      	lsls	r3, r3, #3
 80096e0:	4413      	add	r3, r2
 80096e2:	009b      	lsls	r3, r3, #2
 80096e4:	440b      	add	r3, r1
 80096e6:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80096ea:	2200      	movs	r2, #0
 80096ec:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80096ee:	7bfa      	ldrb	r2, [r7, #15]
 80096f0:	6879      	ldr	r1, [r7, #4]
 80096f2:	4613      	mov	r3, r2
 80096f4:	00db      	lsls	r3, r3, #3
 80096f6:	4413      	add	r3, r2
 80096f8:	009b      	lsls	r3, r3, #2
 80096fa:	440b      	add	r3, r1
 80096fc:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8009700:	2200      	movs	r2, #0
 8009702:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009704:	7bfa      	ldrb	r2, [r7, #15]
 8009706:	6879      	ldr	r1, [r7, #4]
 8009708:	4613      	mov	r3, r2
 800970a:	00db      	lsls	r3, r3, #3
 800970c:	4413      	add	r3, r2
 800970e:	009b      	lsls	r3, r3, #2
 8009710:	440b      	add	r3, r1
 8009712:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8009716:	2200      	movs	r2, #0
 8009718:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800971a:	7bfb      	ldrb	r3, [r7, #15]
 800971c:	3301      	adds	r3, #1
 800971e:	73fb      	strb	r3, [r7, #15]
 8009720:	7bfa      	ldrb	r2, [r7, #15]
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	685b      	ldr	r3, [r3, #4]
 8009726:	429a      	cmp	r2, r3
 8009728:	d3b5      	bcc.n	8009696 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	603b      	str	r3, [r7, #0]
 8009730:	687e      	ldr	r6, [r7, #4]
 8009732:	466d      	mov	r5, sp
 8009734:	f106 0410 	add.w	r4, r6, #16
 8009738:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800973a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800973c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800973e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009740:	e894 0003 	ldmia.w	r4, {r0, r1}
 8009744:	e885 0003 	stmia.w	r5, {r0, r1}
 8009748:	1d33      	adds	r3, r6, #4
 800974a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800974c:	6838      	ldr	r0, [r7, #0]
 800974e:	f006 fa8f 	bl	800fc70 <USB_DevInit>
 8009752:	4603      	mov	r3, r0
 8009754:	2b00      	cmp	r3, #0
 8009756:	d005      	beq.n	8009764 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2202      	movs	r2, #2
 800975c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8009760:	2301      	movs	r3, #1
 8009762:	e014      	b.n	800978e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2200      	movs	r2, #0
 8009768:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2201      	movs	r2, #1
 8009770:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009778:	2b01      	cmp	r3, #1
 800977a:	d102      	bne.n	8009782 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f001 f881 	bl	800a884 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	4618      	mov	r0, r3
 8009788:	f007 fb17 	bl	8010dba <USB_DevDisconnect>

  return HAL_OK;
 800978c:	2300      	movs	r3, #0
}
 800978e:	4618      	mov	r0, r3
 8009790:	3714      	adds	r7, #20
 8009792:	46bd      	mov	sp, r7
 8009794:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009796 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8009796:	b580      	push	{r7, lr}
 8009798:	b084      	sub	sp, #16
 800979a:	af00      	add	r7, sp, #0
 800979c:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80097aa:	2b01      	cmp	r3, #1
 80097ac:	d101      	bne.n	80097b2 <HAL_PCD_Start+0x1c>
 80097ae:	2302      	movs	r3, #2
 80097b0:	e01c      	b.n	80097ec <HAL_PCD_Start+0x56>
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2201      	movs	r2, #1
 80097b6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097be:	2b01      	cmp	r3, #1
 80097c0:	d105      	bne.n	80097ce <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097c6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	4618      	mov	r0, r3
 80097d4:	f006 f9de 	bl	800fb94 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	4618      	mov	r0, r3
 80097de:	f007 facb 	bl	8010d78 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2200      	movs	r2, #0
 80097e6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80097ea:	2300      	movs	r3, #0
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	3710      	adds	r7, #16
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80097f4:	b590      	push	{r4, r7, lr}
 80097f6:	b08d      	sub	sp, #52	; 0x34
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009802:	6a3b      	ldr	r3, [r7, #32]
 8009804:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	4618      	mov	r0, r3
 800980c:	f007 fb89 	bl	8010f22 <USB_GetMode>
 8009810:	4603      	mov	r3, r0
 8009812:	2b00      	cmp	r3, #0
 8009814:	f040 847e 	bne.w	800a114 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	4618      	mov	r0, r3
 800981e:	f007 faed 	bl	8010dfc <USB_ReadInterrupts>
 8009822:	4603      	mov	r3, r0
 8009824:	2b00      	cmp	r3, #0
 8009826:	f000 8474 	beq.w	800a112 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800982a:	69fb      	ldr	r3, [r7, #28]
 800982c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009830:	689b      	ldr	r3, [r3, #8]
 8009832:	0a1b      	lsrs	r3, r3, #8
 8009834:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4618      	mov	r0, r3
 8009844:	f007 fada 	bl	8010dfc <USB_ReadInterrupts>
 8009848:	4603      	mov	r3, r0
 800984a:	f003 0302 	and.w	r3, r3, #2
 800984e:	2b02      	cmp	r3, #2
 8009850:	d107      	bne.n	8009862 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	695a      	ldr	r2, [r3, #20]
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	f002 0202 	and.w	r2, r2, #2
 8009860:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	4618      	mov	r0, r3
 8009868:	f007 fac8 	bl	8010dfc <USB_ReadInterrupts>
 800986c:	4603      	mov	r3, r0
 800986e:	f003 0310 	and.w	r3, r3, #16
 8009872:	2b10      	cmp	r3, #16
 8009874:	d161      	bne.n	800993a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	699a      	ldr	r2, [r3, #24]
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	f022 0210 	bic.w	r2, r2, #16
 8009884:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8009886:	6a3b      	ldr	r3, [r7, #32]
 8009888:	6a1b      	ldr	r3, [r3, #32]
 800988a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800988c:	69bb      	ldr	r3, [r7, #24]
 800988e:	f003 020f 	and.w	r2, r3, #15
 8009892:	4613      	mov	r3, r2
 8009894:	00db      	lsls	r3, r3, #3
 8009896:	4413      	add	r3, r2
 8009898:	009b      	lsls	r3, r3, #2
 800989a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800989e:	687a      	ldr	r2, [r7, #4]
 80098a0:	4413      	add	r3, r2
 80098a2:	3304      	adds	r3, #4
 80098a4:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80098a6:	69bb      	ldr	r3, [r7, #24]
 80098a8:	0c5b      	lsrs	r3, r3, #17
 80098aa:	f003 030f 	and.w	r3, r3, #15
 80098ae:	2b02      	cmp	r3, #2
 80098b0:	d124      	bne.n	80098fc <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80098b2:	69ba      	ldr	r2, [r7, #24]
 80098b4:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80098b8:	4013      	ands	r3, r2
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d035      	beq.n	800992a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80098be:	697b      	ldr	r3, [r7, #20]
 80098c0:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80098c2:	69bb      	ldr	r3, [r7, #24]
 80098c4:	091b      	lsrs	r3, r3, #4
 80098c6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80098c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80098cc:	b29b      	uxth	r3, r3
 80098ce:	461a      	mov	r2, r3
 80098d0:	6a38      	ldr	r0, [r7, #32]
 80098d2:	f007 f8ff 	bl	8010ad4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80098d6:	697b      	ldr	r3, [r7, #20]
 80098d8:	691a      	ldr	r2, [r3, #16]
 80098da:	69bb      	ldr	r3, [r7, #24]
 80098dc:	091b      	lsrs	r3, r3, #4
 80098de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80098e2:	441a      	add	r2, r3
 80098e4:	697b      	ldr	r3, [r7, #20]
 80098e6:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	6a1a      	ldr	r2, [r3, #32]
 80098ec:	69bb      	ldr	r3, [r7, #24]
 80098ee:	091b      	lsrs	r3, r3, #4
 80098f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80098f4:	441a      	add	r2, r3
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	621a      	str	r2, [r3, #32]
 80098fa:	e016      	b.n	800992a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80098fc:	69bb      	ldr	r3, [r7, #24]
 80098fe:	0c5b      	lsrs	r3, r3, #17
 8009900:	f003 030f 	and.w	r3, r3, #15
 8009904:	2b06      	cmp	r3, #6
 8009906:	d110      	bne.n	800992a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800990e:	2208      	movs	r2, #8
 8009910:	4619      	mov	r1, r3
 8009912:	6a38      	ldr	r0, [r7, #32]
 8009914:	f007 f8de 	bl	8010ad4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	6a1a      	ldr	r2, [r3, #32]
 800991c:	69bb      	ldr	r3, [r7, #24]
 800991e:	091b      	lsrs	r3, r3, #4
 8009920:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009924:	441a      	add	r2, r3
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	699a      	ldr	r2, [r3, #24]
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f042 0210 	orr.w	r2, r2, #16
 8009938:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	4618      	mov	r0, r3
 8009940:	f007 fa5c 	bl	8010dfc <USB_ReadInterrupts>
 8009944:	4603      	mov	r3, r0
 8009946:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800994a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800994e:	f040 80a7 	bne.w	8009aa0 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8009952:	2300      	movs	r3, #0
 8009954:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	4618      	mov	r0, r3
 800995c:	f007 fa61 	bl	8010e22 <USB_ReadDevAllOutEpInterrupt>
 8009960:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8009962:	e099      	b.n	8009a98 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8009964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009966:	f003 0301 	and.w	r3, r3, #1
 800996a:	2b00      	cmp	r3, #0
 800996c:	f000 808e 	beq.w	8009a8c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009976:	b2d2      	uxtb	r2, r2
 8009978:	4611      	mov	r1, r2
 800997a:	4618      	mov	r0, r3
 800997c:	f007 fa85 	bl	8010e8a <USB_ReadDevOutEPInterrupt>
 8009980:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8009982:	693b      	ldr	r3, [r7, #16]
 8009984:	f003 0301 	and.w	r3, r3, #1
 8009988:	2b00      	cmp	r3, #0
 800998a:	d00c      	beq.n	80099a6 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800998c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800998e:	015a      	lsls	r2, r3, #5
 8009990:	69fb      	ldr	r3, [r7, #28]
 8009992:	4413      	add	r3, r2
 8009994:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009998:	461a      	mov	r2, r3
 800999a:	2301      	movs	r3, #1
 800999c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800999e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	f000 fe95 	bl	800a6d0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80099a6:	693b      	ldr	r3, [r7, #16]
 80099a8:	f003 0308 	and.w	r3, r3, #8
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d00c      	beq.n	80099ca <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80099b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099b2:	015a      	lsls	r2, r3, #5
 80099b4:	69fb      	ldr	r3, [r7, #28]
 80099b6:	4413      	add	r3, r2
 80099b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099bc:	461a      	mov	r2, r3
 80099be:	2308      	movs	r3, #8
 80099c0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80099c2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	f000 fed1 	bl	800a76c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80099ca:	693b      	ldr	r3, [r7, #16]
 80099cc:	f003 0310 	and.w	r3, r3, #16
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d008      	beq.n	80099e6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80099d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099d6:	015a      	lsls	r2, r3, #5
 80099d8:	69fb      	ldr	r3, [r7, #28]
 80099da:	4413      	add	r3, r2
 80099dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099e0:	461a      	mov	r2, r3
 80099e2:	2310      	movs	r3, #16
 80099e4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80099e6:	693b      	ldr	r3, [r7, #16]
 80099e8:	f003 0302 	and.w	r3, r3, #2
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d030      	beq.n	8009a52 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80099f0:	6a3b      	ldr	r3, [r7, #32]
 80099f2:	695b      	ldr	r3, [r3, #20]
 80099f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099f8:	2b80      	cmp	r3, #128	; 0x80
 80099fa:	d109      	bne.n	8009a10 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80099fc:	69fb      	ldr	r3, [r7, #28]
 80099fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a02:	685b      	ldr	r3, [r3, #4]
 8009a04:	69fa      	ldr	r2, [r7, #28]
 8009a06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009a0e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8009a10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a12:	4613      	mov	r3, r2
 8009a14:	00db      	lsls	r3, r3, #3
 8009a16:	4413      	add	r3, r2
 8009a18:	009b      	lsls	r3, r3, #2
 8009a1a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	4413      	add	r3, r2
 8009a22:	3304      	adds	r3, #4
 8009a24:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8009a26:	697b      	ldr	r3, [r7, #20]
 8009a28:	78db      	ldrb	r3, [r3, #3]
 8009a2a:	2b01      	cmp	r3, #1
 8009a2c:	d108      	bne.n	8009a40 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8009a2e:	697b      	ldr	r3, [r7, #20]
 8009a30:	2200      	movs	r2, #0
 8009a32:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a36:	b2db      	uxtb	r3, r3
 8009a38:	4619      	mov	r1, r3
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f009 fac2 	bl	8012fc4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8009a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a42:	015a      	lsls	r2, r3, #5
 8009a44:	69fb      	ldr	r3, [r7, #28]
 8009a46:	4413      	add	r3, r2
 8009a48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a4c:	461a      	mov	r2, r3
 8009a4e:	2302      	movs	r3, #2
 8009a50:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009a52:	693b      	ldr	r3, [r7, #16]
 8009a54:	f003 0320 	and.w	r3, r3, #32
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d008      	beq.n	8009a6e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a5e:	015a      	lsls	r2, r3, #5
 8009a60:	69fb      	ldr	r3, [r7, #28]
 8009a62:	4413      	add	r3, r2
 8009a64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a68:	461a      	mov	r2, r3
 8009a6a:	2320      	movs	r3, #32
 8009a6c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d009      	beq.n	8009a8c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8009a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a7a:	015a      	lsls	r2, r3, #5
 8009a7c:	69fb      	ldr	r3, [r7, #28]
 8009a7e:	4413      	add	r3, r2
 8009a80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a84:	461a      	mov	r2, r3
 8009a86:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009a8a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8009a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a8e:	3301      	adds	r3, #1
 8009a90:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8009a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a94:	085b      	lsrs	r3, r3, #1
 8009a96:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	f47f af62 	bne.w	8009964 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	f007 f9a9 	bl	8010dfc <USB_ReadInterrupts>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009ab0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009ab4:	f040 80a4 	bne.w	8009c00 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4618      	mov	r0, r3
 8009abe:	f007 f9ca 	bl	8010e56 <USB_ReadDevAllInEpInterrupt>
 8009ac2:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8009ac8:	e096      	b.n	8009bf8 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8009aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009acc:	f003 0301 	and.w	r3, r3, #1
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	f000 808b 	beq.w	8009bec <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009adc:	b2d2      	uxtb	r2, r2
 8009ade:	4611      	mov	r1, r2
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f007 f9f0 	bl	8010ec6 <USB_ReadDevInEPInterrupt>
 8009ae6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8009ae8:	693b      	ldr	r3, [r7, #16]
 8009aea:	f003 0301 	and.w	r3, r3, #1
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d020      	beq.n	8009b34 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009af4:	f003 030f 	and.w	r3, r3, #15
 8009af8:	2201      	movs	r2, #1
 8009afa:	fa02 f303 	lsl.w	r3, r2, r3
 8009afe:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009b00:	69fb      	ldr	r3, [r7, #28]
 8009b02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b06:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	43db      	mvns	r3, r3
 8009b0c:	69f9      	ldr	r1, [r7, #28]
 8009b0e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009b12:	4013      	ands	r3, r2
 8009b14:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8009b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b18:	015a      	lsls	r2, r3, #5
 8009b1a:	69fb      	ldr	r3, [r7, #28]
 8009b1c:	4413      	add	r3, r2
 8009b1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b22:	461a      	mov	r2, r3
 8009b24:	2301      	movs	r3, #1
 8009b26:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8009b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b2a:	b2db      	uxtb	r3, r3
 8009b2c:	4619      	mov	r1, r3
 8009b2e:	6878      	ldr	r0, [r7, #4]
 8009b30:	f009 f9b3 	bl	8012e9a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009b34:	693b      	ldr	r3, [r7, #16]
 8009b36:	f003 0308 	and.w	r3, r3, #8
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d008      	beq.n	8009b50 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8009b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b40:	015a      	lsls	r2, r3, #5
 8009b42:	69fb      	ldr	r3, [r7, #28]
 8009b44:	4413      	add	r3, r2
 8009b46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b4a:	461a      	mov	r2, r3
 8009b4c:	2308      	movs	r3, #8
 8009b4e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009b50:	693b      	ldr	r3, [r7, #16]
 8009b52:	f003 0310 	and.w	r3, r3, #16
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d008      	beq.n	8009b6c <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b5c:	015a      	lsls	r2, r3, #5
 8009b5e:	69fb      	ldr	r3, [r7, #28]
 8009b60:	4413      	add	r3, r2
 8009b62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b66:	461a      	mov	r2, r3
 8009b68:	2310      	movs	r3, #16
 8009b6a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8009b6c:	693b      	ldr	r3, [r7, #16]
 8009b6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d008      	beq.n	8009b88 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8009b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b78:	015a      	lsls	r2, r3, #5
 8009b7a:	69fb      	ldr	r3, [r7, #28]
 8009b7c:	4413      	add	r3, r2
 8009b7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b82:	461a      	mov	r2, r3
 8009b84:	2340      	movs	r3, #64	; 0x40
 8009b86:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8009b88:	693b      	ldr	r3, [r7, #16]
 8009b8a:	f003 0302 	and.w	r3, r3, #2
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d023      	beq.n	8009bda <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8009b92:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009b94:	6a38      	ldr	r0, [r7, #32]
 8009b96:	f006 f9b7 	bl	800ff08 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8009b9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b9c:	4613      	mov	r3, r2
 8009b9e:	00db      	lsls	r3, r3, #3
 8009ba0:	4413      	add	r3, r2
 8009ba2:	009b      	lsls	r3, r3, #2
 8009ba4:	3338      	adds	r3, #56	; 0x38
 8009ba6:	687a      	ldr	r2, [r7, #4]
 8009ba8:	4413      	add	r3, r2
 8009baa:	3304      	adds	r3, #4
 8009bac:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	78db      	ldrb	r3, [r3, #3]
 8009bb2:	2b01      	cmp	r3, #1
 8009bb4:	d108      	bne.n	8009bc8 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8009bb6:	697b      	ldr	r3, [r7, #20]
 8009bb8:	2200      	movs	r2, #0
 8009bba:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bbe:	b2db      	uxtb	r3, r3
 8009bc0:	4619      	mov	r1, r3
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f009 fa10 	bl	8012fe8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bca:	015a      	lsls	r2, r3, #5
 8009bcc:	69fb      	ldr	r3, [r7, #28]
 8009bce:	4413      	add	r3, r2
 8009bd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bd4:	461a      	mov	r2, r3
 8009bd6:	2302      	movs	r3, #2
 8009bd8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8009bda:	693b      	ldr	r3, [r7, #16]
 8009bdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d003      	beq.n	8009bec <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8009be4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	f000 fcea 	bl	800a5c0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8009bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bee:	3301      	adds	r3, #1
 8009bf0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8009bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bf4:	085b      	lsrs	r3, r3, #1
 8009bf6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	f47f af65 	bne.w	8009aca <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	4618      	mov	r0, r3
 8009c06:	f007 f8f9 	bl	8010dfc <USB_ReadInterrupts>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009c10:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009c14:	d122      	bne.n	8009c5c <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009c16:	69fb      	ldr	r3, [r7, #28]
 8009c18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c1c:	685b      	ldr	r3, [r3, #4]
 8009c1e:	69fa      	ldr	r2, [r7, #28]
 8009c20:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c24:	f023 0301 	bic.w	r3, r3, #1
 8009c28:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8009c30:	2b01      	cmp	r3, #1
 8009c32:	d108      	bne.n	8009c46 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009c3c:	2100      	movs	r1, #0
 8009c3e:	6878      	ldr	r0, [r7, #4]
 8009c40:	f009 fc44 	bl	80134cc <HAL_PCDEx_LPM_Callback>
 8009c44:	e002      	b.n	8009c4c <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8009c46:	6878      	ldr	r0, [r7, #4]
 8009c48:	f009 f994 	bl	8012f74 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	695a      	ldr	r2, [r3, #20]
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8009c5a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	4618      	mov	r0, r3
 8009c62:	f007 f8cb 	bl	8010dfc <USB_ReadInterrupts>
 8009c66:	4603      	mov	r3, r0
 8009c68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009c6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009c70:	d112      	bne.n	8009c98 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8009c72:	69fb      	ldr	r3, [r7, #28]
 8009c74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c78:	689b      	ldr	r3, [r3, #8]
 8009c7a:	f003 0301 	and.w	r3, r3, #1
 8009c7e:	2b01      	cmp	r3, #1
 8009c80:	d102      	bne.n	8009c88 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f009 f950 	bl	8012f28 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	695a      	ldr	r2, [r3, #20]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8009c96:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	f007 f8ad 	bl	8010dfc <USB_ReadInterrupts>
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009ca8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009cac:	d121      	bne.n	8009cf2 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	695a      	ldr	r2, [r3, #20]
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8009cbc:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d111      	bne.n	8009cec <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2201      	movs	r2, #1
 8009ccc:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cd6:	089b      	lsrs	r3, r3, #2
 8009cd8:	f003 020f 	and.w	r2, r3, #15
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009ce2:	2101      	movs	r1, #1
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f009 fbf1 	bl	80134cc <HAL_PCDEx_LPM_Callback>
 8009cea:	e002      	b.n	8009cf2 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009cec:	6878      	ldr	r0, [r7, #4]
 8009cee:	f009 f91b 	bl	8012f28 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	f007 f880 	bl	8010dfc <USB_ReadInterrupts>
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009d02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d06:	f040 80b5 	bne.w	8009e74 <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009d0a:	69fb      	ldr	r3, [r7, #28]
 8009d0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d10:	685b      	ldr	r3, [r3, #4]
 8009d12:	69fa      	ldr	r2, [r7, #28]
 8009d14:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009d18:	f023 0301 	bic.w	r3, r3, #1
 8009d1c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	2110      	movs	r1, #16
 8009d24:	4618      	mov	r0, r3
 8009d26:	f006 f8ef 	bl	800ff08 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009d2e:	e046      	b.n	8009dbe <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d32:	015a      	lsls	r2, r3, #5
 8009d34:	69fb      	ldr	r3, [r7, #28]
 8009d36:	4413      	add	r3, r2
 8009d38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d3c:	461a      	mov	r2, r3
 8009d3e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009d42:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009d44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d46:	015a      	lsls	r2, r3, #5
 8009d48:	69fb      	ldr	r3, [r7, #28]
 8009d4a:	4413      	add	r3, r2
 8009d4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009d54:	0151      	lsls	r1, r2, #5
 8009d56:	69fa      	ldr	r2, [r7, #28]
 8009d58:	440a      	add	r2, r1
 8009d5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d5e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009d62:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8009d64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d66:	015a      	lsls	r2, r3, #5
 8009d68:	69fb      	ldr	r3, [r7, #28]
 8009d6a:	4413      	add	r3, r2
 8009d6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d70:	461a      	mov	r2, r3
 8009d72:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009d76:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009d78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d7a:	015a      	lsls	r2, r3, #5
 8009d7c:	69fb      	ldr	r3, [r7, #28]
 8009d7e:	4413      	add	r3, r2
 8009d80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009d88:	0151      	lsls	r1, r2, #5
 8009d8a:	69fa      	ldr	r2, [r7, #28]
 8009d8c:	440a      	add	r2, r1
 8009d8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d92:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009d96:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d9a:	015a      	lsls	r2, r3, #5
 8009d9c:	69fb      	ldr	r3, [r7, #28]
 8009d9e:	4413      	add	r3, r2
 8009da0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009da8:	0151      	lsls	r1, r2, #5
 8009daa:	69fa      	ldr	r2, [r7, #28]
 8009dac:	440a      	add	r2, r1
 8009dae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009db2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009db6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009db8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dba:	3301      	adds	r3, #1
 8009dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	685b      	ldr	r3, [r3, #4]
 8009dc2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009dc4:	429a      	cmp	r2, r3
 8009dc6:	d3b3      	bcc.n	8009d30 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009dc8:	69fb      	ldr	r3, [r7, #28]
 8009dca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dce:	69db      	ldr	r3, [r3, #28]
 8009dd0:	69fa      	ldr	r2, [r7, #28]
 8009dd2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009dd6:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8009dda:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d016      	beq.n	8009e12 <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009de4:	69fb      	ldr	r3, [r7, #28]
 8009de6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009dee:	69fa      	ldr	r2, [r7, #28]
 8009df0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009df4:	f043 030b 	orr.w	r3, r3, #11
 8009df8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8009dfc:	69fb      	ldr	r3, [r7, #28]
 8009dfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e04:	69fa      	ldr	r2, [r7, #28]
 8009e06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009e0a:	f043 030b 	orr.w	r3, r3, #11
 8009e0e:	6453      	str	r3, [r2, #68]	; 0x44
 8009e10:	e015      	b.n	8009e3e <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8009e12:	69fb      	ldr	r3, [r7, #28]
 8009e14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e18:	695b      	ldr	r3, [r3, #20]
 8009e1a:	69fa      	ldr	r2, [r7, #28]
 8009e1c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009e20:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009e24:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8009e28:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8009e2a:	69fb      	ldr	r3, [r7, #28]
 8009e2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e30:	691b      	ldr	r3, [r3, #16]
 8009e32:	69fa      	ldr	r2, [r7, #28]
 8009e34:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009e38:	f043 030b 	orr.w	r3, r3, #11
 8009e3c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009e3e:	69fb      	ldr	r3, [r7, #28]
 8009e40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	69fa      	ldr	r2, [r7, #28]
 8009e48:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009e4c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009e50:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681a      	ldr	r2, [r3, #0]
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009e5c:	4619      	mov	r1, r3
 8009e5e:	4610      	mov	r0, r2
 8009e60:	f007 f890 	bl	8010f84 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	695a      	ldr	r2, [r3, #20]
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8009e72:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	4618      	mov	r0, r3
 8009e7a:	f006 ffbf 	bl	8010dfc <USB_ReadInterrupts>
 8009e7e:	4603      	mov	r3, r0
 8009e80:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009e84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e88:	d124      	bne.n	8009ed4 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	4618      	mov	r0, r3
 8009e90:	f007 f855 	bl	8010f3e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	4618      	mov	r0, r3
 8009e9a:	f006 f8b2 	bl	8010002 <USB_GetDevSpeed>
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	461a      	mov	r2, r3
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681c      	ldr	r4, [r3, #0]
 8009eaa:	f001 fc0b 	bl	800b6c4 <HAL_RCC_GetHCLKFreq>
 8009eae:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009eb4:	b2db      	uxtb	r3, r3
 8009eb6:	461a      	mov	r2, r3
 8009eb8:	4620      	mov	r0, r4
 8009eba:	f005 fdcf 	bl	800fa5c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	f009 f813 	bl	8012eea <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	695a      	ldr	r2, [r3, #20]
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8009ed2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	4618      	mov	r0, r3
 8009eda:	f006 ff8f 	bl	8010dfc <USB_ReadInterrupts>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	f003 0308 	and.w	r3, r3, #8
 8009ee4:	2b08      	cmp	r3, #8
 8009ee6:	d10a      	bne.n	8009efe <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8009ee8:	6878      	ldr	r0, [r7, #4]
 8009eea:	f008 fff0 	bl	8012ece <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	695a      	ldr	r2, [r3, #20]
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f002 0208 	and.w	r2, r2, #8
 8009efc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	4618      	mov	r0, r3
 8009f04:	f006 ff7a 	bl	8010dfc <USB_ReadInterrupts>
 8009f08:	4603      	mov	r3, r0
 8009f0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f0e:	2b80      	cmp	r3, #128	; 0x80
 8009f10:	d122      	bne.n	8009f58 <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8009f12:	6a3b      	ldr	r3, [r7, #32]
 8009f14:	699b      	ldr	r3, [r3, #24]
 8009f16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009f1a:	6a3b      	ldr	r3, [r7, #32]
 8009f1c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009f1e:	2301      	movs	r3, #1
 8009f20:	627b      	str	r3, [r7, #36]	; 0x24
 8009f22:	e014      	b.n	8009f4e <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009f24:	6879      	ldr	r1, [r7, #4]
 8009f26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f28:	4613      	mov	r3, r2
 8009f2a:	00db      	lsls	r3, r3, #3
 8009f2c:	4413      	add	r3, r2
 8009f2e:	009b      	lsls	r3, r3, #2
 8009f30:	440b      	add	r3, r1
 8009f32:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8009f36:	781b      	ldrb	r3, [r3, #0]
 8009f38:	2b01      	cmp	r3, #1
 8009f3a:	d105      	bne.n	8009f48 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8009f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f3e:	b2db      	uxtb	r3, r3
 8009f40:	4619      	mov	r1, r3
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	f000 fb0b 	bl	800a55e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f4a:	3301      	adds	r3, #1
 8009f4c:	627b      	str	r3, [r7, #36]	; 0x24
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	685b      	ldr	r3, [r3, #4]
 8009f52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f54:	429a      	cmp	r2, r3
 8009f56:	d3e5      	bcc.n	8009f24 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	f006 ff4d 	bl	8010dfc <USB_ReadInterrupts>
 8009f62:	4603      	mov	r3, r0
 8009f64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009f68:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009f6c:	d13b      	bne.n	8009fe6 <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009f6e:	2301      	movs	r3, #1
 8009f70:	627b      	str	r3, [r7, #36]	; 0x24
 8009f72:	e02b      	b.n	8009fcc <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8009f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f76:	015a      	lsls	r2, r3, #5
 8009f78:	69fb      	ldr	r3, [r7, #28]
 8009f7a:	4413      	add	r3, r2
 8009f7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009f84:	6879      	ldr	r1, [r7, #4]
 8009f86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f88:	4613      	mov	r3, r2
 8009f8a:	00db      	lsls	r3, r3, #3
 8009f8c:	4413      	add	r3, r2
 8009f8e:	009b      	lsls	r3, r3, #2
 8009f90:	440b      	add	r3, r1
 8009f92:	3340      	adds	r3, #64	; 0x40
 8009f94:	781b      	ldrb	r3, [r3, #0]
 8009f96:	2b01      	cmp	r3, #1
 8009f98:	d115      	bne.n	8009fc6 <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8009f9a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	da12      	bge.n	8009fc6 <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009fa0:	6879      	ldr	r1, [r7, #4]
 8009fa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fa4:	4613      	mov	r3, r2
 8009fa6:	00db      	lsls	r3, r3, #3
 8009fa8:	4413      	add	r3, r2
 8009faa:	009b      	lsls	r3, r3, #2
 8009fac:	440b      	add	r3, r1
 8009fae:	333f      	adds	r3, #63	; 0x3f
 8009fb0:	2201      	movs	r2, #1
 8009fb2:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8009fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fb6:	b2db      	uxtb	r3, r3
 8009fb8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009fbc:	b2db      	uxtb	r3, r3
 8009fbe:	4619      	mov	r1, r3
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f000 facc 	bl	800a55e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fc8:	3301      	adds	r3, #1
 8009fca:	627b      	str	r3, [r7, #36]	; 0x24
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	685b      	ldr	r3, [r3, #4]
 8009fd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fd2:	429a      	cmp	r2, r3
 8009fd4:	d3ce      	bcc.n	8009f74 <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	695a      	ldr	r2, [r3, #20]
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8009fe4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	4618      	mov	r0, r3
 8009fec:	f006 ff06 	bl	8010dfc <USB_ReadInterrupts>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009ff6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009ffa:	d155      	bne.n	800a0a8 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009ffc:	2301      	movs	r3, #1
 8009ffe:	627b      	str	r3, [r7, #36]	; 0x24
 800a000:	e045      	b.n	800a08e <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800a002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a004:	015a      	lsls	r2, r3, #5
 800a006:	69fb      	ldr	r3, [r7, #28]
 800a008:	4413      	add	r3, r2
 800a00a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a012:	6879      	ldr	r1, [r7, #4]
 800a014:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a016:	4613      	mov	r3, r2
 800a018:	00db      	lsls	r3, r3, #3
 800a01a:	4413      	add	r3, r2
 800a01c:	009b      	lsls	r3, r3, #2
 800a01e:	440b      	add	r3, r1
 800a020:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800a024:	781b      	ldrb	r3, [r3, #0]
 800a026:	2b01      	cmp	r3, #1
 800a028:	d12e      	bne.n	800a088 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800a02a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	da2b      	bge.n	800a088 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800a030:	69bb      	ldr	r3, [r7, #24]
 800a032:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800a03c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800a040:	429a      	cmp	r2, r3
 800a042:	d121      	bne.n	800a088 <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800a044:	6879      	ldr	r1, [r7, #4]
 800a046:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a048:	4613      	mov	r3, r2
 800a04a:	00db      	lsls	r3, r3, #3
 800a04c:	4413      	add	r3, r2
 800a04e:	009b      	lsls	r3, r3, #2
 800a050:	440b      	add	r3, r1
 800a052:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800a056:	2201      	movs	r2, #1
 800a058:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800a05a:	6a3b      	ldr	r3, [r7, #32]
 800a05c:	699b      	ldr	r3, [r3, #24]
 800a05e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a062:	6a3b      	ldr	r3, [r7, #32]
 800a064:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800a066:	6a3b      	ldr	r3, [r7, #32]
 800a068:	695b      	ldr	r3, [r3, #20]
 800a06a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d10a      	bne.n	800a088 <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800a072:	69fb      	ldr	r3, [r7, #28]
 800a074:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a078:	685b      	ldr	r3, [r3, #4]
 800a07a:	69fa      	ldr	r2, [r7, #28]
 800a07c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a080:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a084:	6053      	str	r3, [r2, #4]
            break;
 800a086:	e007      	b.n	800a098 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a08a:	3301      	adds	r3, #1
 800a08c:	627b      	str	r3, [r7, #36]	; 0x24
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	685b      	ldr	r3, [r3, #4]
 800a092:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a094:	429a      	cmp	r2, r3
 800a096:	d3b4      	bcc.n	800a002 <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	695a      	ldr	r2, [r3, #20]
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800a0a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	f006 fea5 	bl	8010dfc <USB_ReadInterrupts>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a0b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a0bc:	d10a      	bne.n	800a0d4 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800a0be:	6878      	ldr	r0, [r7, #4]
 800a0c0:	f008 ffa4 	bl	801300c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	695a      	ldr	r2, [r3, #20]
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800a0d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	4618      	mov	r0, r3
 800a0da:	f006 fe8f 	bl	8010dfc <USB_ReadInterrupts>
 800a0de:	4603      	mov	r3, r0
 800a0e0:	f003 0304 	and.w	r3, r3, #4
 800a0e4:	2b04      	cmp	r3, #4
 800a0e6:	d115      	bne.n	800a114 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	685b      	ldr	r3, [r3, #4]
 800a0ee:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800a0f0:	69bb      	ldr	r3, [r7, #24]
 800a0f2:	f003 0304 	and.w	r3, r3, #4
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d002      	beq.n	800a100 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f008 ff94 	bl	8013028 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	6859      	ldr	r1, [r3, #4]
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	69ba      	ldr	r2, [r7, #24]
 800a10c:	430a      	orrs	r2, r1
 800a10e:	605a      	str	r2, [r3, #4]
 800a110:	e000      	b.n	800a114 <HAL_PCD_IRQHandler+0x920>
      return;
 800a112:	bf00      	nop
    }
  }
}
 800a114:	3734      	adds	r7, #52	; 0x34
 800a116:	46bd      	mov	sp, r7
 800a118:	bd90      	pop	{r4, r7, pc}

0800a11a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800a11a:	b580      	push	{r7, lr}
 800a11c:	b082      	sub	sp, #8
 800a11e:	af00      	add	r7, sp, #0
 800a120:	6078      	str	r0, [r7, #4]
 800a122:	460b      	mov	r3, r1
 800a124:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a12c:	2b01      	cmp	r3, #1
 800a12e:	d101      	bne.n	800a134 <HAL_PCD_SetAddress+0x1a>
 800a130:	2302      	movs	r3, #2
 800a132:	e013      	b.n	800a15c <HAL_PCD_SetAddress+0x42>
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	2201      	movs	r2, #1
 800a138:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	78fa      	ldrb	r2, [r7, #3]
 800a140:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	78fa      	ldrb	r2, [r7, #3]
 800a14a:	4611      	mov	r1, r2
 800a14c:	4618      	mov	r0, r3
 800a14e:	f006 fded 	bl	8010d2c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	2200      	movs	r2, #0
 800a156:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800a15a:	2300      	movs	r3, #0
}
 800a15c:	4618      	mov	r0, r3
 800a15e:	3708      	adds	r7, #8
 800a160:	46bd      	mov	sp, r7
 800a162:	bd80      	pop	{r7, pc}

0800a164 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b084      	sub	sp, #16
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
 800a16c:	4608      	mov	r0, r1
 800a16e:	4611      	mov	r1, r2
 800a170:	461a      	mov	r2, r3
 800a172:	4603      	mov	r3, r0
 800a174:	70fb      	strb	r3, [r7, #3]
 800a176:	460b      	mov	r3, r1
 800a178:	803b      	strh	r3, [r7, #0]
 800a17a:	4613      	mov	r3, r2
 800a17c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800a17e:	2300      	movs	r3, #0
 800a180:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a182:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a186:	2b00      	cmp	r3, #0
 800a188:	da0f      	bge.n	800a1aa <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a18a:	78fb      	ldrb	r3, [r7, #3]
 800a18c:	f003 020f 	and.w	r2, r3, #15
 800a190:	4613      	mov	r3, r2
 800a192:	00db      	lsls	r3, r3, #3
 800a194:	4413      	add	r3, r2
 800a196:	009b      	lsls	r3, r3, #2
 800a198:	3338      	adds	r3, #56	; 0x38
 800a19a:	687a      	ldr	r2, [r7, #4]
 800a19c:	4413      	add	r3, r2
 800a19e:	3304      	adds	r3, #4
 800a1a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	2201      	movs	r2, #1
 800a1a6:	705a      	strb	r2, [r3, #1]
 800a1a8:	e00f      	b.n	800a1ca <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a1aa:	78fb      	ldrb	r3, [r7, #3]
 800a1ac:	f003 020f 	and.w	r2, r3, #15
 800a1b0:	4613      	mov	r3, r2
 800a1b2:	00db      	lsls	r3, r3, #3
 800a1b4:	4413      	add	r3, r2
 800a1b6:	009b      	lsls	r3, r3, #2
 800a1b8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a1bc:	687a      	ldr	r2, [r7, #4]
 800a1be:	4413      	add	r3, r2
 800a1c0:	3304      	adds	r3, #4
 800a1c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800a1ca:	78fb      	ldrb	r3, [r7, #3]
 800a1cc:	f003 030f 	and.w	r3, r3, #15
 800a1d0:	b2da      	uxtb	r2, r3
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800a1d6:	883a      	ldrh	r2, [r7, #0]
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	78ba      	ldrb	r2, [r7, #2]
 800a1e0:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	785b      	ldrb	r3, [r3, #1]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d004      	beq.n	800a1f4 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	781b      	ldrb	r3, [r3, #0]
 800a1ee:	b29a      	uxth	r2, r3
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800a1f4:	78bb      	ldrb	r3, [r7, #2]
 800a1f6:	2b02      	cmp	r3, #2
 800a1f8:	d102      	bne.n	800a200 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a206:	2b01      	cmp	r3, #1
 800a208:	d101      	bne.n	800a20e <HAL_PCD_EP_Open+0xaa>
 800a20a:	2302      	movs	r3, #2
 800a20c:	e00e      	b.n	800a22c <HAL_PCD_EP_Open+0xc8>
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	2201      	movs	r2, #1
 800a212:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	68f9      	ldr	r1, [r7, #12]
 800a21c:	4618      	mov	r0, r3
 800a21e:	f005 ff0f 	bl	8010040 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	2200      	movs	r2, #0
 800a226:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800a22a:	7afb      	ldrb	r3, [r7, #11]
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	3710      	adds	r7, #16
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}

0800a234 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b084      	sub	sp, #16
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
 800a23c:	460b      	mov	r3, r1
 800a23e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a240:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a244:	2b00      	cmp	r3, #0
 800a246:	da0f      	bge.n	800a268 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a248:	78fb      	ldrb	r3, [r7, #3]
 800a24a:	f003 020f 	and.w	r2, r3, #15
 800a24e:	4613      	mov	r3, r2
 800a250:	00db      	lsls	r3, r3, #3
 800a252:	4413      	add	r3, r2
 800a254:	009b      	lsls	r3, r3, #2
 800a256:	3338      	adds	r3, #56	; 0x38
 800a258:	687a      	ldr	r2, [r7, #4]
 800a25a:	4413      	add	r3, r2
 800a25c:	3304      	adds	r3, #4
 800a25e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	2201      	movs	r2, #1
 800a264:	705a      	strb	r2, [r3, #1]
 800a266:	e00f      	b.n	800a288 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a268:	78fb      	ldrb	r3, [r7, #3]
 800a26a:	f003 020f 	and.w	r2, r3, #15
 800a26e:	4613      	mov	r3, r2
 800a270:	00db      	lsls	r3, r3, #3
 800a272:	4413      	add	r3, r2
 800a274:	009b      	lsls	r3, r3, #2
 800a276:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a27a:	687a      	ldr	r2, [r7, #4]
 800a27c:	4413      	add	r3, r2
 800a27e:	3304      	adds	r3, #4
 800a280:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	2200      	movs	r2, #0
 800a286:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800a288:	78fb      	ldrb	r3, [r7, #3]
 800a28a:	f003 030f 	and.w	r3, r3, #15
 800a28e:	b2da      	uxtb	r2, r3
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a29a:	2b01      	cmp	r3, #1
 800a29c:	d101      	bne.n	800a2a2 <HAL_PCD_EP_Close+0x6e>
 800a29e:	2302      	movs	r3, #2
 800a2a0:	e00e      	b.n	800a2c0 <HAL_PCD_EP_Close+0x8c>
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2201      	movs	r2, #1
 800a2a6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	68f9      	ldr	r1, [r7, #12]
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	f005 ff4d 	bl	8010150 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800a2be:	2300      	movs	r3, #0
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	3710      	adds	r7, #16
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	bd80      	pop	{r7, pc}

0800a2c8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b086      	sub	sp, #24
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	60f8      	str	r0, [r7, #12]
 800a2d0:	607a      	str	r2, [r7, #4]
 800a2d2:	603b      	str	r3, [r7, #0]
 800a2d4:	460b      	mov	r3, r1
 800a2d6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a2d8:	7afb      	ldrb	r3, [r7, #11]
 800a2da:	f003 020f 	and.w	r2, r3, #15
 800a2de:	4613      	mov	r3, r2
 800a2e0:	00db      	lsls	r3, r3, #3
 800a2e2:	4413      	add	r3, r2
 800a2e4:	009b      	lsls	r3, r3, #2
 800a2e6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a2ea:	68fa      	ldr	r2, [r7, #12]
 800a2ec:	4413      	add	r3, r2
 800a2ee:	3304      	adds	r3, #4
 800a2f0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a2f2:	697b      	ldr	r3, [r7, #20]
 800a2f4:	687a      	ldr	r2, [r7, #4]
 800a2f6:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800a2f8:	697b      	ldr	r3, [r7, #20]
 800a2fa:	683a      	ldr	r2, [r7, #0]
 800a2fc:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800a2fe:	697b      	ldr	r3, [r7, #20]
 800a300:	2200      	movs	r2, #0
 800a302:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 800a304:	697b      	ldr	r3, [r7, #20]
 800a306:	2200      	movs	r2, #0
 800a308:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a30a:	7afb      	ldrb	r3, [r7, #11]
 800a30c:	f003 030f 	and.w	r3, r3, #15
 800a310:	b2da      	uxtb	r2, r3
 800a312:	697b      	ldr	r3, [r7, #20]
 800a314:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a316:	7afb      	ldrb	r3, [r7, #11]
 800a318:	f003 030f 	and.w	r3, r3, #15
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d106      	bne.n	800a32e <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	6979      	ldr	r1, [r7, #20]
 800a326:	4618      	mov	r0, r3
 800a328:	f006 f9ce 	bl	80106c8 <USB_EP0StartXfer>
 800a32c:	e005      	b.n	800a33a <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	6979      	ldr	r1, [r7, #20]
 800a334:	4618      	mov	r0, r3
 800a336:	f005 ffe7 	bl	8010308 <USB_EPStartXfer>
  }

  return HAL_OK;
 800a33a:	2300      	movs	r3, #0
}
 800a33c:	4618      	mov	r0, r3
 800a33e:	3718      	adds	r7, #24
 800a340:	46bd      	mov	sp, r7
 800a342:	bd80      	pop	{r7, pc}

0800a344 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a344:	b480      	push	{r7}
 800a346:	b083      	sub	sp, #12
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
 800a34c:	460b      	mov	r3, r1
 800a34e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a350:	78fb      	ldrb	r3, [r7, #3]
 800a352:	f003 020f 	and.w	r2, r3, #15
 800a356:	6879      	ldr	r1, [r7, #4]
 800a358:	4613      	mov	r3, r2
 800a35a:	00db      	lsls	r3, r3, #3
 800a35c:	4413      	add	r3, r2
 800a35e:	009b      	lsls	r3, r3, #2
 800a360:	440b      	add	r3, r1
 800a362:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800a366:	681b      	ldr	r3, [r3, #0]
}
 800a368:	4618      	mov	r0, r3
 800a36a:	370c      	adds	r7, #12
 800a36c:	46bd      	mov	sp, r7
 800a36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a372:	4770      	bx	lr

0800a374 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b086      	sub	sp, #24
 800a378:	af00      	add	r7, sp, #0
 800a37a:	60f8      	str	r0, [r7, #12]
 800a37c:	607a      	str	r2, [r7, #4]
 800a37e:	603b      	str	r3, [r7, #0]
 800a380:	460b      	mov	r3, r1
 800a382:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a384:	7afb      	ldrb	r3, [r7, #11]
 800a386:	f003 020f 	and.w	r2, r3, #15
 800a38a:	4613      	mov	r3, r2
 800a38c:	00db      	lsls	r3, r3, #3
 800a38e:	4413      	add	r3, r2
 800a390:	009b      	lsls	r3, r3, #2
 800a392:	3338      	adds	r3, #56	; 0x38
 800a394:	68fa      	ldr	r2, [r7, #12]
 800a396:	4413      	add	r3, r2
 800a398:	3304      	adds	r3, #4
 800a39a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a39c:	697b      	ldr	r3, [r7, #20]
 800a39e:	687a      	ldr	r2, [r7, #4]
 800a3a0:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800a3a2:	697b      	ldr	r3, [r7, #20]
 800a3a4:	683a      	ldr	r2, [r7, #0]
 800a3a6:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800a3a8:	697b      	ldr	r3, [r7, #20]
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 800a3ae:	697b      	ldr	r3, [r7, #20]
 800a3b0:	2201      	movs	r2, #1
 800a3b2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a3b4:	7afb      	ldrb	r3, [r7, #11]
 800a3b6:	f003 030f 	and.w	r3, r3, #15
 800a3ba:	b2da      	uxtb	r2, r3
 800a3bc:	697b      	ldr	r3, [r7, #20]
 800a3be:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a3c0:	7afb      	ldrb	r3, [r7, #11]
 800a3c2:	f003 030f 	and.w	r3, r3, #15
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d106      	bne.n	800a3d8 <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	6979      	ldr	r1, [r7, #20]
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	f006 f979 	bl	80106c8 <USB_EP0StartXfer>
 800a3d6:	e005      	b.n	800a3e4 <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	6979      	ldr	r1, [r7, #20]
 800a3de:	4618      	mov	r0, r3
 800a3e0:	f005 ff92 	bl	8010308 <USB_EPStartXfer>
  }

  return HAL_OK;
 800a3e4:	2300      	movs	r3, #0
}
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	3718      	adds	r7, #24
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	bd80      	pop	{r7, pc}

0800a3ee <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a3ee:	b580      	push	{r7, lr}
 800a3f0:	b084      	sub	sp, #16
 800a3f2:	af00      	add	r7, sp, #0
 800a3f4:	6078      	str	r0, [r7, #4]
 800a3f6:	460b      	mov	r3, r1
 800a3f8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a3fa:	78fb      	ldrb	r3, [r7, #3]
 800a3fc:	f003 020f 	and.w	r2, r3, #15
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	685b      	ldr	r3, [r3, #4]
 800a404:	429a      	cmp	r2, r3
 800a406:	d901      	bls.n	800a40c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a408:	2301      	movs	r3, #1
 800a40a:	e04e      	b.n	800a4aa <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a40c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a410:	2b00      	cmp	r3, #0
 800a412:	da0f      	bge.n	800a434 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a414:	78fb      	ldrb	r3, [r7, #3]
 800a416:	f003 020f 	and.w	r2, r3, #15
 800a41a:	4613      	mov	r3, r2
 800a41c:	00db      	lsls	r3, r3, #3
 800a41e:	4413      	add	r3, r2
 800a420:	009b      	lsls	r3, r3, #2
 800a422:	3338      	adds	r3, #56	; 0x38
 800a424:	687a      	ldr	r2, [r7, #4]
 800a426:	4413      	add	r3, r2
 800a428:	3304      	adds	r3, #4
 800a42a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	2201      	movs	r2, #1
 800a430:	705a      	strb	r2, [r3, #1]
 800a432:	e00d      	b.n	800a450 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a434:	78fa      	ldrb	r2, [r7, #3]
 800a436:	4613      	mov	r3, r2
 800a438:	00db      	lsls	r3, r3, #3
 800a43a:	4413      	add	r3, r2
 800a43c:	009b      	lsls	r3, r3, #2
 800a43e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a442:	687a      	ldr	r2, [r7, #4]
 800a444:	4413      	add	r3, r2
 800a446:	3304      	adds	r3, #4
 800a448:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	2200      	movs	r2, #0
 800a44e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	2201      	movs	r2, #1
 800a454:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a456:	78fb      	ldrb	r3, [r7, #3]
 800a458:	f003 030f 	and.w	r3, r3, #15
 800a45c:	b2da      	uxtb	r2, r3
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a468:	2b01      	cmp	r3, #1
 800a46a:	d101      	bne.n	800a470 <HAL_PCD_EP_SetStall+0x82>
 800a46c:	2302      	movs	r3, #2
 800a46e:	e01c      	b.n	800a4aa <HAL_PCD_EP_SetStall+0xbc>
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	2201      	movs	r2, #1
 800a474:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	68f9      	ldr	r1, [r7, #12]
 800a47e:	4618      	mov	r0, r3
 800a480:	f006 fb80 	bl	8010b84 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a484:	78fb      	ldrb	r3, [r7, #3]
 800a486:	f003 030f 	and.w	r3, r3, #15
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d108      	bne.n	800a4a0 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681a      	ldr	r2, [r3, #0]
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a498:	4619      	mov	r1, r3
 800a49a:	4610      	mov	r0, r2
 800a49c:	f006 fd72 	bl	8010f84 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	2200      	movs	r2, #0
 800a4a4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800a4a8:	2300      	movs	r3, #0
}
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	3710      	adds	r7, #16
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	bd80      	pop	{r7, pc}

0800a4b2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a4b2:	b580      	push	{r7, lr}
 800a4b4:	b084      	sub	sp, #16
 800a4b6:	af00      	add	r7, sp, #0
 800a4b8:	6078      	str	r0, [r7, #4]
 800a4ba:	460b      	mov	r3, r1
 800a4bc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a4be:	78fb      	ldrb	r3, [r7, #3]
 800a4c0:	f003 020f 	and.w	r2, r3, #15
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	685b      	ldr	r3, [r3, #4]
 800a4c8:	429a      	cmp	r2, r3
 800a4ca:	d901      	bls.n	800a4d0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a4cc:	2301      	movs	r3, #1
 800a4ce:	e042      	b.n	800a556 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a4d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	da0f      	bge.n	800a4f8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a4d8:	78fb      	ldrb	r3, [r7, #3]
 800a4da:	f003 020f 	and.w	r2, r3, #15
 800a4de:	4613      	mov	r3, r2
 800a4e0:	00db      	lsls	r3, r3, #3
 800a4e2:	4413      	add	r3, r2
 800a4e4:	009b      	lsls	r3, r3, #2
 800a4e6:	3338      	adds	r3, #56	; 0x38
 800a4e8:	687a      	ldr	r2, [r7, #4]
 800a4ea:	4413      	add	r3, r2
 800a4ec:	3304      	adds	r3, #4
 800a4ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	2201      	movs	r2, #1
 800a4f4:	705a      	strb	r2, [r3, #1]
 800a4f6:	e00f      	b.n	800a518 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a4f8:	78fb      	ldrb	r3, [r7, #3]
 800a4fa:	f003 020f 	and.w	r2, r3, #15
 800a4fe:	4613      	mov	r3, r2
 800a500:	00db      	lsls	r3, r3, #3
 800a502:	4413      	add	r3, r2
 800a504:	009b      	lsls	r3, r3, #2
 800a506:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a50a:	687a      	ldr	r2, [r7, #4]
 800a50c:	4413      	add	r3, r2
 800a50e:	3304      	adds	r3, #4
 800a510:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	2200      	movs	r2, #0
 800a516:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	2200      	movs	r2, #0
 800a51c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a51e:	78fb      	ldrb	r3, [r7, #3]
 800a520:	f003 030f 	and.w	r3, r3, #15
 800a524:	b2da      	uxtb	r2, r3
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a530:	2b01      	cmp	r3, #1
 800a532:	d101      	bne.n	800a538 <HAL_PCD_EP_ClrStall+0x86>
 800a534:	2302      	movs	r3, #2
 800a536:	e00e      	b.n	800a556 <HAL_PCD_EP_ClrStall+0xa4>
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2201      	movs	r2, #1
 800a53c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	68f9      	ldr	r1, [r7, #12]
 800a546:	4618      	mov	r0, r3
 800a548:	f006 fb8a 	bl	8010c60 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2200      	movs	r2, #0
 800a550:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800a554:	2300      	movs	r3, #0
}
 800a556:	4618      	mov	r0, r3
 800a558:	3710      	adds	r7, #16
 800a55a:	46bd      	mov	sp, r7
 800a55c:	bd80      	pop	{r7, pc}

0800a55e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a55e:	b580      	push	{r7, lr}
 800a560:	b084      	sub	sp, #16
 800a562:	af00      	add	r7, sp, #0
 800a564:	6078      	str	r0, [r7, #4]
 800a566:	460b      	mov	r3, r1
 800a568:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800a56a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	da0c      	bge.n	800a58c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a572:	78fb      	ldrb	r3, [r7, #3]
 800a574:	f003 020f 	and.w	r2, r3, #15
 800a578:	4613      	mov	r3, r2
 800a57a:	00db      	lsls	r3, r3, #3
 800a57c:	4413      	add	r3, r2
 800a57e:	009b      	lsls	r3, r3, #2
 800a580:	3338      	adds	r3, #56	; 0x38
 800a582:	687a      	ldr	r2, [r7, #4]
 800a584:	4413      	add	r3, r2
 800a586:	3304      	adds	r3, #4
 800a588:	60fb      	str	r3, [r7, #12]
 800a58a:	e00c      	b.n	800a5a6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a58c:	78fb      	ldrb	r3, [r7, #3]
 800a58e:	f003 020f 	and.w	r2, r3, #15
 800a592:	4613      	mov	r3, r2
 800a594:	00db      	lsls	r3, r3, #3
 800a596:	4413      	add	r3, r2
 800a598:	009b      	lsls	r3, r3, #2
 800a59a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a59e:	687a      	ldr	r2, [r7, #4]
 800a5a0:	4413      	add	r3, r2
 800a5a2:	3304      	adds	r3, #4
 800a5a4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	68f9      	ldr	r1, [r7, #12]
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	f006 f9ad 	bl	801090c <USB_EPStopXfer>
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	72fb      	strb	r3, [r7, #11]

  return ret;
 800a5b6:	7afb      	ldrb	r3, [r7, #11]
}
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	3710      	adds	r7, #16
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	bd80      	pop	{r7, pc}

0800a5c0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b088      	sub	sp, #32
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
 800a5c8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5d0:	697b      	ldr	r3, [r7, #20]
 800a5d2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800a5d4:	683a      	ldr	r2, [r7, #0]
 800a5d6:	4613      	mov	r3, r2
 800a5d8:	00db      	lsls	r3, r3, #3
 800a5da:	4413      	add	r3, r2
 800a5dc:	009b      	lsls	r3, r3, #2
 800a5de:	3338      	adds	r3, #56	; 0x38
 800a5e0:	687a      	ldr	r2, [r7, #4]
 800a5e2:	4413      	add	r3, r2
 800a5e4:	3304      	adds	r3, #4
 800a5e6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	6a1a      	ldr	r2, [r3, #32]
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	699b      	ldr	r3, [r3, #24]
 800a5f0:	429a      	cmp	r2, r3
 800a5f2:	d901      	bls.n	800a5f8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800a5f4:	2301      	movs	r3, #1
 800a5f6:	e067      	b.n	800a6c8 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	699a      	ldr	r2, [r3, #24]
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	6a1b      	ldr	r3, [r3, #32]
 800a600:	1ad3      	subs	r3, r2, r3
 800a602:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	68db      	ldr	r3, [r3, #12]
 800a608:	69fa      	ldr	r2, [r7, #28]
 800a60a:	429a      	cmp	r2, r3
 800a60c:	d902      	bls.n	800a614 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	68db      	ldr	r3, [r3, #12]
 800a612:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800a614:	69fb      	ldr	r3, [r7, #28]
 800a616:	3303      	adds	r3, #3
 800a618:	089b      	lsrs	r3, r3, #2
 800a61a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a61c:	e026      	b.n	800a66c <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	699a      	ldr	r2, [r3, #24]
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	6a1b      	ldr	r3, [r3, #32]
 800a626:	1ad3      	subs	r3, r2, r3
 800a628:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	68db      	ldr	r3, [r3, #12]
 800a62e:	69fa      	ldr	r2, [r7, #28]
 800a630:	429a      	cmp	r2, r3
 800a632:	d902      	bls.n	800a63a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	68db      	ldr	r3, [r3, #12]
 800a638:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800a63a:	69fb      	ldr	r3, [r7, #28]
 800a63c:	3303      	adds	r3, #3
 800a63e:	089b      	lsrs	r3, r3, #2
 800a640:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	6919      	ldr	r1, [r3, #16]
 800a646:	683b      	ldr	r3, [r7, #0]
 800a648:	b2da      	uxtb	r2, r3
 800a64a:	69fb      	ldr	r3, [r7, #28]
 800a64c:	b29b      	uxth	r3, r3
 800a64e:	6978      	ldr	r0, [r7, #20]
 800a650:	f006 fa06 	bl	8010a60 <USB_WritePacket>

    ep->xfer_buff  += len;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	691a      	ldr	r2, [r3, #16]
 800a658:	69fb      	ldr	r3, [r7, #28]
 800a65a:	441a      	add	r2, r3
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	6a1a      	ldr	r2, [r3, #32]
 800a664:	69fb      	ldr	r3, [r7, #28]
 800a666:	441a      	add	r2, r3
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	015a      	lsls	r2, r3, #5
 800a670:	693b      	ldr	r3, [r7, #16]
 800a672:	4413      	add	r3, r2
 800a674:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a678:	699b      	ldr	r3, [r3, #24]
 800a67a:	b29b      	uxth	r3, r3
 800a67c:	69ba      	ldr	r2, [r7, #24]
 800a67e:	429a      	cmp	r2, r3
 800a680:	d809      	bhi.n	800a696 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	6a1a      	ldr	r2, [r3, #32]
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a68a:	429a      	cmp	r2, r3
 800a68c:	d203      	bcs.n	800a696 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	699b      	ldr	r3, [r3, #24]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d1c3      	bne.n	800a61e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	699a      	ldr	r2, [r3, #24]
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	6a1b      	ldr	r3, [r3, #32]
 800a69e:	429a      	cmp	r2, r3
 800a6a0:	d811      	bhi.n	800a6c6 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	f003 030f 	and.w	r3, r3, #15
 800a6a8:	2201      	movs	r2, #1
 800a6aa:	fa02 f303 	lsl.w	r3, r2, r3
 800a6ae:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a6b0:	693b      	ldr	r3, [r7, #16]
 800a6b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a6b8:	68bb      	ldr	r3, [r7, #8]
 800a6ba:	43db      	mvns	r3, r3
 800a6bc:	6939      	ldr	r1, [r7, #16]
 800a6be:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a6c2:	4013      	ands	r3, r2
 800a6c4:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800a6c6:	2300      	movs	r3, #0
}
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	3720      	adds	r7, #32
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	bd80      	pop	{r7, pc}

0800a6d0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b086      	sub	sp, #24
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
 800a6d8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6e0:	697b      	ldr	r3, [r7, #20]
 800a6e2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a6e4:	697b      	ldr	r3, [r7, #20]
 800a6e6:	333c      	adds	r3, #60	; 0x3c
 800a6e8:	3304      	adds	r3, #4
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	015a      	lsls	r2, r3, #5
 800a6f2:	693b      	ldr	r3, [r7, #16]
 800a6f4:	4413      	add	r3, r2
 800a6f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6fa:	689b      	ldr	r3, [r3, #8]
 800a6fc:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	4a19      	ldr	r2, [pc, #100]	; (800a768 <PCD_EP_OutXfrComplete_int+0x98>)
 800a702:	4293      	cmp	r3, r2
 800a704:	d124      	bne.n	800a750 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800a706:	68bb      	ldr	r3, [r7, #8]
 800a708:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d00a      	beq.n	800a726 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	015a      	lsls	r2, r3, #5
 800a714:	693b      	ldr	r3, [r7, #16]
 800a716:	4413      	add	r3, r2
 800a718:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a71c:	461a      	mov	r2, r3
 800a71e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a722:	6093      	str	r3, [r2, #8]
 800a724:	e01a      	b.n	800a75c <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a726:	68bb      	ldr	r3, [r7, #8]
 800a728:	f003 0320 	and.w	r3, r3, #32
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d008      	beq.n	800a742 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a730:	683b      	ldr	r3, [r7, #0]
 800a732:	015a      	lsls	r2, r3, #5
 800a734:	693b      	ldr	r3, [r7, #16]
 800a736:	4413      	add	r3, r2
 800a738:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a73c:	461a      	mov	r2, r3
 800a73e:	2320      	movs	r3, #32
 800a740:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	b2db      	uxtb	r3, r3
 800a746:	4619      	mov	r1, r3
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f008 fb8b 	bl	8012e64 <HAL_PCD_DataOutStageCallback>
 800a74e:	e005      	b.n	800a75c <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	b2db      	uxtb	r3, r3
 800a754:	4619      	mov	r1, r3
 800a756:	6878      	ldr	r0, [r7, #4]
 800a758:	f008 fb84 	bl	8012e64 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800a75c:	2300      	movs	r3, #0
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3718      	adds	r7, #24
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}
 800a766:	bf00      	nop
 800a768:	4f54310a 	.word	0x4f54310a

0800a76c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b086      	sub	sp, #24
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
 800a774:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a77c:	697b      	ldr	r3, [r7, #20]
 800a77e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a780:	697b      	ldr	r3, [r7, #20]
 800a782:	333c      	adds	r3, #60	; 0x3c
 800a784:	3304      	adds	r3, #4
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	015a      	lsls	r2, r3, #5
 800a78e:	693b      	ldr	r3, [r7, #16]
 800a790:	4413      	add	r3, r2
 800a792:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a796:	689b      	ldr	r3, [r3, #8]
 800a798:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	4a0c      	ldr	r2, [pc, #48]	; (800a7d0 <PCD_EP_OutSetupPacket_int+0x64>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	d90e      	bls.n	800a7c0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d009      	beq.n	800a7c0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	015a      	lsls	r2, r3, #5
 800a7b0:	693b      	ldr	r3, [r7, #16]
 800a7b2:	4413      	add	r3, r2
 800a7b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7b8:	461a      	mov	r2, r3
 800a7ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a7be:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800a7c0:	6878      	ldr	r0, [r7, #4]
 800a7c2:	f008 fb3d 	bl	8012e40 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 800a7c6:	2300      	movs	r3, #0
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3718      	adds	r7, #24
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	bd80      	pop	{r7, pc}
 800a7d0:	4f54300a 	.word	0x4f54300a

0800a7d4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	b085      	sub	sp, #20
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
 800a7dc:	460b      	mov	r3, r1
 800a7de:	70fb      	strb	r3, [r7, #3]
 800a7e0:	4613      	mov	r3, r2
 800a7e2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7ea:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800a7ec:	78fb      	ldrb	r3, [r7, #3]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d107      	bne.n	800a802 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800a7f2:	883b      	ldrh	r3, [r7, #0]
 800a7f4:	0419      	lsls	r1, r3, #16
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	68ba      	ldr	r2, [r7, #8]
 800a7fc:	430a      	orrs	r2, r1
 800a7fe:	629a      	str	r2, [r3, #40]	; 0x28
 800a800:	e028      	b.n	800a854 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a808:	0c1b      	lsrs	r3, r3, #16
 800a80a:	68ba      	ldr	r2, [r7, #8]
 800a80c:	4413      	add	r3, r2
 800a80e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a810:	2300      	movs	r3, #0
 800a812:	73fb      	strb	r3, [r7, #15]
 800a814:	e00d      	b.n	800a832 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681a      	ldr	r2, [r3, #0]
 800a81a:	7bfb      	ldrb	r3, [r7, #15]
 800a81c:	3340      	adds	r3, #64	; 0x40
 800a81e:	009b      	lsls	r3, r3, #2
 800a820:	4413      	add	r3, r2
 800a822:	685b      	ldr	r3, [r3, #4]
 800a824:	0c1b      	lsrs	r3, r3, #16
 800a826:	68ba      	ldr	r2, [r7, #8]
 800a828:	4413      	add	r3, r2
 800a82a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a82c:	7bfb      	ldrb	r3, [r7, #15]
 800a82e:	3301      	adds	r3, #1
 800a830:	73fb      	strb	r3, [r7, #15]
 800a832:	7bfa      	ldrb	r2, [r7, #15]
 800a834:	78fb      	ldrb	r3, [r7, #3]
 800a836:	3b01      	subs	r3, #1
 800a838:	429a      	cmp	r2, r3
 800a83a:	d3ec      	bcc.n	800a816 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800a83c:	883b      	ldrh	r3, [r7, #0]
 800a83e:	0418      	lsls	r0, r3, #16
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6819      	ldr	r1, [r3, #0]
 800a844:	78fb      	ldrb	r3, [r7, #3]
 800a846:	3b01      	subs	r3, #1
 800a848:	68ba      	ldr	r2, [r7, #8]
 800a84a:	4302      	orrs	r2, r0
 800a84c:	3340      	adds	r3, #64	; 0x40
 800a84e:	009b      	lsls	r3, r3, #2
 800a850:	440b      	add	r3, r1
 800a852:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800a854:	2300      	movs	r3, #0
}
 800a856:	4618      	mov	r0, r3
 800a858:	3714      	adds	r7, #20
 800a85a:	46bd      	mov	sp, r7
 800a85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a860:	4770      	bx	lr

0800a862 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800a862:	b480      	push	{r7}
 800a864:	b083      	sub	sp, #12
 800a866:	af00      	add	r7, sp, #0
 800a868:	6078      	str	r0, [r7, #4]
 800a86a:	460b      	mov	r3, r1
 800a86c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	887a      	ldrh	r2, [r7, #2]
 800a874:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a876:	2300      	movs	r3, #0
}
 800a878:	4618      	mov	r0, r3
 800a87a:	370c      	adds	r7, #12
 800a87c:	46bd      	mov	sp, r7
 800a87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a882:	4770      	bx	lr

0800a884 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a884:	b480      	push	{r7}
 800a886:	b085      	sub	sp, #20
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2201      	movs	r2, #1
 800a896:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2200      	movs	r2, #0
 800a89e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	699b      	ldr	r3, [r3, #24]
 800a8a6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a8b6:	f043 0303 	orr.w	r3, r3, #3
 800a8ba:	68fa      	ldr	r2, [r7, #12]
 800a8bc:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800a8be:	2300      	movs	r3, #0
}
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	3714      	adds	r7, #20
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ca:	4770      	bx	lr

0800a8cc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800a8cc:	b480      	push	{r7}
 800a8ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a8d0:	4b05      	ldr	r3, [pc, #20]	; (800a8e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	4a04      	ldr	r2, [pc, #16]	; (800a8e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a8d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a8da:	6013      	str	r3, [r2, #0]
}
 800a8dc:	bf00      	nop
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e4:	4770      	bx	lr
 800a8e6:	bf00      	nop
 800a8e8:	40007000 	.word	0x40007000

0800a8ec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800a8ec:	b480      	push	{r7}
 800a8ee:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800a8f0:	4b04      	ldr	r3, [pc, #16]	; (800a904 <HAL_PWREx_GetVoltageRange+0x18>)
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a900:	4770      	bx	lr
 800a902:	bf00      	nop
 800a904:	40007000 	.word	0x40007000

0800a908 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a908:	b480      	push	{r7}
 800a90a:	b085      	sub	sp, #20
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a916:	d130      	bne.n	800a97a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800a918:	4b23      	ldr	r3, [pc, #140]	; (800a9a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a920:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a924:	d038      	beq.n	800a998 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a926:	4b20      	ldr	r3, [pc, #128]	; (800a9a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a92e:	4a1e      	ldr	r2, [pc, #120]	; (800a9a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a930:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a934:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a936:	4b1d      	ldr	r3, [pc, #116]	; (800a9ac <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	2232      	movs	r2, #50	; 0x32
 800a93c:	fb02 f303 	mul.w	r3, r2, r3
 800a940:	4a1b      	ldr	r2, [pc, #108]	; (800a9b0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800a942:	fba2 2303 	umull	r2, r3, r2, r3
 800a946:	0c9b      	lsrs	r3, r3, #18
 800a948:	3301      	adds	r3, #1
 800a94a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a94c:	e002      	b.n	800a954 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	3b01      	subs	r3, #1
 800a952:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a954:	4b14      	ldr	r3, [pc, #80]	; (800a9a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a956:	695b      	ldr	r3, [r3, #20]
 800a958:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a95c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a960:	d102      	bne.n	800a968 <HAL_PWREx_ControlVoltageScaling+0x60>
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d1f2      	bne.n	800a94e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a968:	4b0f      	ldr	r3, [pc, #60]	; (800a9a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a96a:	695b      	ldr	r3, [r3, #20]
 800a96c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a970:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a974:	d110      	bne.n	800a998 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800a976:	2303      	movs	r3, #3
 800a978:	e00f      	b.n	800a99a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800a97a:	4b0b      	ldr	r3, [pc, #44]	; (800a9a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a982:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a986:	d007      	beq.n	800a998 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a988:	4b07      	ldr	r3, [pc, #28]	; (800a9a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a990:	4a05      	ldr	r2, [pc, #20]	; (800a9a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a992:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a996:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800a998:	2300      	movs	r3, #0
}
 800a99a:	4618      	mov	r0, r3
 800a99c:	3714      	adds	r7, #20
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a4:	4770      	bx	lr
 800a9a6:	bf00      	nop
 800a9a8:	40007000 	.word	0x40007000
 800a9ac:	200000a4 	.word	0x200000a4
 800a9b0:	431bde83 	.word	0x431bde83

0800a9b4 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800a9b4:	b480      	push	{r7}
 800a9b6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800a9b8:	4b05      	ldr	r3, [pc, #20]	; (800a9d0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800a9ba:	685b      	ldr	r3, [r3, #4]
 800a9bc:	4a04      	ldr	r2, [pc, #16]	; (800a9d0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800a9be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a9c2:	6053      	str	r3, [r2, #4]
}
 800a9c4:	bf00      	nop
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9cc:	4770      	bx	lr
 800a9ce:	bf00      	nop
 800a9d0:	40007000 	.word	0x40007000

0800a9d4 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800a9d8:	4b05      	ldr	r3, [pc, #20]	; (800a9f0 <HAL_PWREx_EnableVddIO2+0x1c>)
 800a9da:	685b      	ldr	r3, [r3, #4]
 800a9dc:	4a04      	ldr	r2, [pc, #16]	; (800a9f0 <HAL_PWREx_EnableVddIO2+0x1c>)
 800a9de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a9e2:	6053      	str	r3, [r2, #4]
}
 800a9e4:	bf00      	nop
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ec:	4770      	bx	lr
 800a9ee:	bf00      	nop
 800a9f0:	40007000 	.word	0x40007000

0800a9f4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b086      	sub	sp, #24
 800a9f8:	af02      	add	r7, sp, #8
 800a9fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800a9fc:	f7fb ffa0 	bl	8006940 <HAL_GetTick>
 800aa00:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d101      	bne.n	800aa0c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800aa08:	2301      	movs	r3, #1
 800aa0a:	e069      	b.n	800aae0 <HAL_QSPI_Init+0xec>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aa12:	b2db      	uxtb	r3, r3
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d10b      	bne.n	800aa30 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800aa20:	6878      	ldr	r0, [r7, #4]
 800aa22:	f7f7 fa5d 	bl	8001ee0 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800aa26:	f241 3188 	movw	r1, #5000	; 0x1388
 800aa2a:	6878      	ldr	r0, [r7, #4]
 800aa2c:	f000 f85e 	bl	800aaec <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	689b      	ldr	r3, [r3, #8]
 800aa3e:	3b01      	subs	r3, #1
 800aa40:	021a      	lsls	r2, r3, #8
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	430a      	orrs	r2, r1
 800aa48:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aa4e:	9300      	str	r3, [sp, #0]
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	2200      	movs	r2, #0
 800aa54:	2120      	movs	r1, #32
 800aa56:	6878      	ldr	r0, [r7, #4]
 800aa58:	f000 f856 	bl	800ab08 <QSPI_WaitFlagStateUntilTimeout>
 800aa5c:	4603      	mov	r3, r0
 800aa5e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800aa60:	7afb      	ldrb	r3, [r7, #11]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d137      	bne.n	800aad6 <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800aa70:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 800aa74:	687a      	ldr	r2, [r7, #4]
 800aa76:	6852      	ldr	r2, [r2, #4]
 800aa78:	0611      	lsls	r1, r2, #24
 800aa7a:	687a      	ldr	r2, [r7, #4]
 800aa7c:	68d2      	ldr	r2, [r2, #12]
 800aa7e:	4311      	orrs	r1, r2
 800aa80:	687a      	ldr	r2, [r7, #4]
 800aa82:	69d2      	ldr	r2, [r2, #28]
 800aa84:	4311      	orrs	r1, r2
 800aa86:	687a      	ldr	r2, [r7, #4]
 800aa88:	6a12      	ldr	r2, [r2, #32]
 800aa8a:	4311      	orrs	r1, r2
 800aa8c:	687a      	ldr	r2, [r7, #4]
 800aa8e:	6812      	ldr	r2, [r2, #0]
 800aa90:	430b      	orrs	r3, r1
 800aa92:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	685a      	ldr	r2, [r3, #4]
 800aa9a:	4b13      	ldr	r3, [pc, #76]	; (800aae8 <HAL_QSPI_Init+0xf4>)
 800aa9c:	4013      	ands	r3, r2
 800aa9e:	687a      	ldr	r2, [r7, #4]
 800aaa0:	6912      	ldr	r2, [r2, #16]
 800aaa2:	0411      	lsls	r1, r2, #16
 800aaa4:	687a      	ldr	r2, [r7, #4]
 800aaa6:	6952      	ldr	r2, [r2, #20]
 800aaa8:	4311      	orrs	r1, r2
 800aaaa:	687a      	ldr	r2, [r7, #4]
 800aaac:	6992      	ldr	r2, [r2, #24]
 800aaae:	4311      	orrs	r1, r2
 800aab0:	687a      	ldr	r2, [r7, #4]
 800aab2:	6812      	ldr	r2, [r2, #0]
 800aab4:	430b      	orrs	r3, r1
 800aab6:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	681a      	ldr	r2, [r3, #0]
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	f042 0201 	orr.w	r2, r2, #1
 800aac6:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2200      	movs	r2, #0
 800aacc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	2201      	movs	r2, #1
 800aad2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2200      	movs	r2, #0
 800aada:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 800aade:	7afb      	ldrb	r3, [r7, #11]
}
 800aae0:	4618      	mov	r0, r3
 800aae2:	3710      	adds	r7, #16
 800aae4:	46bd      	mov	sp, r7
 800aae6:	bd80      	pop	{r7, pc}
 800aae8:	ffe0f8fe 	.word	0xffe0f8fe

0800aaec <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800aaec:	b480      	push	{r7}
 800aaee:	b083      	sub	sp, #12
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
 800aaf4:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	683a      	ldr	r2, [r7, #0]
 800aafa:	649a      	str	r2, [r3, #72]	; 0x48
}
 800aafc:	bf00      	nop
 800aafe:	370c      	adds	r7, #12
 800ab00:	46bd      	mov	sp, r7
 800ab02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab06:	4770      	bx	lr

0800ab08 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b084      	sub	sp, #16
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	60f8      	str	r0, [r7, #12]
 800ab10:	60b9      	str	r1, [r7, #8]
 800ab12:	603b      	str	r3, [r7, #0]
 800ab14:	4613      	mov	r3, r2
 800ab16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800ab18:	e01a      	b.n	800ab50 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ab1a:	69bb      	ldr	r3, [r7, #24]
 800ab1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ab20:	d016      	beq.n	800ab50 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ab22:	f7fb ff0d 	bl	8006940 <HAL_GetTick>
 800ab26:	4602      	mov	r2, r0
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	1ad3      	subs	r3, r2, r3
 800ab2c:	69ba      	ldr	r2, [r7, #24]
 800ab2e:	429a      	cmp	r2, r3
 800ab30:	d302      	bcc.n	800ab38 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800ab32:	69bb      	ldr	r3, [r7, #24]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d10b      	bne.n	800ab50 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	2204      	movs	r2, #4
 800ab3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab44:	f043 0201 	orr.w	r2, r3, #1
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	e00e      	b.n	800ab6e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	689a      	ldr	r2, [r3, #8]
 800ab56:	68bb      	ldr	r3, [r7, #8]
 800ab58:	4013      	ands	r3, r2
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	bf14      	ite	ne
 800ab5e:	2301      	movne	r3, #1
 800ab60:	2300      	moveq	r3, #0
 800ab62:	b2db      	uxtb	r3, r3
 800ab64:	461a      	mov	r2, r3
 800ab66:	79fb      	ldrb	r3, [r7, #7]
 800ab68:	429a      	cmp	r2, r3
 800ab6a:	d1d6      	bne.n	800ab1a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ab6c:	2300      	movs	r3, #0
}
 800ab6e:	4618      	mov	r0, r3
 800ab70:	3710      	adds	r7, #16
 800ab72:	46bd      	mov	sp, r7
 800ab74:	bd80      	pop	{r7, pc}
	...

0800ab78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b088      	sub	sp, #32
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d102      	bne.n	800ab8c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800ab86:	2301      	movs	r3, #1
 800ab88:	f000 bc08 	b.w	800b39c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ab8c:	4b96      	ldr	r3, [pc, #600]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ab8e:	689b      	ldr	r3, [r3, #8]
 800ab90:	f003 030c 	and.w	r3, r3, #12
 800ab94:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ab96:	4b94      	ldr	r3, [pc, #592]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ab98:	68db      	ldr	r3, [r3, #12]
 800ab9a:	f003 0303 	and.w	r3, r3, #3
 800ab9e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	f003 0310 	and.w	r3, r3, #16
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	f000 80e4 	beq.w	800ad76 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800abae:	69bb      	ldr	r3, [r7, #24]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d007      	beq.n	800abc4 <HAL_RCC_OscConfig+0x4c>
 800abb4:	69bb      	ldr	r3, [r7, #24]
 800abb6:	2b0c      	cmp	r3, #12
 800abb8:	f040 808b 	bne.w	800acd2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	2b01      	cmp	r3, #1
 800abc0:	f040 8087 	bne.w	800acd2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800abc4:	4b88      	ldr	r3, [pc, #544]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f003 0302 	and.w	r3, r3, #2
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d005      	beq.n	800abdc <HAL_RCC_OscConfig+0x64>
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	699b      	ldr	r3, [r3, #24]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d101      	bne.n	800abdc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800abd8:	2301      	movs	r3, #1
 800abda:	e3df      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	6a1a      	ldr	r2, [r3, #32]
 800abe0:	4b81      	ldr	r3, [pc, #516]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f003 0308 	and.w	r3, r3, #8
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d004      	beq.n	800abf6 <HAL_RCC_OscConfig+0x7e>
 800abec:	4b7e      	ldr	r3, [pc, #504]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800abf4:	e005      	b.n	800ac02 <HAL_RCC_OscConfig+0x8a>
 800abf6:	4b7c      	ldr	r3, [pc, #496]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800abf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800abfc:	091b      	lsrs	r3, r3, #4
 800abfe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ac02:	4293      	cmp	r3, r2
 800ac04:	d223      	bcs.n	800ac4e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	6a1b      	ldr	r3, [r3, #32]
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f000 fd92 	bl	800b734 <RCC_SetFlashLatencyFromMSIRange>
 800ac10:	4603      	mov	r3, r0
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d001      	beq.n	800ac1a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800ac16:	2301      	movs	r3, #1
 800ac18:	e3c0      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ac1a:	4b73      	ldr	r3, [pc, #460]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	4a72      	ldr	r2, [pc, #456]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ac20:	f043 0308 	orr.w	r3, r3, #8
 800ac24:	6013      	str	r3, [r2, #0]
 800ac26:	4b70      	ldr	r3, [pc, #448]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	6a1b      	ldr	r3, [r3, #32]
 800ac32:	496d      	ldr	r1, [pc, #436]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ac34:	4313      	orrs	r3, r2
 800ac36:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ac38:	4b6b      	ldr	r3, [pc, #428]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ac3a:	685b      	ldr	r3, [r3, #4]
 800ac3c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	69db      	ldr	r3, [r3, #28]
 800ac44:	021b      	lsls	r3, r3, #8
 800ac46:	4968      	ldr	r1, [pc, #416]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ac48:	4313      	orrs	r3, r2
 800ac4a:	604b      	str	r3, [r1, #4]
 800ac4c:	e025      	b.n	800ac9a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ac4e:	4b66      	ldr	r3, [pc, #408]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	4a65      	ldr	r2, [pc, #404]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ac54:	f043 0308 	orr.w	r3, r3, #8
 800ac58:	6013      	str	r3, [r2, #0]
 800ac5a:	4b63      	ldr	r3, [pc, #396]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6a1b      	ldr	r3, [r3, #32]
 800ac66:	4960      	ldr	r1, [pc, #384]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ac68:	4313      	orrs	r3, r2
 800ac6a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ac6c:	4b5e      	ldr	r3, [pc, #376]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ac6e:	685b      	ldr	r3, [r3, #4]
 800ac70:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	69db      	ldr	r3, [r3, #28]
 800ac78:	021b      	lsls	r3, r3, #8
 800ac7a:	495b      	ldr	r1, [pc, #364]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ac7c:	4313      	orrs	r3, r2
 800ac7e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800ac80:	69bb      	ldr	r3, [r7, #24]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d109      	bne.n	800ac9a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	6a1b      	ldr	r3, [r3, #32]
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	f000 fd52 	bl	800b734 <RCC_SetFlashLatencyFromMSIRange>
 800ac90:	4603      	mov	r3, r0
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d001      	beq.n	800ac9a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800ac96:	2301      	movs	r3, #1
 800ac98:	e380      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ac9a:	f000 fc87 	bl	800b5ac <HAL_RCC_GetSysClockFreq>
 800ac9e:	4602      	mov	r2, r0
 800aca0:	4b51      	ldr	r3, [pc, #324]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800aca2:	689b      	ldr	r3, [r3, #8]
 800aca4:	091b      	lsrs	r3, r3, #4
 800aca6:	f003 030f 	and.w	r3, r3, #15
 800acaa:	4950      	ldr	r1, [pc, #320]	; (800adec <HAL_RCC_OscConfig+0x274>)
 800acac:	5ccb      	ldrb	r3, [r1, r3]
 800acae:	f003 031f 	and.w	r3, r3, #31
 800acb2:	fa22 f303 	lsr.w	r3, r2, r3
 800acb6:	4a4e      	ldr	r2, [pc, #312]	; (800adf0 <HAL_RCC_OscConfig+0x278>)
 800acb8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800acba:	4b4e      	ldr	r3, [pc, #312]	; (800adf4 <HAL_RCC_OscConfig+0x27c>)
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	4618      	mov	r0, r3
 800acc0:	f7fb fdee 	bl	80068a0 <HAL_InitTick>
 800acc4:	4603      	mov	r3, r0
 800acc6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800acc8:	7bfb      	ldrb	r3, [r7, #15]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d052      	beq.n	800ad74 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800acce:	7bfb      	ldrb	r3, [r7, #15]
 800acd0:	e364      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	699b      	ldr	r3, [r3, #24]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d032      	beq.n	800ad40 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800acda:	4b43      	ldr	r3, [pc, #268]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	4a42      	ldr	r2, [pc, #264]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ace0:	f043 0301 	orr.w	r3, r3, #1
 800ace4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800ace6:	f7fb fe2b 	bl	8006940 <HAL_GetTick>
 800acea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800acec:	e008      	b.n	800ad00 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800acee:	f7fb fe27 	bl	8006940 <HAL_GetTick>
 800acf2:	4602      	mov	r2, r0
 800acf4:	693b      	ldr	r3, [r7, #16]
 800acf6:	1ad3      	subs	r3, r2, r3
 800acf8:	2b02      	cmp	r3, #2
 800acfa:	d901      	bls.n	800ad00 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800acfc:	2303      	movs	r3, #3
 800acfe:	e34d      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ad00:	4b39      	ldr	r3, [pc, #228]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	f003 0302 	and.w	r3, r3, #2
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d0f0      	beq.n	800acee <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ad0c:	4b36      	ldr	r3, [pc, #216]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	4a35      	ldr	r2, [pc, #212]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ad12:	f043 0308 	orr.w	r3, r3, #8
 800ad16:	6013      	str	r3, [r2, #0]
 800ad18:	4b33      	ldr	r3, [pc, #204]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6a1b      	ldr	r3, [r3, #32]
 800ad24:	4930      	ldr	r1, [pc, #192]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ad26:	4313      	orrs	r3, r2
 800ad28:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ad2a:	4b2f      	ldr	r3, [pc, #188]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ad2c:	685b      	ldr	r3, [r3, #4]
 800ad2e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	69db      	ldr	r3, [r3, #28]
 800ad36:	021b      	lsls	r3, r3, #8
 800ad38:	492b      	ldr	r1, [pc, #172]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ad3a:	4313      	orrs	r3, r2
 800ad3c:	604b      	str	r3, [r1, #4]
 800ad3e:	e01a      	b.n	800ad76 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800ad40:	4b29      	ldr	r3, [pc, #164]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	4a28      	ldr	r2, [pc, #160]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ad46:	f023 0301 	bic.w	r3, r3, #1
 800ad4a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800ad4c:	f7fb fdf8 	bl	8006940 <HAL_GetTick>
 800ad50:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800ad52:	e008      	b.n	800ad66 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800ad54:	f7fb fdf4 	bl	8006940 <HAL_GetTick>
 800ad58:	4602      	mov	r2, r0
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	1ad3      	subs	r3, r2, r3
 800ad5e:	2b02      	cmp	r3, #2
 800ad60:	d901      	bls.n	800ad66 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800ad62:	2303      	movs	r3, #3
 800ad64:	e31a      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800ad66:	4b20      	ldr	r3, [pc, #128]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	f003 0302 	and.w	r3, r3, #2
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d1f0      	bne.n	800ad54 <HAL_RCC_OscConfig+0x1dc>
 800ad72:	e000      	b.n	800ad76 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800ad74:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	f003 0301 	and.w	r3, r3, #1
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d073      	beq.n	800ae6a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800ad82:	69bb      	ldr	r3, [r7, #24]
 800ad84:	2b08      	cmp	r3, #8
 800ad86:	d005      	beq.n	800ad94 <HAL_RCC_OscConfig+0x21c>
 800ad88:	69bb      	ldr	r3, [r7, #24]
 800ad8a:	2b0c      	cmp	r3, #12
 800ad8c:	d10e      	bne.n	800adac <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	2b03      	cmp	r3, #3
 800ad92:	d10b      	bne.n	800adac <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ad94:	4b14      	ldr	r3, [pc, #80]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d063      	beq.n	800ae68 <HAL_RCC_OscConfig+0x2f0>
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	685b      	ldr	r3, [r3, #4]
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d15f      	bne.n	800ae68 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800ada8:	2301      	movs	r3, #1
 800adaa:	e2f7      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	685b      	ldr	r3, [r3, #4]
 800adb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800adb4:	d106      	bne.n	800adc4 <HAL_RCC_OscConfig+0x24c>
 800adb6:	4b0c      	ldr	r3, [pc, #48]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	4a0b      	ldr	r2, [pc, #44]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800adbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800adc0:	6013      	str	r3, [r2, #0]
 800adc2:	e025      	b.n	800ae10 <HAL_RCC_OscConfig+0x298>
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	685b      	ldr	r3, [r3, #4]
 800adc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800adcc:	d114      	bne.n	800adf8 <HAL_RCC_OscConfig+0x280>
 800adce:	4b06      	ldr	r3, [pc, #24]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	4a05      	ldr	r2, [pc, #20]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800add4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800add8:	6013      	str	r3, [r2, #0]
 800adda:	4b03      	ldr	r3, [pc, #12]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	4a02      	ldr	r2, [pc, #8]	; (800ade8 <HAL_RCC_OscConfig+0x270>)
 800ade0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ade4:	6013      	str	r3, [r2, #0]
 800ade6:	e013      	b.n	800ae10 <HAL_RCC_OscConfig+0x298>
 800ade8:	40021000 	.word	0x40021000
 800adec:	0801459c 	.word	0x0801459c
 800adf0:	200000a4 	.word	0x200000a4
 800adf4:	200001d8 	.word	0x200001d8
 800adf8:	4ba0      	ldr	r3, [pc, #640]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	4a9f      	ldr	r2, [pc, #636]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800adfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ae02:	6013      	str	r3, [r2, #0]
 800ae04:	4b9d      	ldr	r3, [pc, #628]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	4a9c      	ldr	r2, [pc, #624]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800ae0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ae0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	685b      	ldr	r3, [r3, #4]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d013      	beq.n	800ae40 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae18:	f7fb fd92 	bl	8006940 <HAL_GetTick>
 800ae1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ae1e:	e008      	b.n	800ae32 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ae20:	f7fb fd8e 	bl	8006940 <HAL_GetTick>
 800ae24:	4602      	mov	r2, r0
 800ae26:	693b      	ldr	r3, [r7, #16]
 800ae28:	1ad3      	subs	r3, r2, r3
 800ae2a:	2b64      	cmp	r3, #100	; 0x64
 800ae2c:	d901      	bls.n	800ae32 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800ae2e:	2303      	movs	r3, #3
 800ae30:	e2b4      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ae32:	4b92      	ldr	r3, [pc, #584]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d0f0      	beq.n	800ae20 <HAL_RCC_OscConfig+0x2a8>
 800ae3e:	e014      	b.n	800ae6a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae40:	f7fb fd7e 	bl	8006940 <HAL_GetTick>
 800ae44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ae46:	e008      	b.n	800ae5a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ae48:	f7fb fd7a 	bl	8006940 <HAL_GetTick>
 800ae4c:	4602      	mov	r2, r0
 800ae4e:	693b      	ldr	r3, [r7, #16]
 800ae50:	1ad3      	subs	r3, r2, r3
 800ae52:	2b64      	cmp	r3, #100	; 0x64
 800ae54:	d901      	bls.n	800ae5a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800ae56:	2303      	movs	r3, #3
 800ae58:	e2a0      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ae5a:	4b88      	ldr	r3, [pc, #544]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d1f0      	bne.n	800ae48 <HAL_RCC_OscConfig+0x2d0>
 800ae66:	e000      	b.n	800ae6a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ae68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	f003 0302 	and.w	r3, r3, #2
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d060      	beq.n	800af38 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800ae76:	69bb      	ldr	r3, [r7, #24]
 800ae78:	2b04      	cmp	r3, #4
 800ae7a:	d005      	beq.n	800ae88 <HAL_RCC_OscConfig+0x310>
 800ae7c:	69bb      	ldr	r3, [r7, #24]
 800ae7e:	2b0c      	cmp	r3, #12
 800ae80:	d119      	bne.n	800aeb6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	2b02      	cmp	r3, #2
 800ae86:	d116      	bne.n	800aeb6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ae88:	4b7c      	ldr	r3, [pc, #496]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d005      	beq.n	800aea0 <HAL_RCC_OscConfig+0x328>
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	68db      	ldr	r3, [r3, #12]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d101      	bne.n	800aea0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800ae9c:	2301      	movs	r3, #1
 800ae9e:	e27d      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aea0:	4b76      	ldr	r3, [pc, #472]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800aea2:	685b      	ldr	r3, [r3, #4]
 800aea4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	691b      	ldr	r3, [r3, #16]
 800aeac:	061b      	lsls	r3, r3, #24
 800aeae:	4973      	ldr	r1, [pc, #460]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800aeb0:	4313      	orrs	r3, r2
 800aeb2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800aeb4:	e040      	b.n	800af38 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	68db      	ldr	r3, [r3, #12]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d023      	beq.n	800af06 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800aebe:	4b6f      	ldr	r3, [pc, #444]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	4a6e      	ldr	r2, [pc, #440]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800aec4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aec8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aeca:	f7fb fd39 	bl	8006940 <HAL_GetTick>
 800aece:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800aed0:	e008      	b.n	800aee4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800aed2:	f7fb fd35 	bl	8006940 <HAL_GetTick>
 800aed6:	4602      	mov	r2, r0
 800aed8:	693b      	ldr	r3, [r7, #16]
 800aeda:	1ad3      	subs	r3, r2, r3
 800aedc:	2b02      	cmp	r3, #2
 800aede:	d901      	bls.n	800aee4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800aee0:	2303      	movs	r3, #3
 800aee2:	e25b      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800aee4:	4b65      	ldr	r3, [pc, #404]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d0f0      	beq.n	800aed2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aef0:	4b62      	ldr	r3, [pc, #392]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800aef2:	685b      	ldr	r3, [r3, #4]
 800aef4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	691b      	ldr	r3, [r3, #16]
 800aefc:	061b      	lsls	r3, r3, #24
 800aefe:	495f      	ldr	r1, [pc, #380]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800af00:	4313      	orrs	r3, r2
 800af02:	604b      	str	r3, [r1, #4]
 800af04:	e018      	b.n	800af38 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800af06:	4b5d      	ldr	r3, [pc, #372]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	4a5c      	ldr	r2, [pc, #368]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800af0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800af10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af12:	f7fb fd15 	bl	8006940 <HAL_GetTick>
 800af16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800af18:	e008      	b.n	800af2c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800af1a:	f7fb fd11 	bl	8006940 <HAL_GetTick>
 800af1e:	4602      	mov	r2, r0
 800af20:	693b      	ldr	r3, [r7, #16]
 800af22:	1ad3      	subs	r3, r2, r3
 800af24:	2b02      	cmp	r3, #2
 800af26:	d901      	bls.n	800af2c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800af28:	2303      	movs	r3, #3
 800af2a:	e237      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800af2c:	4b53      	ldr	r3, [pc, #332]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800af34:	2b00      	cmp	r3, #0
 800af36:	d1f0      	bne.n	800af1a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	f003 0308 	and.w	r3, r3, #8
 800af40:	2b00      	cmp	r3, #0
 800af42:	d03c      	beq.n	800afbe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	695b      	ldr	r3, [r3, #20]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d01c      	beq.n	800af86 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800af4c:	4b4b      	ldr	r3, [pc, #300]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800af4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800af52:	4a4a      	ldr	r2, [pc, #296]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800af54:	f043 0301 	orr.w	r3, r3, #1
 800af58:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af5c:	f7fb fcf0 	bl	8006940 <HAL_GetTick>
 800af60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800af62:	e008      	b.n	800af76 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800af64:	f7fb fcec 	bl	8006940 <HAL_GetTick>
 800af68:	4602      	mov	r2, r0
 800af6a:	693b      	ldr	r3, [r7, #16]
 800af6c:	1ad3      	subs	r3, r2, r3
 800af6e:	2b02      	cmp	r3, #2
 800af70:	d901      	bls.n	800af76 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800af72:	2303      	movs	r3, #3
 800af74:	e212      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800af76:	4b41      	ldr	r3, [pc, #260]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800af78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800af7c:	f003 0302 	and.w	r3, r3, #2
 800af80:	2b00      	cmp	r3, #0
 800af82:	d0ef      	beq.n	800af64 <HAL_RCC_OscConfig+0x3ec>
 800af84:	e01b      	b.n	800afbe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800af86:	4b3d      	ldr	r3, [pc, #244]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800af88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800af8c:	4a3b      	ldr	r2, [pc, #236]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800af8e:	f023 0301 	bic.w	r3, r3, #1
 800af92:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af96:	f7fb fcd3 	bl	8006940 <HAL_GetTick>
 800af9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800af9c:	e008      	b.n	800afb0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800af9e:	f7fb fccf 	bl	8006940 <HAL_GetTick>
 800afa2:	4602      	mov	r2, r0
 800afa4:	693b      	ldr	r3, [r7, #16]
 800afa6:	1ad3      	subs	r3, r2, r3
 800afa8:	2b02      	cmp	r3, #2
 800afaa:	d901      	bls.n	800afb0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800afac:	2303      	movs	r3, #3
 800afae:	e1f5      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800afb0:	4b32      	ldr	r3, [pc, #200]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800afb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800afb6:	f003 0302 	and.w	r3, r3, #2
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d1ef      	bne.n	800af9e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	f003 0304 	and.w	r3, r3, #4
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	f000 80a6 	beq.w	800b118 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800afcc:	2300      	movs	r3, #0
 800afce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800afd0:	4b2a      	ldr	r3, [pc, #168]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800afd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d10d      	bne.n	800aff8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800afdc:	4b27      	ldr	r3, [pc, #156]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800afde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afe0:	4a26      	ldr	r2, [pc, #152]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800afe2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800afe6:	6593      	str	r3, [r2, #88]	; 0x58
 800afe8:	4b24      	ldr	r3, [pc, #144]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800afea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aff0:	60bb      	str	r3, [r7, #8]
 800aff2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800aff4:	2301      	movs	r3, #1
 800aff6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aff8:	4b21      	ldr	r3, [pc, #132]	; (800b080 <HAL_RCC_OscConfig+0x508>)
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b000:	2b00      	cmp	r3, #0
 800b002:	d118      	bne.n	800b036 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b004:	4b1e      	ldr	r3, [pc, #120]	; (800b080 <HAL_RCC_OscConfig+0x508>)
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	4a1d      	ldr	r2, [pc, #116]	; (800b080 <HAL_RCC_OscConfig+0x508>)
 800b00a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b00e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b010:	f7fb fc96 	bl	8006940 <HAL_GetTick>
 800b014:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b016:	e008      	b.n	800b02a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b018:	f7fb fc92 	bl	8006940 <HAL_GetTick>
 800b01c:	4602      	mov	r2, r0
 800b01e:	693b      	ldr	r3, [r7, #16]
 800b020:	1ad3      	subs	r3, r2, r3
 800b022:	2b02      	cmp	r3, #2
 800b024:	d901      	bls.n	800b02a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800b026:	2303      	movs	r3, #3
 800b028:	e1b8      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b02a:	4b15      	ldr	r3, [pc, #84]	; (800b080 <HAL_RCC_OscConfig+0x508>)
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b032:	2b00      	cmp	r3, #0
 800b034:	d0f0      	beq.n	800b018 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	689b      	ldr	r3, [r3, #8]
 800b03a:	2b01      	cmp	r3, #1
 800b03c:	d108      	bne.n	800b050 <HAL_RCC_OscConfig+0x4d8>
 800b03e:	4b0f      	ldr	r3, [pc, #60]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800b040:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b044:	4a0d      	ldr	r2, [pc, #52]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800b046:	f043 0301 	orr.w	r3, r3, #1
 800b04a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b04e:	e029      	b.n	800b0a4 <HAL_RCC_OscConfig+0x52c>
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	689b      	ldr	r3, [r3, #8]
 800b054:	2b05      	cmp	r3, #5
 800b056:	d115      	bne.n	800b084 <HAL_RCC_OscConfig+0x50c>
 800b058:	4b08      	ldr	r3, [pc, #32]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800b05a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b05e:	4a07      	ldr	r2, [pc, #28]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800b060:	f043 0304 	orr.w	r3, r3, #4
 800b064:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b068:	4b04      	ldr	r3, [pc, #16]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800b06a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b06e:	4a03      	ldr	r2, [pc, #12]	; (800b07c <HAL_RCC_OscConfig+0x504>)
 800b070:	f043 0301 	orr.w	r3, r3, #1
 800b074:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b078:	e014      	b.n	800b0a4 <HAL_RCC_OscConfig+0x52c>
 800b07a:	bf00      	nop
 800b07c:	40021000 	.word	0x40021000
 800b080:	40007000 	.word	0x40007000
 800b084:	4b9d      	ldr	r3, [pc, #628]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b086:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b08a:	4a9c      	ldr	r2, [pc, #624]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b08c:	f023 0301 	bic.w	r3, r3, #1
 800b090:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b094:	4b99      	ldr	r3, [pc, #612]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b09a:	4a98      	ldr	r2, [pc, #608]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b09c:	f023 0304 	bic.w	r3, r3, #4
 800b0a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	689b      	ldr	r3, [r3, #8]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d016      	beq.n	800b0da <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0ac:	f7fb fc48 	bl	8006940 <HAL_GetTick>
 800b0b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b0b2:	e00a      	b.n	800b0ca <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b0b4:	f7fb fc44 	bl	8006940 <HAL_GetTick>
 800b0b8:	4602      	mov	r2, r0
 800b0ba:	693b      	ldr	r3, [r7, #16]
 800b0bc:	1ad3      	subs	r3, r2, r3
 800b0be:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0c2:	4293      	cmp	r3, r2
 800b0c4:	d901      	bls.n	800b0ca <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800b0c6:	2303      	movs	r3, #3
 800b0c8:	e168      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b0ca:	4b8c      	ldr	r3, [pc, #560]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b0cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0d0:	f003 0302 	and.w	r3, r3, #2
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d0ed      	beq.n	800b0b4 <HAL_RCC_OscConfig+0x53c>
 800b0d8:	e015      	b.n	800b106 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0da:	f7fb fc31 	bl	8006940 <HAL_GetTick>
 800b0de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b0e0:	e00a      	b.n	800b0f8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b0e2:	f7fb fc2d 	bl	8006940 <HAL_GetTick>
 800b0e6:	4602      	mov	r2, r0
 800b0e8:	693b      	ldr	r3, [r7, #16]
 800b0ea:	1ad3      	subs	r3, r2, r3
 800b0ec:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0f0:	4293      	cmp	r3, r2
 800b0f2:	d901      	bls.n	800b0f8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800b0f4:	2303      	movs	r3, #3
 800b0f6:	e151      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b0f8:	4b80      	ldr	r3, [pc, #512]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b0fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0fe:	f003 0302 	and.w	r3, r3, #2
 800b102:	2b00      	cmp	r3, #0
 800b104:	d1ed      	bne.n	800b0e2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b106:	7ffb      	ldrb	r3, [r7, #31]
 800b108:	2b01      	cmp	r3, #1
 800b10a:	d105      	bne.n	800b118 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b10c:	4b7b      	ldr	r3, [pc, #492]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b10e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b110:	4a7a      	ldr	r2, [pc, #488]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b112:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b116:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	f003 0320 	and.w	r3, r3, #32
 800b120:	2b00      	cmp	r3, #0
 800b122:	d03c      	beq.n	800b19e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d01c      	beq.n	800b166 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b12c:	4b73      	ldr	r3, [pc, #460]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b12e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b132:	4a72      	ldr	r2, [pc, #456]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b134:	f043 0301 	orr.w	r3, r3, #1
 800b138:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b13c:	f7fb fc00 	bl	8006940 <HAL_GetTick>
 800b140:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b142:	e008      	b.n	800b156 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b144:	f7fb fbfc 	bl	8006940 <HAL_GetTick>
 800b148:	4602      	mov	r2, r0
 800b14a:	693b      	ldr	r3, [r7, #16]
 800b14c:	1ad3      	subs	r3, r2, r3
 800b14e:	2b02      	cmp	r3, #2
 800b150:	d901      	bls.n	800b156 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800b152:	2303      	movs	r3, #3
 800b154:	e122      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b156:	4b69      	ldr	r3, [pc, #420]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b158:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b15c:	f003 0302 	and.w	r3, r3, #2
 800b160:	2b00      	cmp	r3, #0
 800b162:	d0ef      	beq.n	800b144 <HAL_RCC_OscConfig+0x5cc>
 800b164:	e01b      	b.n	800b19e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b166:	4b65      	ldr	r3, [pc, #404]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b168:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b16c:	4a63      	ldr	r2, [pc, #396]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b16e:	f023 0301 	bic.w	r3, r3, #1
 800b172:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b176:	f7fb fbe3 	bl	8006940 <HAL_GetTick>
 800b17a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b17c:	e008      	b.n	800b190 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b17e:	f7fb fbdf 	bl	8006940 <HAL_GetTick>
 800b182:	4602      	mov	r2, r0
 800b184:	693b      	ldr	r3, [r7, #16]
 800b186:	1ad3      	subs	r3, r2, r3
 800b188:	2b02      	cmp	r3, #2
 800b18a:	d901      	bls.n	800b190 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800b18c:	2303      	movs	r3, #3
 800b18e:	e105      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b190:	4b5a      	ldr	r3, [pc, #360]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b192:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b196:	f003 0302 	and.w	r3, r3, #2
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d1ef      	bne.n	800b17e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	f000 80f9 	beq.w	800b39a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b1ac:	2b02      	cmp	r3, #2
 800b1ae:	f040 80cf 	bne.w	800b350 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800b1b2:	4b52      	ldr	r3, [pc, #328]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b1b4:	68db      	ldr	r3, [r3, #12]
 800b1b6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b1b8:	697b      	ldr	r3, [r7, #20]
 800b1ba:	f003 0203 	and.w	r2, r3, #3
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1c2:	429a      	cmp	r2, r3
 800b1c4:	d12c      	bne.n	800b220 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b1c6:	697b      	ldr	r3, [r7, #20]
 800b1c8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1d0:	3b01      	subs	r3, #1
 800b1d2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b1d4:	429a      	cmp	r2, r3
 800b1d6:	d123      	bne.n	800b220 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b1d8:	697b      	ldr	r3, [r7, #20]
 800b1da:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1e2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b1e4:	429a      	cmp	r2, r3
 800b1e6:	d11b      	bne.n	800b220 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b1e8:	697b      	ldr	r3, [r7, #20]
 800b1ea:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1f2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b1f4:	429a      	cmp	r2, r3
 800b1f6:	d113      	bne.n	800b220 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b1f8:	697b      	ldr	r3, [r7, #20]
 800b1fa:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b202:	085b      	lsrs	r3, r3, #1
 800b204:	3b01      	subs	r3, #1
 800b206:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b208:	429a      	cmp	r2, r3
 800b20a:	d109      	bne.n	800b220 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b20c:	697b      	ldr	r3, [r7, #20]
 800b20e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b216:	085b      	lsrs	r3, r3, #1
 800b218:	3b01      	subs	r3, #1
 800b21a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b21c:	429a      	cmp	r2, r3
 800b21e:	d071      	beq.n	800b304 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b220:	69bb      	ldr	r3, [r7, #24]
 800b222:	2b0c      	cmp	r3, #12
 800b224:	d068      	beq.n	800b2f8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800b226:	4b35      	ldr	r3, [pc, #212]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d105      	bne.n	800b23e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800b232:	4b32      	ldr	r3, [pc, #200]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d001      	beq.n	800b242 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800b23e:	2301      	movs	r3, #1
 800b240:	e0ac      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800b242:	4b2e      	ldr	r3, [pc, #184]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	4a2d      	ldr	r2, [pc, #180]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b248:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b24c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b24e:	f7fb fb77 	bl	8006940 <HAL_GetTick>
 800b252:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b254:	e008      	b.n	800b268 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b256:	f7fb fb73 	bl	8006940 <HAL_GetTick>
 800b25a:	4602      	mov	r2, r0
 800b25c:	693b      	ldr	r3, [r7, #16]
 800b25e:	1ad3      	subs	r3, r2, r3
 800b260:	2b02      	cmp	r3, #2
 800b262:	d901      	bls.n	800b268 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800b264:	2303      	movs	r3, #3
 800b266:	e099      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b268:	4b24      	ldr	r3, [pc, #144]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b270:	2b00      	cmp	r3, #0
 800b272:	d1f0      	bne.n	800b256 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b274:	4b21      	ldr	r3, [pc, #132]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b276:	68da      	ldr	r2, [r3, #12]
 800b278:	4b21      	ldr	r3, [pc, #132]	; (800b300 <HAL_RCC_OscConfig+0x788>)
 800b27a:	4013      	ands	r3, r2
 800b27c:	687a      	ldr	r2, [r7, #4]
 800b27e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800b280:	687a      	ldr	r2, [r7, #4]
 800b282:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b284:	3a01      	subs	r2, #1
 800b286:	0112      	lsls	r2, r2, #4
 800b288:	4311      	orrs	r1, r2
 800b28a:	687a      	ldr	r2, [r7, #4]
 800b28c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b28e:	0212      	lsls	r2, r2, #8
 800b290:	4311      	orrs	r1, r2
 800b292:	687a      	ldr	r2, [r7, #4]
 800b294:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800b296:	0852      	lsrs	r2, r2, #1
 800b298:	3a01      	subs	r2, #1
 800b29a:	0552      	lsls	r2, r2, #21
 800b29c:	4311      	orrs	r1, r2
 800b29e:	687a      	ldr	r2, [r7, #4]
 800b2a0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800b2a2:	0852      	lsrs	r2, r2, #1
 800b2a4:	3a01      	subs	r2, #1
 800b2a6:	0652      	lsls	r2, r2, #25
 800b2a8:	4311      	orrs	r1, r2
 800b2aa:	687a      	ldr	r2, [r7, #4]
 800b2ac:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b2ae:	06d2      	lsls	r2, r2, #27
 800b2b0:	430a      	orrs	r2, r1
 800b2b2:	4912      	ldr	r1, [pc, #72]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b2b4:	4313      	orrs	r3, r2
 800b2b6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800b2b8:	4b10      	ldr	r3, [pc, #64]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	4a0f      	ldr	r2, [pc, #60]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b2be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b2c2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b2c4:	4b0d      	ldr	r3, [pc, #52]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b2c6:	68db      	ldr	r3, [r3, #12]
 800b2c8:	4a0c      	ldr	r2, [pc, #48]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b2ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b2ce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b2d0:	f7fb fb36 	bl	8006940 <HAL_GetTick>
 800b2d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b2d6:	e008      	b.n	800b2ea <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b2d8:	f7fb fb32 	bl	8006940 <HAL_GetTick>
 800b2dc:	4602      	mov	r2, r0
 800b2de:	693b      	ldr	r3, [r7, #16]
 800b2e0:	1ad3      	subs	r3, r2, r3
 800b2e2:	2b02      	cmp	r3, #2
 800b2e4:	d901      	bls.n	800b2ea <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800b2e6:	2303      	movs	r3, #3
 800b2e8:	e058      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b2ea:	4b04      	ldr	r3, [pc, #16]	; (800b2fc <HAL_RCC_OscConfig+0x784>)
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d0f0      	beq.n	800b2d8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b2f6:	e050      	b.n	800b39a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	e04f      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
 800b2fc:	40021000 	.word	0x40021000
 800b300:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b304:	4b27      	ldr	r3, [pc, #156]	; (800b3a4 <HAL_RCC_OscConfig+0x82c>)
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d144      	bne.n	800b39a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800b310:	4b24      	ldr	r3, [pc, #144]	; (800b3a4 <HAL_RCC_OscConfig+0x82c>)
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	4a23      	ldr	r2, [pc, #140]	; (800b3a4 <HAL_RCC_OscConfig+0x82c>)
 800b316:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b31a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b31c:	4b21      	ldr	r3, [pc, #132]	; (800b3a4 <HAL_RCC_OscConfig+0x82c>)
 800b31e:	68db      	ldr	r3, [r3, #12]
 800b320:	4a20      	ldr	r2, [pc, #128]	; (800b3a4 <HAL_RCC_OscConfig+0x82c>)
 800b322:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b326:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b328:	f7fb fb0a 	bl	8006940 <HAL_GetTick>
 800b32c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b32e:	e008      	b.n	800b342 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b330:	f7fb fb06 	bl	8006940 <HAL_GetTick>
 800b334:	4602      	mov	r2, r0
 800b336:	693b      	ldr	r3, [r7, #16]
 800b338:	1ad3      	subs	r3, r2, r3
 800b33a:	2b02      	cmp	r3, #2
 800b33c:	d901      	bls.n	800b342 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800b33e:	2303      	movs	r3, #3
 800b340:	e02c      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b342:	4b18      	ldr	r3, [pc, #96]	; (800b3a4 <HAL_RCC_OscConfig+0x82c>)
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d0f0      	beq.n	800b330 <HAL_RCC_OscConfig+0x7b8>
 800b34e:	e024      	b.n	800b39a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b350:	69bb      	ldr	r3, [r7, #24]
 800b352:	2b0c      	cmp	r3, #12
 800b354:	d01f      	beq.n	800b396 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b356:	4b13      	ldr	r3, [pc, #76]	; (800b3a4 <HAL_RCC_OscConfig+0x82c>)
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	4a12      	ldr	r2, [pc, #72]	; (800b3a4 <HAL_RCC_OscConfig+0x82c>)
 800b35c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b360:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b362:	f7fb faed 	bl	8006940 <HAL_GetTick>
 800b366:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b368:	e008      	b.n	800b37c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b36a:	f7fb fae9 	bl	8006940 <HAL_GetTick>
 800b36e:	4602      	mov	r2, r0
 800b370:	693b      	ldr	r3, [r7, #16]
 800b372:	1ad3      	subs	r3, r2, r3
 800b374:	2b02      	cmp	r3, #2
 800b376:	d901      	bls.n	800b37c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800b378:	2303      	movs	r3, #3
 800b37a:	e00f      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b37c:	4b09      	ldr	r3, [pc, #36]	; (800b3a4 <HAL_RCC_OscConfig+0x82c>)
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b384:	2b00      	cmp	r3, #0
 800b386:	d1f0      	bne.n	800b36a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800b388:	4b06      	ldr	r3, [pc, #24]	; (800b3a4 <HAL_RCC_OscConfig+0x82c>)
 800b38a:	68da      	ldr	r2, [r3, #12]
 800b38c:	4905      	ldr	r1, [pc, #20]	; (800b3a4 <HAL_RCC_OscConfig+0x82c>)
 800b38e:	4b06      	ldr	r3, [pc, #24]	; (800b3a8 <HAL_RCC_OscConfig+0x830>)
 800b390:	4013      	ands	r3, r2
 800b392:	60cb      	str	r3, [r1, #12]
 800b394:	e001      	b.n	800b39a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800b396:	2301      	movs	r3, #1
 800b398:	e000      	b.n	800b39c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800b39a:	2300      	movs	r3, #0
}
 800b39c:	4618      	mov	r0, r3
 800b39e:	3720      	adds	r7, #32
 800b3a0:	46bd      	mov	sp, r7
 800b3a2:	bd80      	pop	{r7, pc}
 800b3a4:	40021000 	.word	0x40021000
 800b3a8:	feeefffc 	.word	0xfeeefffc

0800b3ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b084      	sub	sp, #16
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
 800b3b4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d101      	bne.n	800b3c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b3bc:	2301      	movs	r3, #1
 800b3be:	e0e7      	b.n	800b590 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b3c0:	4b75      	ldr	r3, [pc, #468]	; (800b598 <HAL_RCC_ClockConfig+0x1ec>)
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	f003 0307 	and.w	r3, r3, #7
 800b3c8:	683a      	ldr	r2, [r7, #0]
 800b3ca:	429a      	cmp	r2, r3
 800b3cc:	d910      	bls.n	800b3f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b3ce:	4b72      	ldr	r3, [pc, #456]	; (800b598 <HAL_RCC_ClockConfig+0x1ec>)
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	f023 0207 	bic.w	r2, r3, #7
 800b3d6:	4970      	ldr	r1, [pc, #448]	; (800b598 <HAL_RCC_ClockConfig+0x1ec>)
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	4313      	orrs	r3, r2
 800b3dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b3de:	4b6e      	ldr	r3, [pc, #440]	; (800b598 <HAL_RCC_ClockConfig+0x1ec>)
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	f003 0307 	and.w	r3, r3, #7
 800b3e6:	683a      	ldr	r2, [r7, #0]
 800b3e8:	429a      	cmp	r2, r3
 800b3ea:	d001      	beq.n	800b3f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b3ec:	2301      	movs	r3, #1
 800b3ee:	e0cf      	b.n	800b590 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	f003 0302 	and.w	r3, r3, #2
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d010      	beq.n	800b41e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	689a      	ldr	r2, [r3, #8]
 800b400:	4b66      	ldr	r3, [pc, #408]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b402:	689b      	ldr	r3, [r3, #8]
 800b404:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b408:	429a      	cmp	r2, r3
 800b40a:	d908      	bls.n	800b41e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b40c:	4b63      	ldr	r3, [pc, #396]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b40e:	689b      	ldr	r3, [r3, #8]
 800b410:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	689b      	ldr	r3, [r3, #8]
 800b418:	4960      	ldr	r1, [pc, #384]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b41a:	4313      	orrs	r3, r2
 800b41c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	f003 0301 	and.w	r3, r3, #1
 800b426:	2b00      	cmp	r3, #0
 800b428:	d04c      	beq.n	800b4c4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	685b      	ldr	r3, [r3, #4]
 800b42e:	2b03      	cmp	r3, #3
 800b430:	d107      	bne.n	800b442 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b432:	4b5a      	ldr	r3, [pc, #360]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d121      	bne.n	800b482 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800b43e:	2301      	movs	r3, #1
 800b440:	e0a6      	b.n	800b590 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	685b      	ldr	r3, [r3, #4]
 800b446:	2b02      	cmp	r3, #2
 800b448:	d107      	bne.n	800b45a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b44a:	4b54      	ldr	r3, [pc, #336]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b452:	2b00      	cmp	r3, #0
 800b454:	d115      	bne.n	800b482 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b456:	2301      	movs	r3, #1
 800b458:	e09a      	b.n	800b590 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	685b      	ldr	r3, [r3, #4]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d107      	bne.n	800b472 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b462:	4b4e      	ldr	r3, [pc, #312]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	f003 0302 	and.w	r3, r3, #2
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d109      	bne.n	800b482 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b46e:	2301      	movs	r3, #1
 800b470:	e08e      	b.n	800b590 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b472:	4b4a      	ldr	r3, [pc, #296]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d101      	bne.n	800b482 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b47e:	2301      	movs	r3, #1
 800b480:	e086      	b.n	800b590 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b482:	4b46      	ldr	r3, [pc, #280]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b484:	689b      	ldr	r3, [r3, #8]
 800b486:	f023 0203 	bic.w	r2, r3, #3
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	685b      	ldr	r3, [r3, #4]
 800b48e:	4943      	ldr	r1, [pc, #268]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b490:	4313      	orrs	r3, r2
 800b492:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b494:	f7fb fa54 	bl	8006940 <HAL_GetTick>
 800b498:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b49a:	e00a      	b.n	800b4b2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b49c:	f7fb fa50 	bl	8006940 <HAL_GetTick>
 800b4a0:	4602      	mov	r2, r0
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	1ad3      	subs	r3, r2, r3
 800b4a6:	f241 3288 	movw	r2, #5000	; 0x1388
 800b4aa:	4293      	cmp	r3, r2
 800b4ac:	d901      	bls.n	800b4b2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800b4ae:	2303      	movs	r3, #3
 800b4b0:	e06e      	b.n	800b590 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b4b2:	4b3a      	ldr	r3, [pc, #232]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b4b4:	689b      	ldr	r3, [r3, #8]
 800b4b6:	f003 020c 	and.w	r2, r3, #12
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	009b      	lsls	r3, r3, #2
 800b4c0:	429a      	cmp	r2, r3
 800b4c2:	d1eb      	bne.n	800b49c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	f003 0302 	and.w	r3, r3, #2
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d010      	beq.n	800b4f2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	689a      	ldr	r2, [r3, #8]
 800b4d4:	4b31      	ldr	r3, [pc, #196]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b4d6:	689b      	ldr	r3, [r3, #8]
 800b4d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b4dc:	429a      	cmp	r2, r3
 800b4de:	d208      	bcs.n	800b4f2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b4e0:	4b2e      	ldr	r3, [pc, #184]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b4e2:	689b      	ldr	r3, [r3, #8]
 800b4e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	689b      	ldr	r3, [r3, #8]
 800b4ec:	492b      	ldr	r1, [pc, #172]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b4ee:	4313      	orrs	r3, r2
 800b4f0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b4f2:	4b29      	ldr	r3, [pc, #164]	; (800b598 <HAL_RCC_ClockConfig+0x1ec>)
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	f003 0307 	and.w	r3, r3, #7
 800b4fa:	683a      	ldr	r2, [r7, #0]
 800b4fc:	429a      	cmp	r2, r3
 800b4fe:	d210      	bcs.n	800b522 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b500:	4b25      	ldr	r3, [pc, #148]	; (800b598 <HAL_RCC_ClockConfig+0x1ec>)
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	f023 0207 	bic.w	r2, r3, #7
 800b508:	4923      	ldr	r1, [pc, #140]	; (800b598 <HAL_RCC_ClockConfig+0x1ec>)
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	4313      	orrs	r3, r2
 800b50e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b510:	4b21      	ldr	r3, [pc, #132]	; (800b598 <HAL_RCC_ClockConfig+0x1ec>)
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	f003 0307 	and.w	r3, r3, #7
 800b518:	683a      	ldr	r2, [r7, #0]
 800b51a:	429a      	cmp	r2, r3
 800b51c:	d001      	beq.n	800b522 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800b51e:	2301      	movs	r3, #1
 800b520:	e036      	b.n	800b590 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	f003 0304 	and.w	r3, r3, #4
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d008      	beq.n	800b540 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b52e:	4b1b      	ldr	r3, [pc, #108]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b530:	689b      	ldr	r3, [r3, #8]
 800b532:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	68db      	ldr	r3, [r3, #12]
 800b53a:	4918      	ldr	r1, [pc, #96]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b53c:	4313      	orrs	r3, r2
 800b53e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	f003 0308 	and.w	r3, r3, #8
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d009      	beq.n	800b560 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b54c:	4b13      	ldr	r3, [pc, #76]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b54e:	689b      	ldr	r3, [r3, #8]
 800b550:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	691b      	ldr	r3, [r3, #16]
 800b558:	00db      	lsls	r3, r3, #3
 800b55a:	4910      	ldr	r1, [pc, #64]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b55c:	4313      	orrs	r3, r2
 800b55e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b560:	f000 f824 	bl	800b5ac <HAL_RCC_GetSysClockFreq>
 800b564:	4602      	mov	r2, r0
 800b566:	4b0d      	ldr	r3, [pc, #52]	; (800b59c <HAL_RCC_ClockConfig+0x1f0>)
 800b568:	689b      	ldr	r3, [r3, #8]
 800b56a:	091b      	lsrs	r3, r3, #4
 800b56c:	f003 030f 	and.w	r3, r3, #15
 800b570:	490b      	ldr	r1, [pc, #44]	; (800b5a0 <HAL_RCC_ClockConfig+0x1f4>)
 800b572:	5ccb      	ldrb	r3, [r1, r3]
 800b574:	f003 031f 	and.w	r3, r3, #31
 800b578:	fa22 f303 	lsr.w	r3, r2, r3
 800b57c:	4a09      	ldr	r2, [pc, #36]	; (800b5a4 <HAL_RCC_ClockConfig+0x1f8>)
 800b57e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800b580:	4b09      	ldr	r3, [pc, #36]	; (800b5a8 <HAL_RCC_ClockConfig+0x1fc>)
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	4618      	mov	r0, r3
 800b586:	f7fb f98b 	bl	80068a0 <HAL_InitTick>
 800b58a:	4603      	mov	r3, r0
 800b58c:	72fb      	strb	r3, [r7, #11]

  return status;
 800b58e:	7afb      	ldrb	r3, [r7, #11]
}
 800b590:	4618      	mov	r0, r3
 800b592:	3710      	adds	r7, #16
 800b594:	46bd      	mov	sp, r7
 800b596:	bd80      	pop	{r7, pc}
 800b598:	40022000 	.word	0x40022000
 800b59c:	40021000 	.word	0x40021000
 800b5a0:	0801459c 	.word	0x0801459c
 800b5a4:	200000a4 	.word	0x200000a4
 800b5a8:	200001d8 	.word	0x200001d8

0800b5ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b5ac:	b480      	push	{r7}
 800b5ae:	b089      	sub	sp, #36	; 0x24
 800b5b0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	61fb      	str	r3, [r7, #28]
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b5ba:	4b3e      	ldr	r3, [pc, #248]	; (800b6b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b5bc:	689b      	ldr	r3, [r3, #8]
 800b5be:	f003 030c 	and.w	r3, r3, #12
 800b5c2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b5c4:	4b3b      	ldr	r3, [pc, #236]	; (800b6b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b5c6:	68db      	ldr	r3, [r3, #12]
 800b5c8:	f003 0303 	and.w	r3, r3, #3
 800b5cc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d005      	beq.n	800b5e0 <HAL_RCC_GetSysClockFreq+0x34>
 800b5d4:	693b      	ldr	r3, [r7, #16]
 800b5d6:	2b0c      	cmp	r3, #12
 800b5d8:	d121      	bne.n	800b61e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	2b01      	cmp	r3, #1
 800b5de:	d11e      	bne.n	800b61e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800b5e0:	4b34      	ldr	r3, [pc, #208]	; (800b6b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	f003 0308 	and.w	r3, r3, #8
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d107      	bne.n	800b5fc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800b5ec:	4b31      	ldr	r3, [pc, #196]	; (800b6b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b5ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b5f2:	0a1b      	lsrs	r3, r3, #8
 800b5f4:	f003 030f 	and.w	r3, r3, #15
 800b5f8:	61fb      	str	r3, [r7, #28]
 800b5fa:	e005      	b.n	800b608 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800b5fc:	4b2d      	ldr	r3, [pc, #180]	; (800b6b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	091b      	lsrs	r3, r3, #4
 800b602:	f003 030f 	and.w	r3, r3, #15
 800b606:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800b608:	4a2b      	ldr	r2, [pc, #172]	; (800b6b8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800b60a:	69fb      	ldr	r3, [r7, #28]
 800b60c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b610:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b612:	693b      	ldr	r3, [r7, #16]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d10d      	bne.n	800b634 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800b618:	69fb      	ldr	r3, [r7, #28]
 800b61a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b61c:	e00a      	b.n	800b634 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800b61e:	693b      	ldr	r3, [r7, #16]
 800b620:	2b04      	cmp	r3, #4
 800b622:	d102      	bne.n	800b62a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b624:	4b25      	ldr	r3, [pc, #148]	; (800b6bc <HAL_RCC_GetSysClockFreq+0x110>)
 800b626:	61bb      	str	r3, [r7, #24]
 800b628:	e004      	b.n	800b634 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800b62a:	693b      	ldr	r3, [r7, #16]
 800b62c:	2b08      	cmp	r3, #8
 800b62e:	d101      	bne.n	800b634 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b630:	4b23      	ldr	r3, [pc, #140]	; (800b6c0 <HAL_RCC_GetSysClockFreq+0x114>)
 800b632:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800b634:	693b      	ldr	r3, [r7, #16]
 800b636:	2b0c      	cmp	r3, #12
 800b638:	d134      	bne.n	800b6a4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b63a:	4b1e      	ldr	r3, [pc, #120]	; (800b6b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b63c:	68db      	ldr	r3, [r3, #12]
 800b63e:	f003 0303 	and.w	r3, r3, #3
 800b642:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	2b02      	cmp	r3, #2
 800b648:	d003      	beq.n	800b652 <HAL_RCC_GetSysClockFreq+0xa6>
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	2b03      	cmp	r3, #3
 800b64e:	d003      	beq.n	800b658 <HAL_RCC_GetSysClockFreq+0xac>
 800b650:	e005      	b.n	800b65e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800b652:	4b1a      	ldr	r3, [pc, #104]	; (800b6bc <HAL_RCC_GetSysClockFreq+0x110>)
 800b654:	617b      	str	r3, [r7, #20]
      break;
 800b656:	e005      	b.n	800b664 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800b658:	4b19      	ldr	r3, [pc, #100]	; (800b6c0 <HAL_RCC_GetSysClockFreq+0x114>)
 800b65a:	617b      	str	r3, [r7, #20]
      break;
 800b65c:	e002      	b.n	800b664 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800b65e:	69fb      	ldr	r3, [r7, #28]
 800b660:	617b      	str	r3, [r7, #20]
      break;
 800b662:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b664:	4b13      	ldr	r3, [pc, #76]	; (800b6b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b666:	68db      	ldr	r3, [r3, #12]
 800b668:	091b      	lsrs	r3, r3, #4
 800b66a:	f003 0307 	and.w	r3, r3, #7
 800b66e:	3301      	adds	r3, #1
 800b670:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800b672:	4b10      	ldr	r3, [pc, #64]	; (800b6b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b674:	68db      	ldr	r3, [r3, #12]
 800b676:	0a1b      	lsrs	r3, r3, #8
 800b678:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b67c:	697a      	ldr	r2, [r7, #20]
 800b67e:	fb03 f202 	mul.w	r2, r3, r2
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	fbb2 f3f3 	udiv	r3, r2, r3
 800b688:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b68a:	4b0a      	ldr	r3, [pc, #40]	; (800b6b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800b68c:	68db      	ldr	r3, [r3, #12]
 800b68e:	0e5b      	lsrs	r3, r3, #25
 800b690:	f003 0303 	and.w	r3, r3, #3
 800b694:	3301      	adds	r3, #1
 800b696:	005b      	lsls	r3, r3, #1
 800b698:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800b69a:	697a      	ldr	r2, [r7, #20]
 800b69c:	683b      	ldr	r3, [r7, #0]
 800b69e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6a2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800b6a4:	69bb      	ldr	r3, [r7, #24]
}
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	3724      	adds	r7, #36	; 0x24
 800b6aa:	46bd      	mov	sp, r7
 800b6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b0:	4770      	bx	lr
 800b6b2:	bf00      	nop
 800b6b4:	40021000 	.word	0x40021000
 800b6b8:	080145b4 	.word	0x080145b4
 800b6bc:	00f42400 	.word	0x00f42400
 800b6c0:	007a1200 	.word	0x007a1200

0800b6c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b6c4:	b480      	push	{r7}
 800b6c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b6c8:	4b03      	ldr	r3, [pc, #12]	; (800b6d8 <HAL_RCC_GetHCLKFreq+0x14>)
 800b6ca:	681b      	ldr	r3, [r3, #0]
}
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d4:	4770      	bx	lr
 800b6d6:	bf00      	nop
 800b6d8:	200000a4 	.word	0x200000a4

0800b6dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b6e0:	f7ff fff0 	bl	800b6c4 <HAL_RCC_GetHCLKFreq>
 800b6e4:	4602      	mov	r2, r0
 800b6e6:	4b06      	ldr	r3, [pc, #24]	; (800b700 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b6e8:	689b      	ldr	r3, [r3, #8]
 800b6ea:	0a1b      	lsrs	r3, r3, #8
 800b6ec:	f003 0307 	and.w	r3, r3, #7
 800b6f0:	4904      	ldr	r1, [pc, #16]	; (800b704 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b6f2:	5ccb      	ldrb	r3, [r1, r3]
 800b6f4:	f003 031f 	and.w	r3, r3, #31
 800b6f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	bd80      	pop	{r7, pc}
 800b700:	40021000 	.word	0x40021000
 800b704:	080145ac 	.word	0x080145ac

0800b708 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b70c:	f7ff ffda 	bl	800b6c4 <HAL_RCC_GetHCLKFreq>
 800b710:	4602      	mov	r2, r0
 800b712:	4b06      	ldr	r3, [pc, #24]	; (800b72c <HAL_RCC_GetPCLK2Freq+0x24>)
 800b714:	689b      	ldr	r3, [r3, #8]
 800b716:	0adb      	lsrs	r3, r3, #11
 800b718:	f003 0307 	and.w	r3, r3, #7
 800b71c:	4904      	ldr	r1, [pc, #16]	; (800b730 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b71e:	5ccb      	ldrb	r3, [r1, r3]
 800b720:	f003 031f 	and.w	r3, r3, #31
 800b724:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b728:	4618      	mov	r0, r3
 800b72a:	bd80      	pop	{r7, pc}
 800b72c:	40021000 	.word	0x40021000
 800b730:	080145ac 	.word	0x080145ac

0800b734 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800b734:	b580      	push	{r7, lr}
 800b736:	b086      	sub	sp, #24
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800b73c:	2300      	movs	r3, #0
 800b73e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800b740:	4b2a      	ldr	r3, [pc, #168]	; (800b7ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b744:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d003      	beq.n	800b754 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800b74c:	f7ff f8ce 	bl	800a8ec <HAL_PWREx_GetVoltageRange>
 800b750:	6178      	str	r0, [r7, #20]
 800b752:	e014      	b.n	800b77e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800b754:	4b25      	ldr	r3, [pc, #148]	; (800b7ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b758:	4a24      	ldr	r2, [pc, #144]	; (800b7ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b75a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b75e:	6593      	str	r3, [r2, #88]	; 0x58
 800b760:	4b22      	ldr	r3, [pc, #136]	; (800b7ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b764:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b768:	60fb      	str	r3, [r7, #12]
 800b76a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800b76c:	f7ff f8be 	bl	800a8ec <HAL_PWREx_GetVoltageRange>
 800b770:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800b772:	4b1e      	ldr	r3, [pc, #120]	; (800b7ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b776:	4a1d      	ldr	r2, [pc, #116]	; (800b7ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b778:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b77c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b77e:	697b      	ldr	r3, [r7, #20]
 800b780:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b784:	d10b      	bne.n	800b79e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	2b80      	cmp	r3, #128	; 0x80
 800b78a:	d919      	bls.n	800b7c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	2ba0      	cmp	r3, #160	; 0xa0
 800b790:	d902      	bls.n	800b798 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b792:	2302      	movs	r3, #2
 800b794:	613b      	str	r3, [r7, #16]
 800b796:	e013      	b.n	800b7c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b798:	2301      	movs	r3, #1
 800b79a:	613b      	str	r3, [r7, #16]
 800b79c:	e010      	b.n	800b7c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	2b80      	cmp	r3, #128	; 0x80
 800b7a2:	d902      	bls.n	800b7aa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800b7a4:	2303      	movs	r3, #3
 800b7a6:	613b      	str	r3, [r7, #16]
 800b7a8:	e00a      	b.n	800b7c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	2b80      	cmp	r3, #128	; 0x80
 800b7ae:	d102      	bne.n	800b7b6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b7b0:	2302      	movs	r3, #2
 800b7b2:	613b      	str	r3, [r7, #16]
 800b7b4:	e004      	b.n	800b7c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2b70      	cmp	r3, #112	; 0x70
 800b7ba:	d101      	bne.n	800b7c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b7bc:	2301      	movs	r3, #1
 800b7be:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800b7c0:	4b0b      	ldr	r3, [pc, #44]	; (800b7f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	f023 0207 	bic.w	r2, r3, #7
 800b7c8:	4909      	ldr	r1, [pc, #36]	; (800b7f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b7ca:	693b      	ldr	r3, [r7, #16]
 800b7cc:	4313      	orrs	r3, r2
 800b7ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800b7d0:	4b07      	ldr	r3, [pc, #28]	; (800b7f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	f003 0307 	and.w	r3, r3, #7
 800b7d8:	693a      	ldr	r2, [r7, #16]
 800b7da:	429a      	cmp	r2, r3
 800b7dc:	d001      	beq.n	800b7e2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800b7de:	2301      	movs	r3, #1
 800b7e0:	e000      	b.n	800b7e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800b7e2:	2300      	movs	r3, #0
}
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	3718      	adds	r7, #24
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd80      	pop	{r7, pc}
 800b7ec:	40021000 	.word	0x40021000
 800b7f0:	40022000 	.word	0x40022000

0800b7f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b086      	sub	sp, #24
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b800:	2300      	movs	r3, #0
 800b802:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d041      	beq.n	800b894 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b814:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800b818:	d02a      	beq.n	800b870 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800b81a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800b81e:	d824      	bhi.n	800b86a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800b820:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b824:	d008      	beq.n	800b838 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800b826:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b82a:	d81e      	bhi.n	800b86a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d00a      	beq.n	800b846 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800b830:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b834:	d010      	beq.n	800b858 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b836:	e018      	b.n	800b86a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800b838:	4b86      	ldr	r3, [pc, #536]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b83a:	68db      	ldr	r3, [r3, #12]
 800b83c:	4a85      	ldr	r2, [pc, #532]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b83e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b842:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b844:	e015      	b.n	800b872 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	3304      	adds	r3, #4
 800b84a:	2100      	movs	r1, #0
 800b84c:	4618      	mov	r0, r3
 800b84e:	f001 f98d 	bl	800cb6c <RCCEx_PLLSAI1_Config>
 800b852:	4603      	mov	r3, r0
 800b854:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b856:	e00c      	b.n	800b872 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	3320      	adds	r3, #32
 800b85c:	2100      	movs	r1, #0
 800b85e:	4618      	mov	r0, r3
 800b860:	f001 fa76 	bl	800cd50 <RCCEx_PLLSAI2_Config>
 800b864:	4603      	mov	r3, r0
 800b866:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b868:	e003      	b.n	800b872 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b86a:	2301      	movs	r3, #1
 800b86c:	74fb      	strb	r3, [r7, #19]
      break;
 800b86e:	e000      	b.n	800b872 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800b870:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b872:	7cfb      	ldrb	r3, [r7, #19]
 800b874:	2b00      	cmp	r3, #0
 800b876:	d10b      	bne.n	800b890 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b878:	4b76      	ldr	r3, [pc, #472]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b87a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b87e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b886:	4973      	ldr	r1, [pc, #460]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b888:	4313      	orrs	r3, r2
 800b88a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800b88e:	e001      	b.n	800b894 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b890:	7cfb      	ldrb	r3, [r7, #19]
 800b892:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d041      	beq.n	800b924 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b8a4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b8a8:	d02a      	beq.n	800b900 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800b8aa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b8ae:	d824      	bhi.n	800b8fa <HAL_RCCEx_PeriphCLKConfig+0x106>
 800b8b0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b8b4:	d008      	beq.n	800b8c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b8b6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b8ba:	d81e      	bhi.n	800b8fa <HAL_RCCEx_PeriphCLKConfig+0x106>
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d00a      	beq.n	800b8d6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800b8c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b8c4:	d010      	beq.n	800b8e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800b8c6:	e018      	b.n	800b8fa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800b8c8:	4b62      	ldr	r3, [pc, #392]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b8ca:	68db      	ldr	r3, [r3, #12]
 800b8cc:	4a61      	ldr	r2, [pc, #388]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b8ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b8d2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b8d4:	e015      	b.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	3304      	adds	r3, #4
 800b8da:	2100      	movs	r1, #0
 800b8dc:	4618      	mov	r0, r3
 800b8de:	f001 f945 	bl	800cb6c <RCCEx_PLLSAI1_Config>
 800b8e2:	4603      	mov	r3, r0
 800b8e4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b8e6:	e00c      	b.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	3320      	adds	r3, #32
 800b8ec:	2100      	movs	r1, #0
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	f001 fa2e 	bl	800cd50 <RCCEx_PLLSAI2_Config>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b8f8:	e003      	b.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b8fa:	2301      	movs	r3, #1
 800b8fc:	74fb      	strb	r3, [r7, #19]
      break;
 800b8fe:	e000      	b.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800b900:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b902:	7cfb      	ldrb	r3, [r7, #19]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d10b      	bne.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800b908:	4b52      	ldr	r3, [pc, #328]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b90a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b90e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b916:	494f      	ldr	r1, [pc, #316]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b918:	4313      	orrs	r3, r2
 800b91a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800b91e:	e001      	b.n	800b924 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b920:	7cfb      	ldrb	r3, [r7, #19]
 800b922:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	f000 80a0 	beq.w	800ba72 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b932:	2300      	movs	r3, #0
 800b934:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b936:	4b47      	ldr	r3, [pc, #284]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b938:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b93a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d101      	bne.n	800b946 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800b942:	2301      	movs	r3, #1
 800b944:	e000      	b.n	800b948 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800b946:	2300      	movs	r3, #0
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d00d      	beq.n	800b968 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b94c:	4b41      	ldr	r3, [pc, #260]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b94e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b950:	4a40      	ldr	r2, [pc, #256]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b952:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b956:	6593      	str	r3, [r2, #88]	; 0x58
 800b958:	4b3e      	ldr	r3, [pc, #248]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b95a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b95c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b960:	60bb      	str	r3, [r7, #8]
 800b962:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b964:	2301      	movs	r3, #1
 800b966:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b968:	4b3b      	ldr	r3, [pc, #236]	; (800ba58 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	4a3a      	ldr	r2, [pc, #232]	; (800ba58 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800b96e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b972:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b974:	f7fa ffe4 	bl	8006940 <HAL_GetTick>
 800b978:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b97a:	e009      	b.n	800b990 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b97c:	f7fa ffe0 	bl	8006940 <HAL_GetTick>
 800b980:	4602      	mov	r2, r0
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	1ad3      	subs	r3, r2, r3
 800b986:	2b02      	cmp	r3, #2
 800b988:	d902      	bls.n	800b990 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800b98a:	2303      	movs	r3, #3
 800b98c:	74fb      	strb	r3, [r7, #19]
        break;
 800b98e:	e005      	b.n	800b99c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b990:	4b31      	ldr	r3, [pc, #196]	; (800ba58 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d0ef      	beq.n	800b97c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800b99c:	7cfb      	ldrb	r3, [r7, #19]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d15c      	bne.n	800ba5c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b9a2:	4b2c      	ldr	r3, [pc, #176]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b9a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b9a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b9ac:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b9ae:	697b      	ldr	r3, [r7, #20]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d01f      	beq.n	800b9f4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9ba:	697a      	ldr	r2, [r7, #20]
 800b9bc:	429a      	cmp	r2, r3
 800b9be:	d019      	beq.n	800b9f4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b9c0:	4b24      	ldr	r3, [pc, #144]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b9c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b9c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b9ca:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b9cc:	4b21      	ldr	r3, [pc, #132]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b9ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b9d2:	4a20      	ldr	r2, [pc, #128]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b9d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b9d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b9dc:	4b1d      	ldr	r3, [pc, #116]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b9de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b9e2:	4a1c      	ldr	r2, [pc, #112]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b9e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b9e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b9ec:	4a19      	ldr	r2, [pc, #100]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b9ee:	697b      	ldr	r3, [r7, #20]
 800b9f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b9f4:	697b      	ldr	r3, [r7, #20]
 800b9f6:	f003 0301 	and.w	r3, r3, #1
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d016      	beq.n	800ba2c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9fe:	f7fa ff9f 	bl	8006940 <HAL_GetTick>
 800ba02:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ba04:	e00b      	b.n	800ba1e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ba06:	f7fa ff9b 	bl	8006940 <HAL_GetTick>
 800ba0a:	4602      	mov	r2, r0
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	1ad3      	subs	r3, r2, r3
 800ba10:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba14:	4293      	cmp	r3, r2
 800ba16:	d902      	bls.n	800ba1e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800ba18:	2303      	movs	r3, #3
 800ba1a:	74fb      	strb	r3, [r7, #19]
            break;
 800ba1c:	e006      	b.n	800ba2c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ba1e:	4b0d      	ldr	r3, [pc, #52]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ba20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba24:	f003 0302 	and.w	r3, r3, #2
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d0ec      	beq.n	800ba06 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800ba2c:	7cfb      	ldrb	r3, [r7, #19]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d10c      	bne.n	800ba4c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ba32:	4b08      	ldr	r3, [pc, #32]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ba34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba38:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba42:	4904      	ldr	r1, [pc, #16]	; (800ba54 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ba44:	4313      	orrs	r3, r2
 800ba46:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800ba4a:	e009      	b.n	800ba60 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ba4c:	7cfb      	ldrb	r3, [r7, #19]
 800ba4e:	74bb      	strb	r3, [r7, #18]
 800ba50:	e006      	b.n	800ba60 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800ba52:	bf00      	nop
 800ba54:	40021000 	.word	0x40021000
 800ba58:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba5c:	7cfb      	ldrb	r3, [r7, #19]
 800ba5e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800ba60:	7c7b      	ldrb	r3, [r7, #17]
 800ba62:	2b01      	cmp	r3, #1
 800ba64:	d105      	bne.n	800ba72 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ba66:	4ba6      	ldr	r3, [pc, #664]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800ba68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba6a:	4aa5      	ldr	r2, [pc, #660]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800ba6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ba70:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	f003 0301 	and.w	r3, r3, #1
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d00a      	beq.n	800ba94 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800ba7e:	4ba0      	ldr	r3, [pc, #640]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800ba80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba84:	f023 0203 	bic.w	r2, r3, #3
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba8c:	499c      	ldr	r1, [pc, #624]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800ba8e:	4313      	orrs	r3, r2
 800ba90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	f003 0302 	and.w	r3, r3, #2
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d00a      	beq.n	800bab6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800baa0:	4b97      	ldr	r3, [pc, #604]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800baa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800baa6:	f023 020c 	bic.w	r2, r3, #12
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800baae:	4994      	ldr	r1, [pc, #592]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bab0:	4313      	orrs	r3, r2
 800bab2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	f003 0304 	and.w	r3, r3, #4
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d00a      	beq.n	800bad8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bac2:	4b8f      	ldr	r3, [pc, #572]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bac8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bad0:	498b      	ldr	r1, [pc, #556]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bad2:	4313      	orrs	r3, r2
 800bad4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	f003 0308 	and.w	r3, r3, #8
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d00a      	beq.n	800bafa <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800bae4:	4b86      	ldr	r3, [pc, #536]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800baea:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800baf2:	4983      	ldr	r1, [pc, #524]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800baf4:	4313      	orrs	r3, r2
 800baf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	f003 0310 	and.w	r3, r3, #16
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d00a      	beq.n	800bb1c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800bb06:	4b7e      	ldr	r3, [pc, #504]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bb14:	497a      	ldr	r1, [pc, #488]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb16:	4313      	orrs	r3, r2
 800bb18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	f003 0320 	and.w	r3, r3, #32
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d00a      	beq.n	800bb3e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bb28:	4b75      	ldr	r3, [pc, #468]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb2e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb36:	4972      	ldr	r1, [pc, #456]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb38:	4313      	orrs	r3, r2
 800bb3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d00a      	beq.n	800bb60 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bb4a:	4b6d      	ldr	r3, [pc, #436]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb50:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bb58:	4969      	ldr	r1, [pc, #420]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb5a:	4313      	orrs	r3, r2
 800bb5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d00a      	beq.n	800bb82 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800bb6c:	4b64      	ldr	r3, [pc, #400]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb72:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bb7a:	4961      	ldr	r1, [pc, #388]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb7c:	4313      	orrs	r3, r2
 800bb7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d00a      	beq.n	800bba4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800bb8e:	4b5c      	ldr	r3, [pc, #368]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb94:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb9c:	4958      	ldr	r1, [pc, #352]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb9e:	4313      	orrs	r3, r2
 800bba0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d00a      	beq.n	800bbc6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bbb0:	4b53      	ldr	r3, [pc, #332]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bbb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbb6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbbe:	4950      	ldr	r1, [pc, #320]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bbc0:	4313      	orrs	r3, r2
 800bbc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d00a      	beq.n	800bbe8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bbd2:	4b4b      	ldr	r3, [pc, #300]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bbd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbd8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bbe0:	4947      	ldr	r1, [pc, #284]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bbe2:	4313      	orrs	r3, r2
 800bbe4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d00a      	beq.n	800bc0a <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bbf4:	4b42      	ldr	r3, [pc, #264]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bbf6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bbfa:	f023 0203 	bic.w	r2, r3, #3
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bc02:	493f      	ldr	r1, [pc, #252]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc04:	4313      	orrs	r3, r2
 800bc06:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d028      	beq.n	800bc68 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800bc16:	4b3a      	ldr	r3, [pc, #232]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc1c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc24:	4936      	ldr	r1, [pc, #216]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc26:	4313      	orrs	r3, r2
 800bc28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc30:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bc34:	d106      	bne.n	800bc44 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bc36:	4b32      	ldr	r3, [pc, #200]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc38:	68db      	ldr	r3, [r3, #12]
 800bc3a:	4a31      	ldr	r2, [pc, #196]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bc40:	60d3      	str	r3, [r2, #12]
 800bc42:	e011      	b.n	800bc68 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc48:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bc4c:	d10c      	bne.n	800bc68 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	3304      	adds	r3, #4
 800bc52:	2101      	movs	r1, #1
 800bc54:	4618      	mov	r0, r3
 800bc56:	f000 ff89 	bl	800cb6c <RCCEx_PLLSAI1_Config>
 800bc5a:	4603      	mov	r3, r0
 800bc5c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800bc5e:	7cfb      	ldrb	r3, [r7, #19]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d001      	beq.n	800bc68 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 800bc64:	7cfb      	ldrb	r3, [r7, #19]
 800bc66:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d028      	beq.n	800bcc6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800bc74:	4b22      	ldr	r3, [pc, #136]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc7a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bc82:	491f      	ldr	r1, [pc, #124]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc84:	4313      	orrs	r3, r2
 800bc86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bc8e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bc92:	d106      	bne.n	800bca2 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bc94:	4b1a      	ldr	r3, [pc, #104]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc96:	68db      	ldr	r3, [r3, #12]
 800bc98:	4a19      	ldr	r2, [pc, #100]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bc9e:	60d3      	str	r3, [r2, #12]
 800bca0:	e011      	b.n	800bcc6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bca6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bcaa:	d10c      	bne.n	800bcc6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	3304      	adds	r3, #4
 800bcb0:	2101      	movs	r1, #1
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	f000 ff5a 	bl	800cb6c <RCCEx_PLLSAI1_Config>
 800bcb8:	4603      	mov	r3, r0
 800bcba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bcbc:	7cfb      	ldrb	r3, [r7, #19]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d001      	beq.n	800bcc6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800bcc2:	7cfb      	ldrb	r3, [r7, #19]
 800bcc4:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d02a      	beq.n	800bd28 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bcd2:	4b0b      	ldr	r3, [pc, #44]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bcd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bcd8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bce0:	4907      	ldr	r1, [pc, #28]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bce2:	4313      	orrs	r3, r2
 800bce4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bcec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bcf0:	d108      	bne.n	800bd04 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bcf2:	4b03      	ldr	r3, [pc, #12]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bcf4:	68db      	ldr	r3, [r3, #12]
 800bcf6:	4a02      	ldr	r2, [pc, #8]	; (800bd00 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bcf8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bcfc:	60d3      	str	r3, [r2, #12]
 800bcfe:	e013      	b.n	800bd28 <HAL_RCCEx_PeriphCLKConfig+0x534>
 800bd00:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bd08:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bd0c:	d10c      	bne.n	800bd28 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	3304      	adds	r3, #4
 800bd12:	2101      	movs	r1, #1
 800bd14:	4618      	mov	r0, r3
 800bd16:	f000 ff29 	bl	800cb6c <RCCEx_PLLSAI1_Config>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bd1e:	7cfb      	ldrb	r3, [r7, #19]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d001      	beq.n	800bd28 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 800bd24:	7cfb      	ldrb	r3, [r7, #19]
 800bd26:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d02f      	beq.n	800bd94 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800bd34:	4b2c      	ldr	r3, [pc, #176]	; (800bde8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800bd36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd3a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd42:	4929      	ldr	r1, [pc, #164]	; (800bde8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800bd44:	4313      	orrs	r3, r2
 800bd46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd4e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bd52:	d10d      	bne.n	800bd70 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	3304      	adds	r3, #4
 800bd58:	2102      	movs	r1, #2
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	f000 ff06 	bl	800cb6c <RCCEx_PLLSAI1_Config>
 800bd60:	4603      	mov	r3, r0
 800bd62:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bd64:	7cfb      	ldrb	r3, [r7, #19]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d014      	beq.n	800bd94 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800bd6a:	7cfb      	ldrb	r3, [r7, #19]
 800bd6c:	74bb      	strb	r3, [r7, #18]
 800bd6e:	e011      	b.n	800bd94 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd74:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bd78:	d10c      	bne.n	800bd94 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	3320      	adds	r3, #32
 800bd7e:	2102      	movs	r1, #2
 800bd80:	4618      	mov	r0, r3
 800bd82:	f000 ffe5 	bl	800cd50 <RCCEx_PLLSAI2_Config>
 800bd86:	4603      	mov	r3, r0
 800bd88:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bd8a:	7cfb      	ldrb	r3, [r7, #19]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d001      	beq.n	800bd94 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800bd90:	7cfb      	ldrb	r3, [r7, #19]
 800bd92:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d00b      	beq.n	800bdb8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800bda0:	4b11      	ldr	r3, [pc, #68]	; (800bde8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800bda2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bda6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bdb0:	490d      	ldr	r1, [pc, #52]	; (800bde8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800bdb2:	4313      	orrs	r3, r2
 800bdb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d00b      	beq.n	800bddc <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800bdc4:	4b08      	ldr	r3, [pc, #32]	; (800bde8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800bdc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bdca:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bdd4:	4904      	ldr	r1, [pc, #16]	; (800bde8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800bdd6:	4313      	orrs	r3, r2
 800bdd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800bddc:	7cbb      	ldrb	r3, [r7, #18]
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	3718      	adds	r7, #24
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}
 800bde6:	bf00      	nop
 800bde8:	40021000 	.word	0x40021000

0800bdec <HAL_RCCEx_GetPeriphCLKConfig>:
  *         clocks(SAI1, SAI2, LPTIM1, LPTIM2, I2C1, I2C2, I2C3, I2C4, LPUART1,
  *         USART1, USART2, USART3, UART4, UART5, RTC, ADCx, DFSDMx, SWPMI1, USB, SDMMC1 and RNG).
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bdec:	b480      	push	{r7}
 800bdee:	b083      	sub	sp, #12
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
                                        RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCLK_ADC    | RCC_PERIPHCLK_SWPMI1 | RCC_PERIPHCLK_DFSDM1 | \
                                        RCC_PERIPHCLK_RTC ;

#elif defined(STM32L496xx) || defined(STM32L4A6xx)

  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4  | RCC_PERIPHCLK_UART5  | \
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	4a77      	ldr	r2, [pc, #476]	; (800bfd4 <HAL_RCCEx_GetPeriphCLKConfig+0x1e8>)
 800bdf8:	601a      	str	r2, [r3, #0]

#if defined(RCC_PLLSAI1_SUPPORT)

  /* Get the PLLSAI1 Clock configuration -----------------------------------------------*/

  PeriphClkInit->PLLSAI1.PLLSAI1Source = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC) >> RCC_PLLCFGR_PLLSRC_Pos;
 800bdfa:	4b77      	ldr	r3, [pc, #476]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bdfc:	68db      	ldr	r3, [r3, #12]
 800bdfe:	f003 0203 	and.w	r2, r3, #3
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	605a      	str	r2, [r3, #4]
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
  PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U;
#else
  PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 800be06:	4b74      	ldr	r3, [pc, #464]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800be08:	68db      	ldr	r3, [r3, #12]
 800be0a:	091b      	lsrs	r3, r3, #4
 800be0c:	f003 0307 	and.w	r3, r3, #7
 800be10:	1c5a      	adds	r2, r3, #1
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	609a      	str	r2, [r3, #8]
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
  PeriphClkInit->PLLSAI1.PLLSAI1N = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800be16:	4b70      	ldr	r3, [pc, #448]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800be18:	691b      	ldr	r3, [r3, #16]
 800be1a:	0a1b      	lsrs	r3, r3, #8
 800be1c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLSAI1.PLLSAI1P = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) >> RCC_PLLSAI1CFGR_PLLSAI1P_Pos) << 4U) + 7U;
 800be24:	4b6c      	ldr	r3, [pc, #432]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800be26:	691b      	ldr	r3, [r3, #16]
 800be28:	0c5b      	lsrs	r3, r3, #17
 800be2a:	011b      	lsls	r3, r3, #4
 800be2c:	f003 0310 	and.w	r3, r3, #16
 800be30:	1dda      	adds	r2, r3, #7
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLSAI1.PLLSAI1Q = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) * 2U;
 800be36:	4b68      	ldr	r3, [pc, #416]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800be38:	691b      	ldr	r3, [r3, #16]
 800be3a:	0d5b      	lsrs	r3, r3, #21
 800be3c:	f003 0303 	and.w	r3, r3, #3
 800be40:	3301      	adds	r3, #1
 800be42:	005a      	lsls	r2, r3, #1
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI1.PLLSAI1R = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) * 2U;
 800be48:	4b63      	ldr	r3, [pc, #396]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800be4a:	691b      	ldr	r3, [r3, #16]
 800be4c:	0e5b      	lsrs	r3, r3, #25
 800be4e:	f003 0303 	and.w	r3, r3, #3
 800be52:	3301      	adds	r3, #1
 800be54:	005a      	lsls	r2, r3, #1
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	619a      	str	r2, [r3, #24]

#if defined(RCC_PLLSAI2_SUPPORT)

  /* Get the PLLSAI2 Clock configuration -----------------------------------------------*/

  PeriphClkInit->PLLSAI2.PLLSAI2Source = PeriphClkInit->PLLSAI1.PLLSAI1Source;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	685a      	ldr	r2, [r3, #4]
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	621a      	str	r2, [r3, #32]
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
  PeriphClkInit->PLLSAI2.PLLSAI2M = (READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U;
#else
  PeriphClkInit->PLLSAI2.PLLSAI2M = PeriphClkInit->PLLSAI1.PLLSAI1M;
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	689a      	ldr	r2, [r3, #8]
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	625a      	str	r2, [r3, #36]	; 0x24
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
  PeriphClkInit->PLLSAI2.PLLSAI2N = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800be6a:	4b5b      	ldr	r3, [pc, #364]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800be6c:	695b      	ldr	r3, [r3, #20]
 800be6e:	0a1b      	lsrs	r3, r3, #8
 800be70:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	629a      	str	r2, [r3, #40]	; 0x28
  PeriphClkInit->PLLSAI2.PLLSAI2P = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) >> RCC_PLLSAI2CFGR_PLLSAI2P_Pos) << 4U) + 7U;
 800be78:	4b57      	ldr	r3, [pc, #348]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800be7a:	695b      	ldr	r3, [r3, #20]
 800be7c:	0c5b      	lsrs	r3, r3, #17
 800be7e:	011b      	lsls	r3, r3, #4
 800be80:	f003 0310 	and.w	r3, r3, #16
 800be84:	1dda      	adds	r2, r3, #7
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	62da      	str	r2, [r3, #44]	; 0x2c
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
  PeriphClkInit->PLLSAI2.PLLSAI2Q = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2Q) >> RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) + 1U) * 2U;
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
  PeriphClkInit->PLLSAI2.PLLSAI2R = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R)>> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) * 2U;
 800be8a:	4b53      	ldr	r3, [pc, #332]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800be8c:	695b      	ldr	r3, [r3, #20]
 800be8e:	0e5b      	lsrs	r3, r3, #25
 800be90:	f003 0303 	and.w	r3, r3, #3
 800be94:	3301      	adds	r3, #1
 800be96:	005a      	lsls	r2, r3, #1
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	631a      	str	r2, [r3, #48]	; 0x30

#endif /* RCC_PLLSAI2_SUPPORT */

  /* Get the USART1 clock source ---------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 800be9c:	4b4e      	ldr	r3, [pc, #312]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800be9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bea2:	f003 0203 	and.w	r2, r3, #3
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	639a      	str	r2, [r3, #56]	; 0x38
  /* Get the USART2 clock source ---------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 800beaa:	4b4b      	ldr	r3, [pc, #300]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800beac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800beb0:	f003 020c 	and.w	r2, r3, #12
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	63da      	str	r2, [r3, #60]	; 0x3c

#if defined(USART3)
  /* Get the USART3 clock source ---------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();
 800beb8:	4b47      	ldr	r3, [pc, #284]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800beba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bebe:	f003 0230 	and.w	r2, r3, #48	; 0x30
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* USART3 */

#if defined(UART4)
  /* Get the UART4 clock source ----------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection   = __HAL_RCC_GET_UART4_SOURCE();
 800bec6:	4b44      	ldr	r3, [pc, #272]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800becc:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	645a      	str	r2, [r3, #68]	; 0x44
#endif /* UART4 */

#if defined(UART5)
  /* Get the UART5 clock source ----------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection   = __HAL_RCC_GET_UART5_SOURCE();
 800bed4:	4b40      	ldr	r3, [pc, #256]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800beda:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	649a      	str	r2, [r3, #72]	; 0x48
#endif /* UART5 */

  /* Get the LPUART1 clock source --------------------------------------------*/
  PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 800bee2:	4b3d      	ldr	r3, [pc, #244]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bee8:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get the I2C1 clock source -----------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 800bef0:	4b39      	ldr	r3, [pc, #228]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bef6:	f403 5240 	and.w	r2, r3, #12288	; 0x3000
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	651a      	str	r2, [r3, #80]	; 0x50

#if defined(I2C2)
   /* Get the I2C2 clock source ----------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();
 800befe:	4b36      	ldr	r3, [pc, #216]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bf00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf04:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	655a      	str	r2, [r3, #84]	; 0x54
#endif /* I2C2 */

  /* Get the I2C3 clock source -----------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
 800bf0c:	4b32      	ldr	r3, [pc, #200]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bf0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf12:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	659a      	str	r2, [r3, #88]	; 0x58

#if defined(I2C4)
  /* Get the I2C4 clock source -----------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection    = __HAL_RCC_GET_I2C4_SOURCE();
 800bf1a:	4b2f      	ldr	r3, [pc, #188]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bf1c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bf20:	f003 0203 	and.w	r2, r3, #3
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* I2C4 */

  /* Get the LPTIM1 clock source ---------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
 800bf28:	4b2b      	ldr	r3, [pc, #172]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bf2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf2e:	f403 2240 	and.w	r2, r3, #786432	; 0xc0000
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	661a      	str	r2, [r3, #96]	; 0x60

  /* Get the LPTIM2 clock source ---------------------------------------------*/
  PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
 800bf36:	4b28      	ldr	r3, [pc, #160]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bf38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf3c:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(SAI1)
  /* Get the SAI1 clock source -----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection    = __HAL_RCC_GET_SAI1_SOURCE();
 800bf44:	4b24      	ldr	r3, [pc, #144]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bf46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf4a:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	669a      	str	r2, [r3, #104]	; 0x68
#endif /* SAI1 */

#if defined(SAI2)
  /* Get the SAI2 clock source -----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection    = __HAL_RCC_GET_SAI2_SOURCE();
 800bf52:	4b21      	ldr	r3, [pc, #132]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bf54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf58:	f003 7240 	and.w	r2, r3, #50331648	; 0x3000000
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	66da      	str	r2, [r3, #108]	; 0x6c
#endif /* SAI2 */

  /* Get the RTC clock source ------------------------------------------------*/
  PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 800bf60:	4b1d      	ldr	r3, [pc, #116]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bf62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf66:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

#if defined(USB_OTG_FS) || defined(USB)
  /* Get the USB clock source ------------------------------------------------*/
  PeriphClkInit->UsbClockSelection   = __HAL_RCC_GET_USB_SOURCE();
 800bf70:	4b19      	ldr	r3, [pc, #100]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bf72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf76:	f003 6240 	and.w	r2, r3, #201326592	; 0xc000000
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	671a      	str	r2, [r3, #112]	; 0x70
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)
  /* Get the SDMMC1 clock source ---------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection   = __HAL_RCC_GET_SDMMC1_SOURCE();
 800bf7e:	4b16      	ldr	r3, [pc, #88]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bf80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf84:	f003 6240 	and.w	r2, r3, #201326592	; 0xc000000
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	675a      	str	r2, [r3, #116]	; 0x74
#endif /* SDMMC1 */

  /* Get the RNG clock source ------------------------------------------------*/
  PeriphClkInit->RngClockSelection   = __HAL_RCC_GET_RNG_SOURCE();
 800bf8c:	4b12      	ldr	r3, [pc, #72]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bf8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf92:	f003 6240 	and.w	r2, r3, #201326592	; 0xc000000
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	679a      	str	r2, [r3, #120]	; 0x78

#if !defined(STM32L412xx) && !defined(STM32L422xx)
  /* Get the ADC clock source ------------------------------------------------*/
  PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
 800bf9a:	4b0f      	ldr	r3, [pc, #60]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bf9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfa0:	f003 5240 	and.w	r2, r3, #805306368	; 0x30000000
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	67da      	str	r2, [r3, #124]	; 0x7c
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)
  /* Get the SWPMI1 clock source ---------------------------------------------*/
  PeriphClkInit->Swpmi1ClockSelection  = __HAL_RCC_GET_SWPMI1_SOURCE();
 800bfa8:	4b0b      	ldr	r3, [pc, #44]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bfaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfae:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)
  /* Get the DFSDM1 clock source ---------------------------------------------*/
  PeriphClkInit->Dfsdm1ClockSelection  = __HAL_RCC_GET_DFSDM1_SOURCE();
 800bfb8:	4b07      	ldr	r3, [pc, #28]	; (800bfd8 <HAL_RCCEx_GetPeriphCLKConfig+0x1ec>)
 800bfba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfbe:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /* Get the OctoSPIclock source --------------------------------------------*/
  PeriphClkInit->OspiClockSelection = __HAL_RCC_GET_OSPI_SOURCE();
#endif /* OCTOSPI1 || OCTOSPI2 */
}
 800bfc8:	bf00      	nop
 800bfca:	370c      	adds	r7, #12
 800bfcc:	46bd      	mov	sp, r7
 800bfce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd2:	4770      	bx	lr
 800bfd4:	001fffff 	.word	0x001fffff
 800bfd8:	40021000 	.word	0x40021000

0800bfdc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	b088      	sub	sp, #32
 800bfe0:	af00      	add	r7, sp, #0
 800bfe2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bfee:	d13e      	bne.n	800c06e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800bff0:	4bb4      	ldr	r3, [pc, #720]	; (800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800bff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bff6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bffa:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 800bffc:	693b      	ldr	r3, [r7, #16]
 800bffe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c002:	d028      	beq.n	800c056 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 800c004:	693b      	ldr	r3, [r7, #16]
 800c006:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c00a:	f200 858c 	bhi.w	800cb26 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 800c00e:	693b      	ldr	r3, [r7, #16]
 800c010:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c014:	d005      	beq.n	800c022 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800c016:	693b      	ldr	r3, [r7, #16]
 800c018:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c01c:	d00e      	beq.n	800c03c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800c01e:	f000 bd82 	b.w	800cb26 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c022:	4ba8      	ldr	r3, [pc, #672]	; (800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800c024:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c028:	f003 0302 	and.w	r3, r3, #2
 800c02c:	2b02      	cmp	r3, #2
 800c02e:	f040 857c 	bne.w	800cb2a <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
        frequency = LSE_VALUE;
 800c032:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c036:	61fb      	str	r3, [r7, #28]
      break;
 800c038:	f000 bd77 	b.w	800cb2a <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800c03c:	4ba1      	ldr	r3, [pc, #644]	; (800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800c03e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c042:	f003 0302 	and.w	r3, r3, #2
 800c046:	2b02      	cmp	r3, #2
 800c048:	f040 8571 	bne.w	800cb2e <HAL_RCCEx_GetPeriphCLKFreq+0xb52>
          frequency = LSI_VALUE;
 800c04c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800c050:	61fb      	str	r3, [r7, #28]
      break;
 800c052:	f000 bd6c 	b.w	800cb2e <HAL_RCCEx_GetPeriphCLKFreq+0xb52>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c056:	4b9b      	ldr	r3, [pc, #620]	; (800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c05e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c062:	f040 8566 	bne.w	800cb32 <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
        frequency = HSE_VALUE / 32U;
 800c066:	4b98      	ldr	r3, [pc, #608]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800c068:	61fb      	str	r3, [r7, #28]
      break;
 800c06a:	f000 bd62 	b.w	800cb32 <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c06e:	4b95      	ldr	r3, [pc, #596]	; (800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800c070:	68db      	ldr	r3, [r3, #12]
 800c072:	f003 0303 	and.w	r3, r3, #3
 800c076:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800c078:	697b      	ldr	r3, [r7, #20]
 800c07a:	2b03      	cmp	r3, #3
 800c07c:	d036      	beq.n	800c0ec <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c07e:	697b      	ldr	r3, [r7, #20]
 800c080:	2b03      	cmp	r3, #3
 800c082:	d840      	bhi.n	800c106 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800c084:	697b      	ldr	r3, [r7, #20]
 800c086:	2b01      	cmp	r3, #1
 800c088:	d003      	beq.n	800c092 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800c08a:	697b      	ldr	r3, [r7, #20]
 800c08c:	2b02      	cmp	r3, #2
 800c08e:	d020      	beq.n	800c0d2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 800c090:	e039      	b.n	800c106 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800c092:	4b8c      	ldr	r3, [pc, #560]	; (800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	f003 0302 	and.w	r3, r3, #2
 800c09a:	2b02      	cmp	r3, #2
 800c09c:	d116      	bne.n	800c0cc <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800c09e:	4b89      	ldr	r3, [pc, #548]	; (800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	f003 0308 	and.w	r3, r3, #8
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d005      	beq.n	800c0b6 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800c0aa:	4b86      	ldr	r3, [pc, #536]	; (800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	091b      	lsrs	r3, r3, #4
 800c0b0:	f003 030f 	and.w	r3, r3, #15
 800c0b4:	e005      	b.n	800c0c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800c0b6:	4b83      	ldr	r3, [pc, #524]	; (800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800c0b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c0bc:	0a1b      	lsrs	r3, r3, #8
 800c0be:	f003 030f 	and.w	r3, r3, #15
 800c0c2:	4a82      	ldr	r2, [pc, #520]	; (800c2cc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800c0c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c0c8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800c0ca:	e01f      	b.n	800c10c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	61bb      	str	r3, [r7, #24]
      break;
 800c0d0:	e01c      	b.n	800c10c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c0d2:	4b7c      	ldr	r3, [pc, #496]	; (800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c0da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c0de:	d102      	bne.n	800c0e6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 800c0e0:	4b7b      	ldr	r3, [pc, #492]	; (800c2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800c0e2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800c0e4:	e012      	b.n	800c10c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	61bb      	str	r3, [r7, #24]
      break;
 800c0ea:	e00f      	b.n	800c10c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c0ec:	4b75      	ldr	r3, [pc, #468]	; (800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c0f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c0f8:	d102      	bne.n	800c100 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800c0fa:	4b76      	ldr	r3, [pc, #472]	; (800c2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800c0fc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800c0fe:	e005      	b.n	800c10c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800c100:	2300      	movs	r3, #0
 800c102:	61bb      	str	r3, [r7, #24]
      break;
 800c104:	e002      	b.n	800c10c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 800c106:	2300      	movs	r3, #0
 800c108:	61bb      	str	r3, [r7, #24]
      break;
 800c10a:	bf00      	nop
    }

    switch(PeriphClk)
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c112:	f000 842a 	beq.w	800c96a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c11c:	f200 850b 	bhi.w	800cb36 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c126:	f000 80df 	beq.w	800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c130:	f200 8501 	bhi.w	800cb36 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c13a:	f000 80d5 	beq.w	800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c144:	f200 84f7 	bhi.w	800cb36 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c14e:	f000 8377 	beq.w	800c840 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c158:	f200 84ed 	bhi.w	800cb36 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c162:	f000 84c3 	beq.w	800caec <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c16c:	f200 84e3 	bhi.w	800cb36 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c176:	f000 82e6 	beq.w	800c746 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c180:	f200 84d9 	bhi.w	800cb36 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c18a:	f000 80ad 	beq.w	800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c194:	f200 84cf 	bhi.w	800cb36 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c19e:	f000 809b 	beq.w	800c2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c1a8:	f200 84c5 	bhi.w	800cb36 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c1b2:	d07f      	beq.n	800c2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c1ba:	f200 84bc 	bhi.w	800cb36 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c1c4:	f000 8448 	beq.w	800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c1ce:	f200 84b2 	bhi.w	800cb36 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c1d8:	f000 83f0 	beq.w	800c9bc <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c1e2:	f200 84a8 	bhi.w	800cb36 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c1ec:	f000 8391 	beq.w	800c912 <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c1f6:	f200 849e 	bhi.w	800cb36 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	2b80      	cmp	r3, #128	; 0x80
 800c1fe:	f000 835c 	beq.w	800c8ba <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	2b80      	cmp	r3, #128	; 0x80
 800c206:	f200 8496 	bhi.w	800cb36 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	2b20      	cmp	r3, #32
 800c20e:	d84b      	bhi.n	800c2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	2b00      	cmp	r3, #0
 800c214:	f000 848f 	beq.w	800cb36 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	3b01      	subs	r3, #1
 800c21c:	2b1f      	cmp	r3, #31
 800c21e:	f200 848a 	bhi.w	800cb36 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800c222:	a201      	add	r2, pc, #4	; (adr r2, 800c228 <HAL_RCCEx_GetPeriphCLKFreq+0x24c>)
 800c224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c228:	0800c43f 	.word	0x0800c43f
 800c22c:	0800c4af 	.word	0x0800c4af
 800c230:	0800cb37 	.word	0x0800cb37
 800c234:	0800c543 	.word	0x0800c543
 800c238:	0800cb37 	.word	0x0800cb37
 800c23c:	0800cb37 	.word	0x0800cb37
 800c240:	0800cb37 	.word	0x0800cb37
 800c244:	0800c5cb 	.word	0x0800c5cb
 800c248:	0800cb37 	.word	0x0800cb37
 800c24c:	0800cb37 	.word	0x0800cb37
 800c250:	0800cb37 	.word	0x0800cb37
 800c254:	0800cb37 	.word	0x0800cb37
 800c258:	0800cb37 	.word	0x0800cb37
 800c25c:	0800cb37 	.word	0x0800cb37
 800c260:	0800cb37 	.word	0x0800cb37
 800c264:	0800c643 	.word	0x0800c643
 800c268:	0800cb37 	.word	0x0800cb37
 800c26c:	0800cb37 	.word	0x0800cb37
 800c270:	0800cb37 	.word	0x0800cb37
 800c274:	0800cb37 	.word	0x0800cb37
 800c278:	0800cb37 	.word	0x0800cb37
 800c27c:	0800cb37 	.word	0x0800cb37
 800c280:	0800cb37 	.word	0x0800cb37
 800c284:	0800cb37 	.word	0x0800cb37
 800c288:	0800cb37 	.word	0x0800cb37
 800c28c:	0800cb37 	.word	0x0800cb37
 800c290:	0800cb37 	.word	0x0800cb37
 800c294:	0800cb37 	.word	0x0800cb37
 800c298:	0800cb37 	.word	0x0800cb37
 800c29c:	0800cb37 	.word	0x0800cb37
 800c2a0:	0800cb37 	.word	0x0800cb37
 800c2a4:	0800c6c5 	.word	0x0800c6c5
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2b40      	cmp	r3, #64	; 0x40
 800c2ac:	f000 82d9 	beq.w	800c862 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800c2b0:	f000 bc41 	b.w	800cb36 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800c2b4:	69b9      	ldr	r1, [r7, #24]
 800c2b6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800c2ba:	f000 fe25 	bl	800cf08 <RCCEx_GetSAIxPeriphCLKFreq>
 800c2be:	61f8      	str	r0, [r7, #28]
      break;
 800c2c0:	f000 bc3a 	b.w	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 800c2c4:	40021000 	.word	0x40021000
 800c2c8:	0003d090 	.word	0x0003d090
 800c2cc:	080145b4 	.word	0x080145b4
 800c2d0:	00f42400 	.word	0x00f42400
 800c2d4:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800c2d8:	69b9      	ldr	r1, [r7, #24]
 800c2da:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800c2de:	f000 fe13 	bl	800cf08 <RCCEx_GetSAIxPeriphCLKFreq>
 800c2e2:	61f8      	str	r0, [r7, #28]
      break;
 800c2e4:	f000 bc28 	b.w	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800c2e8:	4ba6      	ldr	r3, [pc, #664]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c2ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c2ee:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800c2f2:	613b      	str	r3, [r7, #16]
 800c2f4:	693b      	ldr	r3, [r7, #16]
 800c2f6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800c2fa:	d015      	beq.n	800c328 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800c2fc:	693b      	ldr	r3, [r7, #16]
 800c2fe:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800c302:	f200 8092 	bhi.w	800c42a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800c306:	693b      	ldr	r3, [r7, #16]
 800c308:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c30c:	d029      	beq.n	800c362 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 800c30e:	693b      	ldr	r3, [r7, #16]
 800c310:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c314:	f200 8089 	bhi.w	800c42a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800c318:	693b      	ldr	r3, [r7, #16]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d07b      	beq.n	800c416 <HAL_RCCEx_GetPeriphCLKFreq+0x43a>
 800c31e:	693b      	ldr	r3, [r7, #16]
 800c320:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c324:	d04a      	beq.n	800c3bc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
          break;
 800c326:	e080      	b.n	800c42a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800c328:	4b96      	ldr	r3, [pc, #600]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	f003 0302 	and.w	r3, r3, #2
 800c330:	2b02      	cmp	r3, #2
 800c332:	d17c      	bne.n	800c42e <HAL_RCCEx_GetPeriphCLKFreq+0x452>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800c334:	4b93      	ldr	r3, [pc, #588]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	f003 0308 	and.w	r3, r3, #8
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d005      	beq.n	800c34c <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 800c340:	4b90      	ldr	r3, [pc, #576]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	091b      	lsrs	r3, r3, #4
 800c346:	f003 030f 	and.w	r3, r3, #15
 800c34a:	e005      	b.n	800c358 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 800c34c:	4b8d      	ldr	r3, [pc, #564]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c34e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c352:	0a1b      	lsrs	r3, r3, #8
 800c354:	f003 030f 	and.w	r3, r3, #15
 800c358:	4a8b      	ldr	r2, [pc, #556]	; (800c588 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 800c35a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c35e:	61fb      	str	r3, [r7, #28]
          break;
 800c360:	e065      	b.n	800c42e <HAL_RCCEx_GetPeriphCLKFreq+0x452>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800c362:	4b88      	ldr	r3, [pc, #544]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c36a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c36e:	d160      	bne.n	800c432 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800c370:	4b84      	ldr	r3, [pc, #528]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c372:	68db      	ldr	r3, [r3, #12]
 800c374:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c378:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c37c:	d159      	bne.n	800c432 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800c37e:	4b81      	ldr	r3, [pc, #516]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c380:	68db      	ldr	r3, [r3, #12]
 800c382:	0a1b      	lsrs	r3, r3, #8
 800c384:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c388:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800c38a:	69bb      	ldr	r3, [r7, #24]
 800c38c:	68fa      	ldr	r2, [r7, #12]
 800c38e:	fb03 f202 	mul.w	r2, r3, r2
 800c392:	4b7c      	ldr	r3, [pc, #496]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c394:	68db      	ldr	r3, [r3, #12]
 800c396:	091b      	lsrs	r3, r3, #4
 800c398:	f003 0307 	and.w	r3, r3, #7
 800c39c:	3301      	adds	r3, #1
 800c39e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3a2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800c3a4:	4b77      	ldr	r3, [pc, #476]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c3a6:	68db      	ldr	r3, [r3, #12]
 800c3a8:	0d5b      	lsrs	r3, r3, #21
 800c3aa:	f003 0303 	and.w	r3, r3, #3
 800c3ae:	3301      	adds	r3, #1
 800c3b0:	005b      	lsls	r3, r3, #1
 800c3b2:	69ba      	ldr	r2, [r7, #24]
 800c3b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3b8:	61fb      	str	r3, [r7, #28]
          break;
 800c3ba:	e03a      	b.n	800c432 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800c3bc:	4b71      	ldr	r3, [pc, #452]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c3c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c3c8:	d135      	bne.n	800c436 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800c3ca:	4b6e      	ldr	r3, [pc, #440]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c3cc:	691b      	ldr	r3, [r3, #16]
 800c3ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c3d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c3d6:	d12e      	bne.n	800c436 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800c3d8:	4b6a      	ldr	r3, [pc, #424]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c3da:	691b      	ldr	r3, [r3, #16]
 800c3dc:	0a1b      	lsrs	r3, r3, #8
 800c3de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c3e2:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800c3e4:	69bb      	ldr	r3, [r7, #24]
 800c3e6:	68fa      	ldr	r2, [r7, #12]
 800c3e8:	fb03 f202 	mul.w	r2, r3, r2
 800c3ec:	4b65      	ldr	r3, [pc, #404]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c3ee:	68db      	ldr	r3, [r3, #12]
 800c3f0:	091b      	lsrs	r3, r3, #4
 800c3f2:	f003 0307 	and.w	r3, r3, #7
 800c3f6:	3301      	adds	r3, #1
 800c3f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3fc:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800c3fe:	4b61      	ldr	r3, [pc, #388]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c400:	691b      	ldr	r3, [r3, #16]
 800c402:	0d5b      	lsrs	r3, r3, #21
 800c404:	f003 0303 	and.w	r3, r3, #3
 800c408:	3301      	adds	r3, #1
 800c40a:	005b      	lsls	r3, r3, #1
 800c40c:	69ba      	ldr	r2, [r7, #24]
 800c40e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c412:	61fb      	str	r3, [r7, #28]
          break;
 800c414:	e00f      	b.n	800c436 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800c416:	4b5b      	ldr	r3, [pc, #364]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c418:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c41c:	f003 0302 	and.w	r3, r3, #2
 800c420:	2b02      	cmp	r3, #2
 800c422:	d10a      	bne.n	800c43a <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
            frequency = HSI48_VALUE;
 800c424:	4b59      	ldr	r3, [pc, #356]	; (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 800c426:	61fb      	str	r3, [r7, #28]
          break;
 800c428:	e007      	b.n	800c43a <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
          break;
 800c42a:	bf00      	nop
 800c42c:	e384      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c42e:	bf00      	nop
 800c430:	e382      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c432:	bf00      	nop
 800c434:	e380      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c436:	bf00      	nop
 800c438:	e37e      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c43a:	bf00      	nop
        break;
 800c43c:	e37c      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800c43e:	4b51      	ldr	r3, [pc, #324]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c444:	f003 0303 	and.w	r3, r3, #3
 800c448:	613b      	str	r3, [r7, #16]
 800c44a:	693b      	ldr	r3, [r7, #16]
 800c44c:	2b03      	cmp	r3, #3
 800c44e:	d828      	bhi.n	800c4a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4c6>
 800c450:	a201      	add	r2, pc, #4	; (adr r2, 800c458 <HAL_RCCEx_GetPeriphCLKFreq+0x47c>)
 800c452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c456:	bf00      	nop
 800c458:	0800c469 	.word	0x0800c469
 800c45c:	0800c471 	.word	0x0800c471
 800c460:	0800c479 	.word	0x0800c479
 800c464:	0800c48d 	.word	0x0800c48d
          frequency = HAL_RCC_GetPCLK2Freq();
 800c468:	f7ff f94e 	bl	800b708 <HAL_RCC_GetPCLK2Freq>
 800c46c:	61f8      	str	r0, [r7, #28]
          break;
 800c46e:	e01d      	b.n	800c4ac <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          frequency = HAL_RCC_GetSysClockFreq();
 800c470:	f7ff f89c 	bl	800b5ac <HAL_RCC_GetSysClockFreq>
 800c474:	61f8      	str	r0, [r7, #28]
          break;
 800c476:	e019      	b.n	800c4ac <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c478:	4b42      	ldr	r3, [pc, #264]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c480:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c484:	d10f      	bne.n	800c4a6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
            frequency = HSI_VALUE;
 800c486:	4b42      	ldr	r3, [pc, #264]	; (800c590 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 800c488:	61fb      	str	r3, [r7, #28]
          break;
 800c48a:	e00c      	b.n	800c4a6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c48c:	4b3d      	ldr	r3, [pc, #244]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c48e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c492:	f003 0302 	and.w	r3, r3, #2
 800c496:	2b02      	cmp	r3, #2
 800c498:	d107      	bne.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
            frequency = LSE_VALUE;
 800c49a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c49e:	61fb      	str	r3, [r7, #28]
          break;
 800c4a0:	e003      	b.n	800c4aa <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
          break;
 800c4a2:	bf00      	nop
 800c4a4:	e348      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c4a6:	bf00      	nop
 800c4a8:	e346      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c4aa:	bf00      	nop
        break;
 800c4ac:	e344      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800c4ae:	4b35      	ldr	r3, [pc, #212]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c4b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4b4:	f003 030c 	and.w	r3, r3, #12
 800c4b8:	613b      	str	r3, [r7, #16]
 800c4ba:	693b      	ldr	r3, [r7, #16]
 800c4bc:	2b0c      	cmp	r3, #12
 800c4be:	d83a      	bhi.n	800c536 <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
 800c4c0:	a201      	add	r2, pc, #4	; (adr r2, 800c4c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800c4c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4c6:	bf00      	nop
 800c4c8:	0800c4fd 	.word	0x0800c4fd
 800c4cc:	0800c537 	.word	0x0800c537
 800c4d0:	0800c537 	.word	0x0800c537
 800c4d4:	0800c537 	.word	0x0800c537
 800c4d8:	0800c505 	.word	0x0800c505
 800c4dc:	0800c537 	.word	0x0800c537
 800c4e0:	0800c537 	.word	0x0800c537
 800c4e4:	0800c537 	.word	0x0800c537
 800c4e8:	0800c50d 	.word	0x0800c50d
 800c4ec:	0800c537 	.word	0x0800c537
 800c4f0:	0800c537 	.word	0x0800c537
 800c4f4:	0800c537 	.word	0x0800c537
 800c4f8:	0800c521 	.word	0x0800c521
          frequency = HAL_RCC_GetPCLK1Freq();
 800c4fc:	f7ff f8ee 	bl	800b6dc <HAL_RCC_GetPCLK1Freq>
 800c500:	61f8      	str	r0, [r7, #28]
          break;
 800c502:	e01d      	b.n	800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
          frequency = HAL_RCC_GetSysClockFreq();
 800c504:	f7ff f852 	bl	800b5ac <HAL_RCC_GetSysClockFreq>
 800c508:	61f8      	str	r0, [r7, #28]
          break;
 800c50a:	e019      	b.n	800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c50c:	4b1d      	ldr	r3, [pc, #116]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c514:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c518:	d10f      	bne.n	800c53a <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
            frequency = HSI_VALUE;
 800c51a:	4b1d      	ldr	r3, [pc, #116]	; (800c590 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 800c51c:	61fb      	str	r3, [r7, #28]
          break;
 800c51e:	e00c      	b.n	800c53a <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c520:	4b18      	ldr	r3, [pc, #96]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c522:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c526:	f003 0302 	and.w	r3, r3, #2
 800c52a:	2b02      	cmp	r3, #2
 800c52c:	d107      	bne.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x562>
            frequency = LSE_VALUE;
 800c52e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c532:	61fb      	str	r3, [r7, #28]
          break;
 800c534:	e003      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x562>
          break;
 800c536:	bf00      	nop
 800c538:	e2fe      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c53a:	bf00      	nop
 800c53c:	e2fc      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c53e:	bf00      	nop
        break;
 800c540:	e2fa      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800c542:	4b10      	ldr	r3, [pc, #64]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 800c544:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c548:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800c54c:	613b      	str	r3, [r7, #16]
 800c54e:	693b      	ldr	r3, [r7, #16]
 800c550:	2b30      	cmp	r3, #48	; 0x30
 800c552:	d029      	beq.n	800c5a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800c554:	693b      	ldr	r3, [r7, #16]
 800c556:	2b30      	cmp	r3, #48	; 0x30
 800c558:	d831      	bhi.n	800c5be <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
 800c55a:	693b      	ldr	r3, [r7, #16]
 800c55c:	2b20      	cmp	r3, #32
 800c55e:	d019      	beq.n	800c594 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
 800c560:	693b      	ldr	r3, [r7, #16]
 800c562:	2b20      	cmp	r3, #32
 800c564:	d82b      	bhi.n	800c5be <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
 800c566:	693b      	ldr	r3, [r7, #16]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d003      	beq.n	800c574 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 800c56c:	693b      	ldr	r3, [r7, #16]
 800c56e:	2b10      	cmp	r3, #16
 800c570:	d004      	beq.n	800c57c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          break;
 800c572:	e024      	b.n	800c5be <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c574:	f7ff f8b2 	bl	800b6dc <HAL_RCC_GetPCLK1Freq>
 800c578:	61f8      	str	r0, [r7, #28]
          break;
 800c57a:	e025      	b.n	800c5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
          frequency = HAL_RCC_GetSysClockFreq();
 800c57c:	f7ff f816 	bl	800b5ac <HAL_RCC_GetSysClockFreq>
 800c580:	61f8      	str	r0, [r7, #28]
          break;
 800c582:	e021      	b.n	800c5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 800c584:	40021000 	.word	0x40021000
 800c588:	080145b4 	.word	0x080145b4
 800c58c:	02dc6c00 	.word	0x02dc6c00
 800c590:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c594:	4b8f      	ldr	r3, [pc, #572]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c59c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c5a0:	d10f      	bne.n	800c5c2 <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
            frequency = HSI_VALUE;
 800c5a2:	4b8d      	ldr	r3, [pc, #564]	; (800c7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 800c5a4:	61fb      	str	r3, [r7, #28]
          break;
 800c5a6:	e00c      	b.n	800c5c2 <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c5a8:	4b8a      	ldr	r3, [pc, #552]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 800c5aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c5ae:	f003 0302 	and.w	r3, r3, #2
 800c5b2:	2b02      	cmp	r3, #2
 800c5b4:	d107      	bne.n	800c5c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
            frequency = LSE_VALUE;
 800c5b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c5ba:	61fb      	str	r3, [r7, #28]
          break;
 800c5bc:	e003      	b.n	800c5c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
          break;
 800c5be:	bf00      	nop
 800c5c0:	e2ba      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c5c2:	bf00      	nop
 800c5c4:	e2b8      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c5c6:	bf00      	nop
        break;
 800c5c8:	e2b6      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800c5ca:	4b82      	ldr	r3, [pc, #520]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 800c5cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c5d0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800c5d4:	613b      	str	r3, [r7, #16]
 800c5d6:	693b      	ldr	r3, [r7, #16]
 800c5d8:	2bc0      	cmp	r3, #192	; 0xc0
 800c5da:	d021      	beq.n	800c620 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800c5dc:	693b      	ldr	r3, [r7, #16]
 800c5de:	2bc0      	cmp	r3, #192	; 0xc0
 800c5e0:	d829      	bhi.n	800c636 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 800c5e2:	693b      	ldr	r3, [r7, #16]
 800c5e4:	2b80      	cmp	r3, #128	; 0x80
 800c5e6:	d011      	beq.n	800c60c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 800c5e8:	693b      	ldr	r3, [r7, #16]
 800c5ea:	2b80      	cmp	r3, #128	; 0x80
 800c5ec:	d823      	bhi.n	800c636 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 800c5ee:	693b      	ldr	r3, [r7, #16]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d003      	beq.n	800c5fc <HAL_RCCEx_GetPeriphCLKFreq+0x620>
 800c5f4:	693b      	ldr	r3, [r7, #16]
 800c5f6:	2b40      	cmp	r3, #64	; 0x40
 800c5f8:	d004      	beq.n	800c604 <HAL_RCCEx_GetPeriphCLKFreq+0x628>
          break;
 800c5fa:	e01c      	b.n	800c636 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c5fc:	f7ff f86e 	bl	800b6dc <HAL_RCC_GetPCLK1Freq>
 800c600:	61f8      	str	r0, [r7, #28]
          break;
 800c602:	e01d      	b.n	800c640 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          frequency = HAL_RCC_GetSysClockFreq();
 800c604:	f7fe ffd2 	bl	800b5ac <HAL_RCC_GetSysClockFreq>
 800c608:	61f8      	str	r0, [r7, #28]
          break;
 800c60a:	e019      	b.n	800c640 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c60c:	4b71      	ldr	r3, [pc, #452]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c614:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c618:	d10f      	bne.n	800c63a <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
            frequency = HSI_VALUE;
 800c61a:	4b6f      	ldr	r3, [pc, #444]	; (800c7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 800c61c:	61fb      	str	r3, [r7, #28]
          break;
 800c61e:	e00c      	b.n	800c63a <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c620:	4b6c      	ldr	r3, [pc, #432]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 800c622:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c626:	f003 0302 	and.w	r3, r3, #2
 800c62a:	2b02      	cmp	r3, #2
 800c62c:	d107      	bne.n	800c63e <HAL_RCCEx_GetPeriphCLKFreq+0x662>
            frequency = LSE_VALUE;
 800c62e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c632:	61fb      	str	r3, [r7, #28]
          break;
 800c634:	e003      	b.n	800c63e <HAL_RCCEx_GetPeriphCLKFreq+0x662>
          break;
 800c636:	bf00      	nop
 800c638:	e27e      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c63a:	bf00      	nop
 800c63c:	e27c      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c63e:	bf00      	nop
        break;
 800c640:	e27a      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800c642:	4b64      	ldr	r3, [pc, #400]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 800c644:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c648:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c64c:	613b      	str	r3, [r7, #16]
 800c64e:	693b      	ldr	r3, [r7, #16]
 800c650:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c654:	d025      	beq.n	800c6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x6c6>
 800c656:	693b      	ldr	r3, [r7, #16]
 800c658:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c65c:	d82c      	bhi.n	800c6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 800c65e:	693b      	ldr	r3, [r7, #16]
 800c660:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c664:	d013      	beq.n	800c68e <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
 800c666:	693b      	ldr	r3, [r7, #16]
 800c668:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c66c:	d824      	bhi.n	800c6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 800c66e:	693b      	ldr	r3, [r7, #16]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d004      	beq.n	800c67e <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
 800c674:	693b      	ldr	r3, [r7, #16]
 800c676:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c67a:	d004      	beq.n	800c686 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
          break;
 800c67c:	e01c      	b.n	800c6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c67e:	f7ff f82d 	bl	800b6dc <HAL_RCC_GetPCLK1Freq>
 800c682:	61f8      	str	r0, [r7, #28]
          break;
 800c684:	e01d      	b.n	800c6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          frequency = HAL_RCC_GetSysClockFreq();
 800c686:	f7fe ff91 	bl	800b5ac <HAL_RCC_GetSysClockFreq>
 800c68a:	61f8      	str	r0, [r7, #28]
          break;
 800c68c:	e019      	b.n	800c6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c68e:	4b51      	ldr	r3, [pc, #324]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c696:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c69a:	d10f      	bne.n	800c6bc <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
            frequency = HSI_VALUE;
 800c69c:	4b4e      	ldr	r3, [pc, #312]	; (800c7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 800c69e:	61fb      	str	r3, [r7, #28]
          break;
 800c6a0:	e00c      	b.n	800c6bc <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c6a2:	4b4c      	ldr	r3, [pc, #304]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 800c6a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c6a8:	f003 0302 	and.w	r3, r3, #2
 800c6ac:	2b02      	cmp	r3, #2
 800c6ae:	d107      	bne.n	800c6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
            frequency = LSE_VALUE;
 800c6b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c6b4:	61fb      	str	r3, [r7, #28]
          break;
 800c6b6:	e003      	b.n	800c6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          break;
 800c6b8:	bf00      	nop
 800c6ba:	e23d      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c6bc:	bf00      	nop
 800c6be:	e23b      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c6c0:	bf00      	nop
        break;
 800c6c2:	e239      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800c6c4:	4b43      	ldr	r3, [pc, #268]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 800c6c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c6ca:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800c6ce:	613b      	str	r3, [r7, #16]
 800c6d0:	693b      	ldr	r3, [r7, #16]
 800c6d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c6d6:	d025      	beq.n	800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800c6d8:	693b      	ldr	r3, [r7, #16]
 800c6da:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c6de:	d82c      	bhi.n	800c73a <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
 800c6e0:	693b      	ldr	r3, [r7, #16]
 800c6e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c6e6:	d013      	beq.n	800c710 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 800c6e8:	693b      	ldr	r3, [r7, #16]
 800c6ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c6ee:	d824      	bhi.n	800c73a <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
 800c6f0:	693b      	ldr	r3, [r7, #16]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d004      	beq.n	800c700 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800c6f6:	693b      	ldr	r3, [r7, #16]
 800c6f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c6fc:	d004      	beq.n	800c708 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
          break;
 800c6fe:	e01c      	b.n	800c73a <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c700:	f7fe ffec 	bl	800b6dc <HAL_RCC_GetPCLK1Freq>
 800c704:	61f8      	str	r0, [r7, #28]
          break;
 800c706:	e01d      	b.n	800c744 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          frequency = HAL_RCC_GetSysClockFreq();
 800c708:	f7fe ff50 	bl	800b5ac <HAL_RCC_GetSysClockFreq>
 800c70c:	61f8      	str	r0, [r7, #28]
          break;
 800c70e:	e019      	b.n	800c744 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c710:	4b30      	ldr	r3, [pc, #192]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c718:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c71c:	d10f      	bne.n	800c73e <HAL_RCCEx_GetPeriphCLKFreq+0x762>
            frequency = HSI_VALUE;
 800c71e:	4b2e      	ldr	r3, [pc, #184]	; (800c7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 800c720:	61fb      	str	r3, [r7, #28]
          break;
 800c722:	e00c      	b.n	800c73e <HAL_RCCEx_GetPeriphCLKFreq+0x762>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c724:	4b2b      	ldr	r3, [pc, #172]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 800c726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c72a:	f003 0302 	and.w	r3, r3, #2
 800c72e:	2b02      	cmp	r3, #2
 800c730:	d107      	bne.n	800c742 <HAL_RCCEx_GetPeriphCLKFreq+0x766>
            frequency = LSE_VALUE;
 800c732:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c736:	61fb      	str	r3, [r7, #28]
          break;
 800c738:	e003      	b.n	800c742 <HAL_RCCEx_GetPeriphCLKFreq+0x766>
          break;
 800c73a:	bf00      	nop
 800c73c:	e1fc      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c73e:	bf00      	nop
 800c740:	e1fa      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c742:	bf00      	nop
        break;
 800c744:	e1f8      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c746:	4b23      	ldr	r3, [pc, #140]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 800c748:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c74c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c750:	613b      	str	r3, [r7, #16]
 800c752:	693b      	ldr	r3, [r7, #16]
 800c754:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c758:	d00c      	beq.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0x798>
 800c75a:	693b      	ldr	r3, [r7, #16]
 800c75c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c760:	d868      	bhi.n	800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
 800c762:	693b      	ldr	r3, [r7, #16]
 800c764:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c768:	d008      	beq.n	800c77c <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 800c76a:	693b      	ldr	r3, [r7, #16]
 800c76c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c770:	d034      	beq.n	800c7dc <HAL_RCCEx_GetPeriphCLKFreq+0x800>
          break;
 800c772:	e05f      	b.n	800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
          frequency = HAL_RCC_GetSysClockFreq();
 800c774:	f7fe ff1a 	bl	800b5ac <HAL_RCC_GetSysClockFreq>
 800c778:	61f8      	str	r0, [r7, #28]
          break;
 800c77a:	e060      	b.n	800c83e <HAL_RCCEx_GetPeriphCLKFreq+0x862>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800c77c:	4b15      	ldr	r3, [pc, #84]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c784:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c788:	d156      	bne.n	800c838 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 800c78a:	4b12      	ldr	r3, [pc, #72]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 800c78c:	691b      	ldr	r3, [r3, #16]
 800c78e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c792:	2b00      	cmp	r3, #0
 800c794:	d050      	beq.n	800c838 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800c796:	4b0f      	ldr	r3, [pc, #60]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 800c798:	691b      	ldr	r3, [r3, #16]
 800c79a:	0a1b      	lsrs	r3, r3, #8
 800c79c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c7a0:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800c7a2:	69bb      	ldr	r3, [r7, #24]
 800c7a4:	68fa      	ldr	r2, [r7, #12]
 800c7a6:	fb03 f202 	mul.w	r2, r3, r2
 800c7aa:	4b0a      	ldr	r3, [pc, #40]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 800c7ac:	68db      	ldr	r3, [r3, #12]
 800c7ae:	091b      	lsrs	r3, r3, #4
 800c7b0:	f003 0307 	and.w	r3, r3, #7
 800c7b4:	3301      	adds	r3, #1
 800c7b6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c7ba:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800c7bc:	4b05      	ldr	r3, [pc, #20]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 800c7be:	691b      	ldr	r3, [r3, #16]
 800c7c0:	0e5b      	lsrs	r3, r3, #25
 800c7c2:	f003 0303 	and.w	r3, r3, #3
 800c7c6:	3301      	adds	r3, #1
 800c7c8:	005b      	lsls	r3, r3, #1
 800c7ca:	69ba      	ldr	r2, [r7, #24]
 800c7cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800c7d0:	61fb      	str	r3, [r7, #28]
          break;
 800c7d2:	e031      	b.n	800c838 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 800c7d4:	40021000 	.word	0x40021000
 800c7d8:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800c7dc:	4b9c      	ldr	r3, [pc, #624]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c7e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c7e8:	d128      	bne.n	800c83c <HAL_RCCEx_GetPeriphCLKFreq+0x860>
 800c7ea:	4b99      	ldr	r3, [pc, #612]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800c7ec:	695b      	ldr	r3, [r3, #20]
 800c7ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d022      	beq.n	800c83c <HAL_RCCEx_GetPeriphCLKFreq+0x860>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800c7f6:	4b96      	ldr	r3, [pc, #600]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800c7f8:	695b      	ldr	r3, [r3, #20]
 800c7fa:	0a1b      	lsrs	r3, r3, #8
 800c7fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c800:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800c802:	69bb      	ldr	r3, [r7, #24]
 800c804:	68fa      	ldr	r2, [r7, #12]
 800c806:	fb03 f202 	mul.w	r2, r3, r2
 800c80a:	4b91      	ldr	r3, [pc, #580]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800c80c:	68db      	ldr	r3, [r3, #12]
 800c80e:	091b      	lsrs	r3, r3, #4
 800c810:	f003 0307 	and.w	r3, r3, #7
 800c814:	3301      	adds	r3, #1
 800c816:	fbb2 f3f3 	udiv	r3, r2, r3
 800c81a:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800c81c:	4b8c      	ldr	r3, [pc, #560]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800c81e:	695b      	ldr	r3, [r3, #20]
 800c820:	0e5b      	lsrs	r3, r3, #25
 800c822:	f003 0303 	and.w	r3, r3, #3
 800c826:	3301      	adds	r3, #1
 800c828:	005b      	lsls	r3, r3, #1
 800c82a:	69ba      	ldr	r2, [r7, #24]
 800c82c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c830:	61fb      	str	r3, [r7, #28]
          break;
 800c832:	e003      	b.n	800c83c <HAL_RCCEx_GetPeriphCLKFreq+0x860>
          break;
 800c834:	bf00      	nop
 800c836:	e17f      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c838:	bf00      	nop
 800c83a:	e17d      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c83c:	bf00      	nop
        break;
 800c83e:	e17b      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800c840:	4b83      	ldr	r3, [pc, #524]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800c842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c846:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c84a:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800c84c:	693b      	ldr	r3, [r7, #16]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d103      	bne.n	800c85a <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
          frequency = HAL_RCC_GetPCLK2Freq();
 800c852:	f7fe ff59 	bl	800b708 <HAL_RCC_GetPCLK2Freq>
 800c856:	61f8      	str	r0, [r7, #28]
        break;
 800c858:	e16e      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          frequency = HAL_RCC_GetSysClockFreq();
 800c85a:	f7fe fea7 	bl	800b5ac <HAL_RCC_GetSysClockFreq>
 800c85e:	61f8      	str	r0, [r7, #28]
        break;
 800c860:	e16a      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800c862:	4b7b      	ldr	r3, [pc, #492]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800c864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c868:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800c86c:	613b      	str	r3, [r7, #16]
 800c86e:	693b      	ldr	r3, [r7, #16]
 800c870:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c874:	d013      	beq.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 800c876:	693b      	ldr	r3, [r7, #16]
 800c878:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c87c:	d819      	bhi.n	800c8b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800c87e:	693b      	ldr	r3, [r7, #16]
 800c880:	2b00      	cmp	r3, #0
 800c882:	d004      	beq.n	800c88e <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 800c884:	693b      	ldr	r3, [r7, #16]
 800c886:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c88a:	d004      	beq.n	800c896 <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 800c88c:	e011      	b.n	800c8b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c88e:	f7fe ff25 	bl	800b6dc <HAL_RCC_GetPCLK1Freq>
 800c892:	61f8      	str	r0, [r7, #28]
          break;
 800c894:	e010      	b.n	800c8b8 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
          frequency = HAL_RCC_GetSysClockFreq();
 800c896:	f7fe fe89 	bl	800b5ac <HAL_RCC_GetSysClockFreq>
 800c89a:	61f8      	str	r0, [r7, #28]
          break;
 800c89c:	e00c      	b.n	800c8b8 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c89e:	4b6c      	ldr	r3, [pc, #432]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c8a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c8aa:	d104      	bne.n	800c8b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
            frequency = HSI_VALUE;
 800c8ac:	4b69      	ldr	r3, [pc, #420]	; (800ca54 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 800c8ae:	61fb      	str	r3, [r7, #28]
          break;
 800c8b0:	e001      	b.n	800c8b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          break;
 800c8b2:	bf00      	nop
 800c8b4:	e140      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c8b6:	bf00      	nop
        break;
 800c8b8:	e13e      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800c8ba:	4b65      	ldr	r3, [pc, #404]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800c8bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c8c0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800c8c4:	613b      	str	r3, [r7, #16]
 800c8c6:	693b      	ldr	r3, [r7, #16]
 800c8c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c8cc:	d013      	beq.n	800c8f6 <HAL_RCCEx_GetPeriphCLKFreq+0x91a>
 800c8ce:	693b      	ldr	r3, [r7, #16]
 800c8d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c8d4:	d819      	bhi.n	800c90a <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 800c8d6:	693b      	ldr	r3, [r7, #16]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d004      	beq.n	800c8e6 <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
 800c8dc:	693b      	ldr	r3, [r7, #16]
 800c8de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c8e2:	d004      	beq.n	800c8ee <HAL_RCCEx_GetPeriphCLKFreq+0x912>
          break;
 800c8e4:	e011      	b.n	800c90a <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c8e6:	f7fe fef9 	bl	800b6dc <HAL_RCC_GetPCLK1Freq>
 800c8ea:	61f8      	str	r0, [r7, #28]
          break;
 800c8ec:	e010      	b.n	800c910 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
          frequency = HAL_RCC_GetSysClockFreq();
 800c8ee:	f7fe fe5d 	bl	800b5ac <HAL_RCC_GetSysClockFreq>
 800c8f2:	61f8      	str	r0, [r7, #28]
          break;
 800c8f4:	e00c      	b.n	800c910 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c8f6:	4b56      	ldr	r3, [pc, #344]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c8fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c902:	d104      	bne.n	800c90e <HAL_RCCEx_GetPeriphCLKFreq+0x932>
            frequency = HSI_VALUE;
 800c904:	4b53      	ldr	r3, [pc, #332]	; (800ca54 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 800c906:	61fb      	str	r3, [r7, #28]
          break;
 800c908:	e001      	b.n	800c90e <HAL_RCCEx_GetPeriphCLKFreq+0x932>
          break;
 800c90a:	bf00      	nop
 800c90c:	e114      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c90e:	bf00      	nop
        break;
 800c910:	e112      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800c912:	4b4f      	ldr	r3, [pc, #316]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800c914:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c918:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c91c:	613b      	str	r3, [r7, #16]
 800c91e:	693b      	ldr	r3, [r7, #16]
 800c920:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c924:	d013      	beq.n	800c94e <HAL_RCCEx_GetPeriphCLKFreq+0x972>
 800c926:	693b      	ldr	r3, [r7, #16]
 800c928:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c92c:	d819      	bhi.n	800c962 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 800c92e:	693b      	ldr	r3, [r7, #16]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d004      	beq.n	800c93e <HAL_RCCEx_GetPeriphCLKFreq+0x962>
 800c934:	693b      	ldr	r3, [r7, #16]
 800c936:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c93a:	d004      	beq.n	800c946 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          break;
 800c93c:	e011      	b.n	800c962 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c93e:	f7fe fecd 	bl	800b6dc <HAL_RCC_GetPCLK1Freq>
 800c942:	61f8      	str	r0, [r7, #28]
          break;
 800c944:	e010      	b.n	800c968 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          frequency = HAL_RCC_GetSysClockFreq();
 800c946:	f7fe fe31 	bl	800b5ac <HAL_RCC_GetSysClockFreq>
 800c94a:	61f8      	str	r0, [r7, #28]
          break;
 800c94c:	e00c      	b.n	800c968 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c94e:	4b40      	ldr	r3, [pc, #256]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c956:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c95a:	d104      	bne.n	800c966 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
            frequency = HSI_VALUE;
 800c95c:	4b3d      	ldr	r3, [pc, #244]	; (800ca54 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 800c95e:	61fb      	str	r3, [r7, #28]
          break;
 800c960:	e001      	b.n	800c966 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
 800c962:	bf00      	nop
 800c964:	e0e8      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c966:	bf00      	nop
        break;
 800c968:	e0e6      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800c96a:	4b39      	ldr	r3, [pc, #228]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800c96c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c970:	f003 0303 	and.w	r3, r3, #3
 800c974:	613b      	str	r3, [r7, #16]
 800c976:	693b      	ldr	r3, [r7, #16]
 800c978:	2b02      	cmp	r3, #2
 800c97a:	d011      	beq.n	800c9a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 800c97c:	693b      	ldr	r3, [r7, #16]
 800c97e:	2b02      	cmp	r3, #2
 800c980:	d818      	bhi.n	800c9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
 800c982:	693b      	ldr	r3, [r7, #16]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d003      	beq.n	800c990 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 800c988:	693b      	ldr	r3, [r7, #16]
 800c98a:	2b01      	cmp	r3, #1
 800c98c:	d004      	beq.n	800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
          break;
 800c98e:	e011      	b.n	800c9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c990:	f7fe fea4 	bl	800b6dc <HAL_RCC_GetPCLK1Freq>
 800c994:	61f8      	str	r0, [r7, #28]
          break;
 800c996:	e010      	b.n	800c9ba <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
          frequency = HAL_RCC_GetSysClockFreq();
 800c998:	f7fe fe08 	bl	800b5ac <HAL_RCC_GetSysClockFreq>
 800c99c:	61f8      	str	r0, [r7, #28]
          break;
 800c99e:	e00c      	b.n	800c9ba <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c9a0:	4b2b      	ldr	r3, [pc, #172]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c9a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c9ac:	d104      	bne.n	800c9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
            frequency = HSI_VALUE;
 800c9ae:	4b29      	ldr	r3, [pc, #164]	; (800ca54 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 800c9b0:	61fb      	str	r3, [r7, #28]
          break;
 800c9b2:	e001      	b.n	800c9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          break;
 800c9b4:	bf00      	nop
 800c9b6:	e0bf      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800c9b8:	bf00      	nop
        break;
 800c9ba:	e0bd      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800c9bc:	4b24      	ldr	r3, [pc, #144]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800c9be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c9c2:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800c9c6:	613b      	str	r3, [r7, #16]
 800c9c8:	693b      	ldr	r3, [r7, #16]
 800c9ca:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800c9ce:	d02c      	beq.n	800ca2a <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 800c9d0:	693b      	ldr	r3, [r7, #16]
 800c9d2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800c9d6:	d833      	bhi.n	800ca40 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 800c9d8:	693b      	ldr	r3, [r7, #16]
 800c9da:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c9de:	d01a      	beq.n	800ca16 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 800c9e0:	693b      	ldr	r3, [r7, #16]
 800c9e2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c9e6:	d82b      	bhi.n	800ca40 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 800c9e8:	693b      	ldr	r3, [r7, #16]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d004      	beq.n	800c9f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800c9ee:	693b      	ldr	r3, [r7, #16]
 800c9f0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c9f4:	d004      	beq.n	800ca00 <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 800c9f6:	e023      	b.n	800ca40 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c9f8:	f7fe fe70 	bl	800b6dc <HAL_RCC_GetPCLK1Freq>
 800c9fc:	61f8      	str	r0, [r7, #28]
          break;
 800c9fe:	e026      	b.n	800ca4e <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800ca00:	4b13      	ldr	r3, [pc, #76]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800ca02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ca06:	f003 0302 	and.w	r3, r3, #2
 800ca0a:	2b02      	cmp	r3, #2
 800ca0c:	d11a      	bne.n	800ca44 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
              frequency = LSI_VALUE;
 800ca0e:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800ca12:	61fb      	str	r3, [r7, #28]
          break;
 800ca14:	e016      	b.n	800ca44 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ca16:	4b0e      	ldr	r3, [pc, #56]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ca1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca22:	d111      	bne.n	800ca48 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
            frequency = HSI_VALUE;
 800ca24:	4b0b      	ldr	r3, [pc, #44]	; (800ca54 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 800ca26:	61fb      	str	r3, [r7, #28]
          break;
 800ca28:	e00e      	b.n	800ca48 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800ca2a:	4b09      	ldr	r3, [pc, #36]	; (800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800ca2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ca30:	f003 0302 	and.w	r3, r3, #2
 800ca34:	2b02      	cmp	r3, #2
 800ca36:	d109      	bne.n	800ca4c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
            frequency = LSE_VALUE;
 800ca38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ca3c:	61fb      	str	r3, [r7, #28]
          break;
 800ca3e:	e005      	b.n	800ca4c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          break;
 800ca40:	bf00      	nop
 800ca42:	e079      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800ca44:	bf00      	nop
 800ca46:	e077      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800ca48:	bf00      	nop
 800ca4a:	e075      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800ca4c:	bf00      	nop
        break;
 800ca4e:	e073      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 800ca50:	40021000 	.word	0x40021000
 800ca54:	00f42400 	.word	0x00f42400
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800ca58:	4b3a      	ldr	r3, [pc, #232]	; (800cb44 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 800ca5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca5e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800ca62:	613b      	str	r3, [r7, #16]
 800ca64:	693b      	ldr	r3, [r7, #16]
 800ca66:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ca6a:	d02c      	beq.n	800cac6 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
 800ca6c:	693b      	ldr	r3, [r7, #16]
 800ca6e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ca72:	d833      	bhi.n	800cadc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
 800ca74:	693b      	ldr	r3, [r7, #16]
 800ca76:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ca7a:	d01a      	beq.n	800cab2 <HAL_RCCEx_GetPeriphCLKFreq+0xad6>
 800ca7c:	693b      	ldr	r3, [r7, #16]
 800ca7e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ca82:	d82b      	bhi.n	800cadc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
 800ca84:	693b      	ldr	r3, [r7, #16]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d004      	beq.n	800ca94 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
 800ca8a:	693b      	ldr	r3, [r7, #16]
 800ca8c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ca90:	d004      	beq.n	800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800ca92:	e023      	b.n	800cadc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
          frequency = HAL_RCC_GetPCLK1Freq();
 800ca94:	f7fe fe22 	bl	800b6dc <HAL_RCC_GetPCLK1Freq>
 800ca98:	61f8      	str	r0, [r7, #28]
          break;
 800ca9a:	e026      	b.n	800caea <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800ca9c:	4b29      	ldr	r3, [pc, #164]	; (800cb44 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 800ca9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800caa2:	f003 0302 	and.w	r3, r3, #2
 800caa6:	2b02      	cmp	r3, #2
 800caa8:	d11a      	bne.n	800cae0 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
              frequency = LSI_VALUE;
 800caaa:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800caae:	61fb      	str	r3, [r7, #28]
          break;
 800cab0:	e016      	b.n	800cae0 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cab2:	4b24      	ldr	r3, [pc, #144]	; (800cb44 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800caba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cabe:	d111      	bne.n	800cae4 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
            frequency = HSI_VALUE;
 800cac0:	4b21      	ldr	r3, [pc, #132]	; (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>)
 800cac2:	61fb      	str	r3, [r7, #28]
          break;
 800cac4:	e00e      	b.n	800cae4 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800cac6:	4b1f      	ldr	r3, [pc, #124]	; (800cb44 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 800cac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cacc:	f003 0302 	and.w	r3, r3, #2
 800cad0:	2b02      	cmp	r3, #2
 800cad2:	d109      	bne.n	800cae8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
            frequency = LSE_VALUE;
 800cad4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cad8:	61fb      	str	r3, [r7, #28]
          break;
 800cada:	e005      	b.n	800cae8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          break;
 800cadc:	bf00      	nop
 800cade:	e02b      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800cae0:	bf00      	nop
 800cae2:	e029      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800cae4:	bf00      	nop
 800cae6:	e027      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800cae8:	bf00      	nop
        break;
 800caea:	e025      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800caec:	4b15      	ldr	r3, [pc, #84]	; (800cb44 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 800caee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800caf2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800caf6:	613b      	str	r3, [r7, #16]
 800caf8:	693b      	ldr	r3, [r7, #16]
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d004      	beq.n	800cb08 <HAL_RCCEx_GetPeriphCLKFreq+0xb2c>
 800cafe:	693b      	ldr	r3, [r7, #16]
 800cb00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cb04:	d004      	beq.n	800cb10 <HAL_RCCEx_GetPeriphCLKFreq+0xb34>
          break;
 800cb06:	e00d      	b.n	800cb24 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          frequency = HAL_RCC_GetPCLK1Freq();
 800cb08:	f7fe fde8 	bl	800b6dc <HAL_RCC_GetPCLK1Freq>
 800cb0c:	61f8      	str	r0, [r7, #28]
          break;
 800cb0e:	e009      	b.n	800cb24 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cb10:	4b0c      	ldr	r3, [pc, #48]	; (800cb44 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cb18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cb1c:	d101      	bne.n	800cb22 <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
            frequency = HSI_VALUE;
 800cb1e:	4b0a      	ldr	r3, [pc, #40]	; (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>)
 800cb20:	61fb      	str	r3, [r7, #28]
          break;
 800cb22:	bf00      	nop
        break;
 800cb24:	e008      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 800cb26:	bf00      	nop
 800cb28:	e006      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 800cb2a:	bf00      	nop
 800cb2c:	e004      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 800cb2e:	bf00      	nop
 800cb30:	e002      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 800cb32:	bf00      	nop
 800cb34:	e000      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 800cb36:	bf00      	nop
    }
  }

  return(frequency);
 800cb38:	69fb      	ldr	r3, [r7, #28]
}
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	3720      	adds	r7, #32
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	bd80      	pop	{r7, pc}
 800cb42:	bf00      	nop
 800cb44:	40021000 	.word	0x40021000
 800cb48:	00f42400 	.word	0x00f42400

0800cb4c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800cb4c:	b480      	push	{r7}
 800cb4e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800cb50:	4b05      	ldr	r3, [pc, #20]	; (800cb68 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	4a04      	ldr	r2, [pc, #16]	; (800cb68 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800cb56:	f043 0304 	orr.w	r3, r3, #4
 800cb5a:	6013      	str	r3, [r2, #0]
}
 800cb5c:	bf00      	nop
 800cb5e:	46bd      	mov	sp, r7
 800cb60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb64:	4770      	bx	lr
 800cb66:	bf00      	nop
 800cb68:	40021000 	.word	0x40021000

0800cb6c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b084      	sub	sp, #16
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]
 800cb74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cb76:	2300      	movs	r3, #0
 800cb78:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800cb7a:	4b74      	ldr	r3, [pc, #464]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cb7c:	68db      	ldr	r3, [r3, #12]
 800cb7e:	f003 0303 	and.w	r3, r3, #3
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d018      	beq.n	800cbb8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800cb86:	4b71      	ldr	r3, [pc, #452]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cb88:	68db      	ldr	r3, [r3, #12]
 800cb8a:	f003 0203 	and.w	r2, r3, #3
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	429a      	cmp	r2, r3
 800cb94:	d10d      	bne.n	800cbb2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	681b      	ldr	r3, [r3, #0]
       ||
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d009      	beq.n	800cbb2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800cb9e:	4b6b      	ldr	r3, [pc, #428]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cba0:	68db      	ldr	r3, [r3, #12]
 800cba2:	091b      	lsrs	r3, r3, #4
 800cba4:	f003 0307 	and.w	r3, r3, #7
 800cba8:	1c5a      	adds	r2, r3, #1
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	685b      	ldr	r3, [r3, #4]
       ||
 800cbae:	429a      	cmp	r2, r3
 800cbb0:	d047      	beq.n	800cc42 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800cbb2:	2301      	movs	r3, #1
 800cbb4:	73fb      	strb	r3, [r7, #15]
 800cbb6:	e044      	b.n	800cc42 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	2b03      	cmp	r3, #3
 800cbbe:	d018      	beq.n	800cbf2 <RCCEx_PLLSAI1_Config+0x86>
 800cbc0:	2b03      	cmp	r3, #3
 800cbc2:	d825      	bhi.n	800cc10 <RCCEx_PLLSAI1_Config+0xa4>
 800cbc4:	2b01      	cmp	r3, #1
 800cbc6:	d002      	beq.n	800cbce <RCCEx_PLLSAI1_Config+0x62>
 800cbc8:	2b02      	cmp	r3, #2
 800cbca:	d009      	beq.n	800cbe0 <RCCEx_PLLSAI1_Config+0x74>
 800cbcc:	e020      	b.n	800cc10 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800cbce:	4b5f      	ldr	r3, [pc, #380]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	f003 0302 	and.w	r3, r3, #2
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d11d      	bne.n	800cc16 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800cbda:	2301      	movs	r3, #1
 800cbdc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800cbde:	e01a      	b.n	800cc16 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800cbe0:	4b5a      	ldr	r3, [pc, #360]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d116      	bne.n	800cc1a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800cbec:	2301      	movs	r3, #1
 800cbee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800cbf0:	e013      	b.n	800cc1a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800cbf2:	4b56      	ldr	r3, [pc, #344]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d10f      	bne.n	800cc1e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800cbfe:	4b53      	ldr	r3, [pc, #332]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d109      	bne.n	800cc1e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800cc0a:	2301      	movs	r3, #1
 800cc0c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800cc0e:	e006      	b.n	800cc1e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800cc10:	2301      	movs	r3, #1
 800cc12:	73fb      	strb	r3, [r7, #15]
      break;
 800cc14:	e004      	b.n	800cc20 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800cc16:	bf00      	nop
 800cc18:	e002      	b.n	800cc20 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800cc1a:	bf00      	nop
 800cc1c:	e000      	b.n	800cc20 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800cc1e:	bf00      	nop
    }

    if(status == HAL_OK)
 800cc20:	7bfb      	ldrb	r3, [r7, #15]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d10d      	bne.n	800cc42 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800cc26:	4b49      	ldr	r3, [pc, #292]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc28:	68db      	ldr	r3, [r3, #12]
 800cc2a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	6819      	ldr	r1, [r3, #0]
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	685b      	ldr	r3, [r3, #4]
 800cc36:	3b01      	subs	r3, #1
 800cc38:	011b      	lsls	r3, r3, #4
 800cc3a:	430b      	orrs	r3, r1
 800cc3c:	4943      	ldr	r1, [pc, #268]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc3e:	4313      	orrs	r3, r2
 800cc40:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800cc42:	7bfb      	ldrb	r3, [r7, #15]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d17c      	bne.n	800cd42 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800cc48:	4b40      	ldr	r3, [pc, #256]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	4a3f      	ldr	r2, [pc, #252]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc4e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800cc52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cc54:	f7f9 fe74 	bl	8006940 <HAL_GetTick>
 800cc58:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800cc5a:	e009      	b.n	800cc70 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800cc5c:	f7f9 fe70 	bl	8006940 <HAL_GetTick>
 800cc60:	4602      	mov	r2, r0
 800cc62:	68bb      	ldr	r3, [r7, #8]
 800cc64:	1ad3      	subs	r3, r2, r3
 800cc66:	2b02      	cmp	r3, #2
 800cc68:	d902      	bls.n	800cc70 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800cc6a:	2303      	movs	r3, #3
 800cc6c:	73fb      	strb	r3, [r7, #15]
        break;
 800cc6e:	e005      	b.n	800cc7c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800cc70:	4b36      	ldr	r3, [pc, #216]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d1ef      	bne.n	800cc5c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800cc7c:	7bfb      	ldrb	r3, [r7, #15]
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d15f      	bne.n	800cd42 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800cc82:	683b      	ldr	r3, [r7, #0]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d110      	bne.n	800ccaa <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800cc88:	4b30      	ldr	r3, [pc, #192]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc8a:	691b      	ldr	r3, [r3, #16]
 800cc8c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800cc90:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800cc94:	687a      	ldr	r2, [r7, #4]
 800cc96:	6892      	ldr	r2, [r2, #8]
 800cc98:	0211      	lsls	r1, r2, #8
 800cc9a:	687a      	ldr	r2, [r7, #4]
 800cc9c:	68d2      	ldr	r2, [r2, #12]
 800cc9e:	06d2      	lsls	r2, r2, #27
 800cca0:	430a      	orrs	r2, r1
 800cca2:	492a      	ldr	r1, [pc, #168]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cca4:	4313      	orrs	r3, r2
 800cca6:	610b      	str	r3, [r1, #16]
 800cca8:	e027      	b.n	800ccfa <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800ccaa:	683b      	ldr	r3, [r7, #0]
 800ccac:	2b01      	cmp	r3, #1
 800ccae:	d112      	bne.n	800ccd6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800ccb0:	4b26      	ldr	r3, [pc, #152]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800ccb2:	691b      	ldr	r3, [r3, #16]
 800ccb4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800ccb8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800ccbc:	687a      	ldr	r2, [r7, #4]
 800ccbe:	6892      	ldr	r2, [r2, #8]
 800ccc0:	0211      	lsls	r1, r2, #8
 800ccc2:	687a      	ldr	r2, [r7, #4]
 800ccc4:	6912      	ldr	r2, [r2, #16]
 800ccc6:	0852      	lsrs	r2, r2, #1
 800ccc8:	3a01      	subs	r2, #1
 800ccca:	0552      	lsls	r2, r2, #21
 800cccc:	430a      	orrs	r2, r1
 800ccce:	491f      	ldr	r1, [pc, #124]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800ccd0:	4313      	orrs	r3, r2
 800ccd2:	610b      	str	r3, [r1, #16]
 800ccd4:	e011      	b.n	800ccfa <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800ccd6:	4b1d      	ldr	r3, [pc, #116]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800ccd8:	691b      	ldr	r3, [r3, #16]
 800ccda:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800ccde:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800cce2:	687a      	ldr	r2, [r7, #4]
 800cce4:	6892      	ldr	r2, [r2, #8]
 800cce6:	0211      	lsls	r1, r2, #8
 800cce8:	687a      	ldr	r2, [r7, #4]
 800ccea:	6952      	ldr	r2, [r2, #20]
 800ccec:	0852      	lsrs	r2, r2, #1
 800ccee:	3a01      	subs	r2, #1
 800ccf0:	0652      	lsls	r2, r2, #25
 800ccf2:	430a      	orrs	r2, r1
 800ccf4:	4915      	ldr	r1, [pc, #84]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800ccf6:	4313      	orrs	r3, r2
 800ccf8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800ccfa:	4b14      	ldr	r3, [pc, #80]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	4a13      	ldr	r2, [pc, #76]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cd00:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800cd04:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cd06:	f7f9 fe1b 	bl	8006940 <HAL_GetTick>
 800cd0a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800cd0c:	e009      	b.n	800cd22 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800cd0e:	f7f9 fe17 	bl	8006940 <HAL_GetTick>
 800cd12:	4602      	mov	r2, r0
 800cd14:	68bb      	ldr	r3, [r7, #8]
 800cd16:	1ad3      	subs	r3, r2, r3
 800cd18:	2b02      	cmp	r3, #2
 800cd1a:	d902      	bls.n	800cd22 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800cd1c:	2303      	movs	r3, #3
 800cd1e:	73fb      	strb	r3, [r7, #15]
          break;
 800cd20:	e005      	b.n	800cd2e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800cd22:	4b0a      	ldr	r3, [pc, #40]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d0ef      	beq.n	800cd0e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800cd2e:	7bfb      	ldrb	r3, [r7, #15]
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d106      	bne.n	800cd42 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800cd34:	4b05      	ldr	r3, [pc, #20]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cd36:	691a      	ldr	r2, [r3, #16]
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	699b      	ldr	r3, [r3, #24]
 800cd3c:	4903      	ldr	r1, [pc, #12]	; (800cd4c <RCCEx_PLLSAI1_Config+0x1e0>)
 800cd3e:	4313      	orrs	r3, r2
 800cd40:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800cd42:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd44:	4618      	mov	r0, r3
 800cd46:	3710      	adds	r7, #16
 800cd48:	46bd      	mov	sp, r7
 800cd4a:	bd80      	pop	{r7, pc}
 800cd4c:	40021000 	.word	0x40021000

0800cd50 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800cd50:	b580      	push	{r7, lr}
 800cd52:	b084      	sub	sp, #16
 800cd54:	af00      	add	r7, sp, #0
 800cd56:	6078      	str	r0, [r7, #4]
 800cd58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cd5a:	2300      	movs	r3, #0
 800cd5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800cd5e:	4b69      	ldr	r3, [pc, #420]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800cd60:	68db      	ldr	r3, [r3, #12]
 800cd62:	f003 0303 	and.w	r3, r3, #3
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d018      	beq.n	800cd9c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800cd6a:	4b66      	ldr	r3, [pc, #408]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800cd6c:	68db      	ldr	r3, [r3, #12]
 800cd6e:	f003 0203 	and.w	r2, r3, #3
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	429a      	cmp	r2, r3
 800cd78:	d10d      	bne.n	800cd96 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	681b      	ldr	r3, [r3, #0]
       ||
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d009      	beq.n	800cd96 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800cd82:	4b60      	ldr	r3, [pc, #384]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800cd84:	68db      	ldr	r3, [r3, #12]
 800cd86:	091b      	lsrs	r3, r3, #4
 800cd88:	f003 0307 	and.w	r3, r3, #7
 800cd8c:	1c5a      	adds	r2, r3, #1
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	685b      	ldr	r3, [r3, #4]
       ||
 800cd92:	429a      	cmp	r2, r3
 800cd94:	d047      	beq.n	800ce26 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800cd96:	2301      	movs	r3, #1
 800cd98:	73fb      	strb	r3, [r7, #15]
 800cd9a:	e044      	b.n	800ce26 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	2b03      	cmp	r3, #3
 800cda2:	d018      	beq.n	800cdd6 <RCCEx_PLLSAI2_Config+0x86>
 800cda4:	2b03      	cmp	r3, #3
 800cda6:	d825      	bhi.n	800cdf4 <RCCEx_PLLSAI2_Config+0xa4>
 800cda8:	2b01      	cmp	r3, #1
 800cdaa:	d002      	beq.n	800cdb2 <RCCEx_PLLSAI2_Config+0x62>
 800cdac:	2b02      	cmp	r3, #2
 800cdae:	d009      	beq.n	800cdc4 <RCCEx_PLLSAI2_Config+0x74>
 800cdb0:	e020      	b.n	800cdf4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800cdb2:	4b54      	ldr	r3, [pc, #336]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	f003 0302 	and.w	r3, r3, #2
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d11d      	bne.n	800cdfa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800cdbe:	2301      	movs	r3, #1
 800cdc0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800cdc2:	e01a      	b.n	800cdfa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800cdc4:	4b4f      	ldr	r3, [pc, #316]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d116      	bne.n	800cdfe <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800cdd0:	2301      	movs	r3, #1
 800cdd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800cdd4:	e013      	b.n	800cdfe <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800cdd6:	4b4b      	ldr	r3, [pc, #300]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d10f      	bne.n	800ce02 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800cde2:	4b48      	ldr	r3, [pc, #288]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d109      	bne.n	800ce02 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800cdee:	2301      	movs	r3, #1
 800cdf0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800cdf2:	e006      	b.n	800ce02 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800cdf4:	2301      	movs	r3, #1
 800cdf6:	73fb      	strb	r3, [r7, #15]
      break;
 800cdf8:	e004      	b.n	800ce04 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800cdfa:	bf00      	nop
 800cdfc:	e002      	b.n	800ce04 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800cdfe:	bf00      	nop
 800ce00:	e000      	b.n	800ce04 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800ce02:	bf00      	nop
    }

    if(status == HAL_OK)
 800ce04:	7bfb      	ldrb	r3, [r7, #15]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d10d      	bne.n	800ce26 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800ce0a:	4b3e      	ldr	r3, [pc, #248]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ce0c:	68db      	ldr	r3, [r3, #12]
 800ce0e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	6819      	ldr	r1, [r3, #0]
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	685b      	ldr	r3, [r3, #4]
 800ce1a:	3b01      	subs	r3, #1
 800ce1c:	011b      	lsls	r3, r3, #4
 800ce1e:	430b      	orrs	r3, r1
 800ce20:	4938      	ldr	r1, [pc, #224]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ce22:	4313      	orrs	r3, r2
 800ce24:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800ce26:	7bfb      	ldrb	r3, [r7, #15]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d166      	bne.n	800cefa <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800ce2c:	4b35      	ldr	r3, [pc, #212]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	4a34      	ldr	r2, [pc, #208]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ce32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ce36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ce38:	f7f9 fd82 	bl	8006940 <HAL_GetTick>
 800ce3c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ce3e:	e009      	b.n	800ce54 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ce40:	f7f9 fd7e 	bl	8006940 <HAL_GetTick>
 800ce44:	4602      	mov	r2, r0
 800ce46:	68bb      	ldr	r3, [r7, #8]
 800ce48:	1ad3      	subs	r3, r2, r3
 800ce4a:	2b02      	cmp	r3, #2
 800ce4c:	d902      	bls.n	800ce54 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800ce4e:	2303      	movs	r3, #3
 800ce50:	73fb      	strb	r3, [r7, #15]
        break;
 800ce52:	e005      	b.n	800ce60 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ce54:	4b2b      	ldr	r3, [pc, #172]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d1ef      	bne.n	800ce40 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800ce60:	7bfb      	ldrb	r3, [r7, #15]
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d149      	bne.n	800cefa <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800ce66:	683b      	ldr	r3, [r7, #0]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d110      	bne.n	800ce8e <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ce6c:	4b25      	ldr	r3, [pc, #148]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ce6e:	695b      	ldr	r3, [r3, #20]
 800ce70:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800ce74:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800ce78:	687a      	ldr	r2, [r7, #4]
 800ce7a:	6892      	ldr	r2, [r2, #8]
 800ce7c:	0211      	lsls	r1, r2, #8
 800ce7e:	687a      	ldr	r2, [r7, #4]
 800ce80:	68d2      	ldr	r2, [r2, #12]
 800ce82:	06d2      	lsls	r2, r2, #27
 800ce84:	430a      	orrs	r2, r1
 800ce86:	491f      	ldr	r1, [pc, #124]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ce88:	4313      	orrs	r3, r2
 800ce8a:	614b      	str	r3, [r1, #20]
 800ce8c:	e011      	b.n	800ceb2 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ce8e:	4b1d      	ldr	r3, [pc, #116]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ce90:	695b      	ldr	r3, [r3, #20]
 800ce92:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800ce96:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800ce9a:	687a      	ldr	r2, [r7, #4]
 800ce9c:	6892      	ldr	r2, [r2, #8]
 800ce9e:	0211      	lsls	r1, r2, #8
 800cea0:	687a      	ldr	r2, [r7, #4]
 800cea2:	6912      	ldr	r2, [r2, #16]
 800cea4:	0852      	lsrs	r2, r2, #1
 800cea6:	3a01      	subs	r2, #1
 800cea8:	0652      	lsls	r2, r2, #25
 800ceaa:	430a      	orrs	r2, r1
 800ceac:	4915      	ldr	r1, [pc, #84]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ceae:	4313      	orrs	r3, r2
 800ceb0:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800ceb2:	4b14      	ldr	r3, [pc, #80]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	4a13      	ldr	r2, [pc, #76]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ceb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cebc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cebe:	f7f9 fd3f 	bl	8006940 <HAL_GetTick>
 800cec2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800cec4:	e009      	b.n	800ceda <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800cec6:	f7f9 fd3b 	bl	8006940 <HAL_GetTick>
 800ceca:	4602      	mov	r2, r0
 800cecc:	68bb      	ldr	r3, [r7, #8]
 800cece:	1ad3      	subs	r3, r2, r3
 800ced0:	2b02      	cmp	r3, #2
 800ced2:	d902      	bls.n	800ceda <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 800ced4:	2303      	movs	r3, #3
 800ced6:	73fb      	strb	r3, [r7, #15]
          break;
 800ced8:	e005      	b.n	800cee6 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800ceda:	4b0a      	ldr	r3, [pc, #40]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d0ef      	beq.n	800cec6 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800cee6:	7bfb      	ldrb	r3, [r7, #15]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d106      	bne.n	800cefa <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800ceec:	4b05      	ldr	r3, [pc, #20]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ceee:	695a      	ldr	r2, [r3, #20]
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	695b      	ldr	r3, [r3, #20]
 800cef4:	4903      	ldr	r1, [pc, #12]	; (800cf04 <RCCEx_PLLSAI2_Config+0x1b4>)
 800cef6:	4313      	orrs	r3, r2
 800cef8:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800cefa:	7bfb      	ldrb	r3, [r7, #15]
}
 800cefc:	4618      	mov	r0, r3
 800cefe:	3710      	adds	r7, #16
 800cf00:	46bd      	mov	sp, r7
 800cf02:	bd80      	pop	{r7, pc}
 800cf04:	40021000 	.word	0x40021000

0800cf08 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800cf08:	b480      	push	{r7}
 800cf0a:	b089      	sub	sp, #36	; 0x24
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	6078      	str	r0, [r7, #4]
 800cf10:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800cf12:	2300      	movs	r3, #0
 800cf14:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800cf16:	2300      	movs	r3, #0
 800cf18:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800cf1a:	2300      	movs	r3, #0
 800cf1c:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cf24:	d10c      	bne.n	800cf40 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800cf26:	4b77      	ldr	r3, [pc, #476]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800cf28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cf2c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800cf30:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800cf32:	69bb      	ldr	r3, [r7, #24]
 800cf34:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800cf38:	d112      	bne.n	800cf60 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800cf3a:	4b73      	ldr	r3, [pc, #460]	; (800d108 <RCCEx_GetSAIxPeriphCLKFreq+0x200>)
 800cf3c:	61fb      	str	r3, [r7, #28]
 800cf3e:	e00f      	b.n	800cf60 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cf46:	d10b      	bne.n	800cf60 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800cf48:	4b6e      	ldr	r3, [pc, #440]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800cf4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cf4e:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800cf52:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800cf54:	69bb      	ldr	r3, [r7, #24]
 800cf56:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800cf5a:	d101      	bne.n	800cf60 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800cf5c:	4b6a      	ldr	r3, [pc, #424]	; (800d108 <RCCEx_GetSAIxPeriphCLKFreq+0x200>)
 800cf5e:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800cf60:	69fb      	ldr	r3, [r7, #28]
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	f040 80c6 	bne.w	800d0f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
  {
    pllvco = InputFrequency;
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800cf6c:	69bb      	ldr	r3, [r7, #24]
 800cf6e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800cf72:	d003      	beq.n	800cf7c <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 800cf74:	69bb      	ldr	r3, [r7, #24]
 800cf76:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cf7a:	d13b      	bne.n	800cff4 <RCCEx_GetSAIxPeriphCLKFreq+0xec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800cf7c:	4b61      	ldr	r3, [pc, #388]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cf84:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cf88:	f040 80b3 	bne.w	800d0f2 <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
 800cf8c:	4b5d      	ldr	r3, [pc, #372]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800cf8e:	68db      	ldr	r3, [r3, #12]
 800cf90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	f000 80ac 	beq.w	800d0f2 <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800cf9a:	4b5a      	ldr	r3, [pc, #360]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800cf9c:	68db      	ldr	r3, [r3, #12]
 800cf9e:	091b      	lsrs	r3, r3, #4
 800cfa0:	f003 0307 	and.w	r3, r3, #7
 800cfa4:	3301      	adds	r3, #1
 800cfa6:	693a      	ldr	r2, [r7, #16]
 800cfa8:	fbb2 f3f3 	udiv	r3, r2, r3
 800cfac:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800cfae:	4b55      	ldr	r3, [pc, #340]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800cfb0:	68db      	ldr	r3, [r3, #12]
 800cfb2:	0a1b      	lsrs	r3, r3, #8
 800cfb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cfb8:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800cfba:	4b52      	ldr	r3, [pc, #328]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800cfbc:	68db      	ldr	r3, [r3, #12]
 800cfbe:	0edb      	lsrs	r3, r3, #27
 800cfc0:	f003 031f 	and.w	r3, r3, #31
 800cfc4:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800cfc6:	697b      	ldr	r3, [r7, #20]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d10a      	bne.n	800cfe2 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800cfcc:	4b4d      	ldr	r3, [pc, #308]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800cfce:	68db      	ldr	r3, [r3, #12]
 800cfd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d002      	beq.n	800cfde <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          {
            pllp = 17U;
 800cfd8:	2311      	movs	r3, #17
 800cfda:	617b      	str	r3, [r7, #20]
 800cfdc:	e001      	b.n	800cfe2 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
          }
          else
          {
            pllp = 7U;
 800cfde:	2307      	movs	r3, #7
 800cfe0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800cfe2:	693b      	ldr	r3, [r7, #16]
 800cfe4:	68fa      	ldr	r2, [r7, #12]
 800cfe6:	fb03 f202 	mul.w	r2, r3, r2
 800cfea:	697b      	ldr	r3, [r7, #20]
 800cfec:	fbb2 f3f3 	udiv	r3, r2, r3
 800cff0:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800cff2:	e07e      	b.n	800d0f2 <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800cff4:	69bb      	ldr	r3, [r7, #24]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d139      	bne.n	800d06e <RCCEx_GetSAIxPeriphCLKFreq+0x166>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800cffa:	4b42      	ldr	r3, [pc, #264]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d002:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d006:	d175      	bne.n	800d0f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
 800d008:	4b3e      	ldr	r3, [pc, #248]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800d00a:	691b      	ldr	r3, [r3, #16]
 800d00c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d010:	2b00      	cmp	r3, #0
 800d012:	d06f      	beq.n	800d0f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800d014:	4b3b      	ldr	r3, [pc, #236]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800d016:	68db      	ldr	r3, [r3, #12]
 800d018:	091b      	lsrs	r3, r3, #4
 800d01a:	f003 0307 	and.w	r3, r3, #7
 800d01e:	3301      	adds	r3, #1
 800d020:	693a      	ldr	r2, [r7, #16]
 800d022:	fbb2 f3f3 	udiv	r3, r2, r3
 800d026:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800d028:	4b36      	ldr	r3, [pc, #216]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800d02a:	691b      	ldr	r3, [r3, #16]
 800d02c:	0a1b      	lsrs	r3, r3, #8
 800d02e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d032:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 800d034:	4b33      	ldr	r3, [pc, #204]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800d036:	691b      	ldr	r3, [r3, #16]
 800d038:	0edb      	lsrs	r3, r3, #27
 800d03a:	f003 031f 	and.w	r3, r3, #31
 800d03e:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800d040:	697b      	ldr	r3, [r7, #20]
 800d042:	2b00      	cmp	r3, #0
 800d044:	d10a      	bne.n	800d05c <RCCEx_GetSAIxPeriphCLKFreq+0x154>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800d046:	4b2f      	ldr	r3, [pc, #188]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800d048:	691b      	ldr	r3, [r3, #16]
 800d04a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d002      	beq.n	800d058 <RCCEx_GetSAIxPeriphCLKFreq+0x150>
          {
            pllp = 17U;
 800d052:	2311      	movs	r3, #17
 800d054:	617b      	str	r3, [r7, #20]
 800d056:	e001      	b.n	800d05c <RCCEx_GetSAIxPeriphCLKFreq+0x154>
          }
          else
          {
            pllp = 7U;
 800d058:	2307      	movs	r3, #7
 800d05a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800d05c:	693b      	ldr	r3, [r7, #16]
 800d05e:	68fa      	ldr	r2, [r7, #12]
 800d060:	fb03 f202 	mul.w	r2, r3, r2
 800d064:	697b      	ldr	r3, [r7, #20]
 800d066:	fbb2 f3f3 	udiv	r3, r2, r3
 800d06a:	61fb      	str	r3, [r7, #28]
 800d06c:	e042      	b.n	800d0f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800d06e:	69bb      	ldr	r3, [r7, #24]
 800d070:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d074:	d003      	beq.n	800d07e <RCCEx_GetSAIxPeriphCLKFreq+0x176>
 800d076:	69bb      	ldr	r3, [r7, #24]
 800d078:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d07c:	d13a      	bne.n	800d0f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800d07e:	4b21      	ldr	r3, [pc, #132]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d086:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d08a:	d133      	bne.n	800d0f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
 800d08c:	4b1d      	ldr	r3, [pc, #116]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800d08e:	695b      	ldr	r3, [r3, #20]
 800d090:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d094:	2b00      	cmp	r3, #0
 800d096:	d02d      	beq.n	800d0f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800d098:	4b1a      	ldr	r3, [pc, #104]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800d09a:	68db      	ldr	r3, [r3, #12]
 800d09c:	091b      	lsrs	r3, r3, #4
 800d09e:	f003 0307 	and.w	r3, r3, #7
 800d0a2:	3301      	adds	r3, #1
 800d0a4:	693a      	ldr	r2, [r7, #16]
 800d0a6:	fbb2 f3f3 	udiv	r3, r2, r3
 800d0aa:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800d0ac:	4b15      	ldr	r3, [pc, #84]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800d0ae:	695b      	ldr	r3, [r3, #20]
 800d0b0:	0a1b      	lsrs	r3, r3, #8
 800d0b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d0b6:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 800d0b8:	4b12      	ldr	r3, [pc, #72]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800d0ba:	695b      	ldr	r3, [r3, #20]
 800d0bc:	0edb      	lsrs	r3, r3, #27
 800d0be:	f003 031f 	and.w	r3, r3, #31
 800d0c2:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800d0c4:	697b      	ldr	r3, [r7, #20]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d10a      	bne.n	800d0e0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800d0ca:	4b0e      	ldr	r3, [pc, #56]	; (800d104 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800d0cc:	695b      	ldr	r3, [r3, #20]
 800d0ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d002      	beq.n	800d0dc <RCCEx_GetSAIxPeriphCLKFreq+0x1d4>
          {
            pllp = 17U;
 800d0d6:	2311      	movs	r3, #17
 800d0d8:	617b      	str	r3, [r7, #20]
 800d0da:	e001      	b.n	800d0e0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>
          }
          else
          {
            pllp = 7U;
 800d0dc:	2307      	movs	r3, #7
 800d0de:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800d0e0:	693b      	ldr	r3, [r7, #16]
 800d0e2:	68fa      	ldr	r2, [r7, #12]
 800d0e4:	fb03 f202 	mul.w	r2, r3, r2
 800d0e8:	697b      	ldr	r3, [r7, #20]
 800d0ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800d0ee:	61fb      	str	r3, [r7, #28]
 800d0f0:	e000      	b.n	800d0f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800d0f2:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800d0f4:	69fb      	ldr	r3, [r7, #28]
}
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	3724      	adds	r7, #36	; 0x24
 800d0fa:	46bd      	mov	sp, r7
 800d0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d100:	4770      	bx	lr
 800d102:	bf00      	nop
 800d104:	40021000 	.word	0x40021000
 800d108:	001fff68 	.word	0x001fff68

0800d10c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800d10c:	b580      	push	{r7, lr}
 800d10e:	b088      	sub	sp, #32
 800d110:	af00      	add	r7, sp, #0
 800d112:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	2b00      	cmp	r3, #0
 800d118:	d101      	bne.n	800d11e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800d11a:	2301      	movs	r3, #1
 800d11c:	e155      	b.n	800d3ca <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800d124:	b2db      	uxtb	r3, r3
 800d126:	2b00      	cmp	r3, #0
 800d128:	d106      	bne.n	800d138 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	2200      	movs	r2, #0
 800d12e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800d132:	6878      	ldr	r0, [r7, #4]
 800d134:	f7f8 fc3a 	bl	80059ac <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800d138:	6878      	ldr	r0, [r7, #4]
 800d13a:	f000 fae3 	bl	800d704 <SAI_Disable>
 800d13e:	4603      	mov	r3, r0
 800d140:	2b00      	cmp	r3, #0
 800d142:	d001      	beq.n	800d148 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 800d144:	2301      	movs	r3, #1
 800d146:	e140      	b.n	800d3ca <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	2202      	movs	r2, #2
 800d14c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	68db      	ldr	r3, [r3, #12]
 800d154:	2b02      	cmp	r3, #2
 800d156:	d00c      	beq.n	800d172 <HAL_SAI_Init+0x66>
 800d158:	2b02      	cmp	r3, #2
 800d15a:	d80d      	bhi.n	800d178 <HAL_SAI_Init+0x6c>
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d002      	beq.n	800d166 <HAL_SAI_Init+0x5a>
 800d160:	2b01      	cmp	r3, #1
 800d162:	d003      	beq.n	800d16c <HAL_SAI_Init+0x60>
 800d164:	e008      	b.n	800d178 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800d166:	2300      	movs	r3, #0
 800d168:	61fb      	str	r3, [r7, #28]
      break;
 800d16a:	e008      	b.n	800d17e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800d16c:	2310      	movs	r3, #16
 800d16e:	61fb      	str	r3, [r7, #28]
      break;
 800d170:	e005      	b.n	800d17e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800d172:	2320      	movs	r3, #32
 800d174:	61fb      	str	r3, [r7, #28]
      break;
 800d176:	e002      	b.n	800d17e <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 800d178:	2300      	movs	r3, #0
 800d17a:	61fb      	str	r3, [r7, #28]
      break;
 800d17c:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	689b      	ldr	r3, [r3, #8]
 800d182:	2b03      	cmp	r3, #3
 800d184:	d81d      	bhi.n	800d1c2 <HAL_SAI_Init+0xb6>
 800d186:	a201      	add	r2, pc, #4	; (adr r2, 800d18c <HAL_SAI_Init+0x80>)
 800d188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d18c:	0800d19d 	.word	0x0800d19d
 800d190:	0800d1a3 	.word	0x0800d1a3
 800d194:	0800d1ab 	.word	0x0800d1ab
 800d198:	0800d1b3 	.word	0x0800d1b3
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800d19c:	2300      	movs	r3, #0
 800d19e:	617b      	str	r3, [r7, #20]
      break;
 800d1a0:	e012      	b.n	800d1c8 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800d1a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d1a6:	617b      	str	r3, [r7, #20]
      break;
 800d1a8:	e00e      	b.n	800d1c8 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800d1aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d1ae:	617b      	str	r3, [r7, #20]
      break;
 800d1b0:	e00a      	b.n	800d1c8 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800d1b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d1b6:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800d1b8:	69fb      	ldr	r3, [r7, #28]
 800d1ba:	f043 0301 	orr.w	r3, r3, #1
 800d1be:	61fb      	str	r3, [r7, #28]
      break;
 800d1c0:	e002      	b.n	800d1c8 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	617b      	str	r3, [r7, #20]
      break;
 800d1c6:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	4a81      	ldr	r2, [pc, #516]	; (800d3d4 <HAL_SAI_Init+0x2c8>)
 800d1ce:	4293      	cmp	r3, r2
 800d1d0:	d004      	beq.n	800d1dc <HAL_SAI_Init+0xd0>
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	4a80      	ldr	r2, [pc, #512]	; (800d3d8 <HAL_SAI_Init+0x2cc>)
 800d1d8:	4293      	cmp	r3, r2
 800d1da:	d103      	bne.n	800d1e4 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 800d1dc:	4a7f      	ldr	r2, [pc, #508]	; (800d3dc <HAL_SAI_Init+0x2d0>)
 800d1de:	69fb      	ldr	r3, [r7, #28]
 800d1e0:	6013      	str	r3, [r2, #0]
 800d1e2:	e002      	b.n	800d1ea <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800d1e4:	4a7e      	ldr	r2, [pc, #504]	; (800d3e0 <HAL_SAI_Init+0x2d4>)
 800d1e6:	69fb      	ldr	r3, [r7, #28]
 800d1e8:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	69db      	ldr	r3, [r3, #28]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d041      	beq.n	800d276 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	4a77      	ldr	r2, [pc, #476]	; (800d3d4 <HAL_SAI_Init+0x2c8>)
 800d1f8:	4293      	cmp	r3, r2
 800d1fa:	d004      	beq.n	800d206 <HAL_SAI_Init+0xfa>
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	4a75      	ldr	r2, [pc, #468]	; (800d3d8 <HAL_SAI_Init+0x2cc>)
 800d202:	4293      	cmp	r3, r2
 800d204:	d105      	bne.n	800d212 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800d206:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800d20a:	f7fe fee7 	bl	800bfdc <HAL_RCCEx_GetPeriphCLKFreq>
 800d20e:	6138      	str	r0, [r7, #16]
 800d210:	e004      	b.n	800d21c <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800d212:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800d216:	f7fe fee1 	bl	800bfdc <HAL_RCCEx_GetPeriphCLKFreq>
 800d21a:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 800d21c:	693a      	ldr	r2, [r7, #16]
 800d21e:	4613      	mov	r3, r2
 800d220:	009b      	lsls	r3, r3, #2
 800d222:	4413      	add	r3, r2
 800d224:	005b      	lsls	r3, r3, #1
 800d226:	461a      	mov	r2, r3
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	69db      	ldr	r3, [r3, #28]
 800d22c:	025b      	lsls	r3, r3, #9
 800d22e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d232:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	4a6b      	ldr	r2, [pc, #428]	; (800d3e4 <HAL_SAI_Init+0x2d8>)
 800d238:	fba2 2303 	umull	r2, r3, r2, r3
 800d23c:	08da      	lsrs	r2, r3, #3
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800d242:	68f9      	ldr	r1, [r7, #12]
 800d244:	4b67      	ldr	r3, [pc, #412]	; (800d3e4 <HAL_SAI_Init+0x2d8>)
 800d246:	fba3 2301 	umull	r2, r3, r3, r1
 800d24a:	08da      	lsrs	r2, r3, #3
 800d24c:	4613      	mov	r3, r2
 800d24e:	009b      	lsls	r3, r3, #2
 800d250:	4413      	add	r3, r2
 800d252:	005b      	lsls	r3, r3, #1
 800d254:	1aca      	subs	r2, r1, r3
 800d256:	2a08      	cmp	r2, #8
 800d258:	d904      	bls.n	800d264 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	6a1b      	ldr	r3, [r3, #32]
 800d25e:	1c5a      	adds	r2, r3, #1
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d268:	2b04      	cmp	r3, #4
 800d26a:	d104      	bne.n	800d276 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	6a1b      	ldr	r3, [r3, #32]
 800d270:	085a      	lsrs	r2, r3, #1
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	685b      	ldr	r3, [r3, #4]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d003      	beq.n	800d286 <HAL_SAI_Init+0x17a>
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	685b      	ldr	r3, [r3, #4]
 800d282:	2b02      	cmp	r3, #2
 800d284:	d109      	bne.n	800d29a <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d28a:	2b01      	cmp	r3, #1
 800d28c:	d101      	bne.n	800d292 <HAL_SAI_Init+0x186>
 800d28e:	2300      	movs	r3, #0
 800d290:	e001      	b.n	800d296 <HAL_SAI_Init+0x18a>
 800d292:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d296:	61bb      	str	r3, [r7, #24]
 800d298:	e008      	b.n	800d2ac <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d29e:	2b01      	cmp	r3, #1
 800d2a0:	d102      	bne.n	800d2a8 <HAL_SAI_Init+0x19c>
 800d2a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d2a6:	e000      	b.n	800d2aa <HAL_SAI_Init+0x19e>
 800d2a8:	2300      	movs	r3, #0
 800d2aa:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	6819      	ldr	r1, [r3, #0]
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	681a      	ldr	r2, [r3, #0]
 800d2b6:	4b4c      	ldr	r3, [pc, #304]	; (800d3e8 <HAL_SAI_Init+0x2dc>)
 800d2b8:	400b      	ands	r3, r1
 800d2ba:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	6819      	ldr	r1, [r3, #0]
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	685a      	ldr	r2, [r3, #4]
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2ca:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d2d0:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2d6:	431a      	orrs	r2, r3
 800d2d8:	69bb      	ldr	r3, [r7, #24]
 800d2da:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800d2dc:	697b      	ldr	r3, [r7, #20]
 800d2de:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 800d2e4:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	691b      	ldr	r3, [r3, #16]
 800d2ea:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d2f0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	6a1b      	ldr	r3, [r3, #32]
 800d2f6:	051b      	lsls	r3, r3, #20
 800d2f8:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	430a      	orrs	r2, r1
 800d300:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	685b      	ldr	r3, [r3, #4]
 800d308:	687a      	ldr	r2, [r7, #4]
 800d30a:	6812      	ldr	r2, [r2, #0]
 800d30c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800d310:	f023 030f 	bic.w	r3, r3, #15
 800d314:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	6859      	ldr	r1, [r3, #4]
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	699a      	ldr	r2, [r3, #24]
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d324:	431a      	orrs	r2, r3
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d32a:	431a      	orrs	r2, r3
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	430a      	orrs	r2, r1
 800d332:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	6899      	ldr	r1, [r3, #8]
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	681a      	ldr	r2, [r3, #0]
 800d33e:	4b2b      	ldr	r3, [pc, #172]	; (800d3ec <HAL_SAI_Init+0x2e0>)
 800d340:	400b      	ands	r3, r1
 800d342:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	6899      	ldr	r1, [r3, #8]
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d34e:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800d354:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 800d35a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 800d360:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d366:	3b01      	subs	r3, #1
 800d368:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800d36a:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	430a      	orrs	r2, r1
 800d372:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	68d9      	ldr	r1, [r3, #12]
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	681a      	ldr	r2, [r3, #0]
 800d37e:	f24f 0320 	movw	r3, #61472	; 0xf020
 800d382:	400b      	ands	r3, r1
 800d384:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	68d9      	ldr	r1, [r3, #12]
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d394:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d39a:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800d39c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d3a2:	3b01      	subs	r3, #1
 800d3a4:	021b      	lsls	r3, r3, #8
 800d3a6:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	430a      	orrs	r2, r1
 800d3ae:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	2200      	movs	r2, #0
 800d3b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	2201      	movs	r2, #1
 800d3bc:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	2200      	movs	r2, #0
 800d3c4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800d3c8:	2300      	movs	r3, #0
}
 800d3ca:	4618      	mov	r0, r3
 800d3cc:	3720      	adds	r7, #32
 800d3ce:	46bd      	mov	sp, r7
 800d3d0:	bd80      	pop	{r7, pc}
 800d3d2:	bf00      	nop
 800d3d4:	40015404 	.word	0x40015404
 800d3d8:	40015424 	.word	0x40015424
 800d3dc:	40015400 	.word	0x40015400
 800d3e0:	40015800 	.word	0x40015800
 800d3e4:	cccccccd 	.word	0xcccccccd
 800d3e8:	ff05c010 	.word	0xff05c010
 800d3ec:	fff88000 	.word	0xfff88000

0800d3f0 <HAL_SAI_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b086      	sub	sp, #24
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	60f8      	str	r0, [r7, #12]
 800d3f8:	60b9      	str	r1, [r7, #8]
 800d3fa:	603b      	str	r3, [r7, #0]
 800d3fc:	4613      	mov	r3, r2
 800d3fe:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800d400:	f7f9 fa9e 	bl	8006940 <HAL_GetTick>
 800d404:	6178      	str	r0, [r7, #20]
  uint32_t temp;

  if ((pData == NULL) || (Size == 0U))
 800d406:	68bb      	ldr	r3, [r7, #8]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d002      	beq.n	800d412 <HAL_SAI_Transmit+0x22>
 800d40c:	88fb      	ldrh	r3, [r7, #6]
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d101      	bne.n	800d416 <HAL_SAI_Transmit+0x26>
  {
    return  HAL_ERROR;
 800d412:	2301      	movs	r3, #1
 800d414:	e0ee      	b.n	800d5f4 <HAL_SAI_Transmit+0x204>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800d41c:	b2db      	uxtb	r3, r3
 800d41e:	2b01      	cmp	r3, #1
 800d420:	f040 80e7 	bne.w	800d5f2 <HAL_SAI_Transmit+0x202>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800d42a:	2b01      	cmp	r3, #1
 800d42c:	d101      	bne.n	800d432 <HAL_SAI_Transmit+0x42>
 800d42e:	2302      	movs	r3, #2
 800d430:	e0e0      	b.n	800d5f4 <HAL_SAI_Transmit+0x204>
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	2201      	movs	r2, #1
 800d436:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    hsai->XferSize = Size;
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	88fa      	ldrh	r2, [r7, #6]
 800d43e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    hsai->XferCount = Size;
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	88fa      	ldrh	r2, [r7, #6]
 800d446:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    hsai->pBuffPtr = pData;
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	68ba      	ldr	r2, [r7, #8]
 800d44e:	665a      	str	r2, [r3, #100]	; 0x64
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	2212      	movs	r2, #18
 800d454:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	2200      	movs	r2, #0
 800d45c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	f040 80b1 	bne.w	800d5d2 <HAL_SAI_Transmit+0x1e2>
    {
      /* fill the fifo with data before to enabled the SAI */
      SAI_FillFifo(hsai);
 800d470:	68f8      	ldr	r0, [r7, #12]
 800d472:	f000 f8c3 	bl	800d5fc <SAI_FillFifo>
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	681a      	ldr	r2, [r3, #0]
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800d484:	601a      	str	r2, [r3, #0]
    }

    while (hsai->XferCount > 0U)
 800d486:	e0a4      	b.n	800d5d2 <HAL_SAI_Transmit+0x1e2>
    {
      /* Write data if the FIFO is not full */
      if ((hsai->Instance->SR & SAI_xSR_FLVL) != SAI_FIFOSTATUS_FULL)
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	695b      	ldr	r3, [r3, #20]
 800d48e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800d492:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d496:	d06b      	beq.n	800d570 <HAL_SAI_Transmit+0x180>
      {
        if ((hsai->Init.DataSize == SAI_DATASIZE_8) && (hsai->Init.CompandingMode == SAI_NOCOMPANDING))
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d49c:	2b40      	cmp	r3, #64	; 0x40
 800d49e:	d10f      	bne.n	800d4c0 <HAL_SAI_Transmit+0xd0>
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d10b      	bne.n	800d4c0 <HAL_SAI_Transmit+0xd0>
        {
          hsai->Instance->DR = *hsai->pBuffPtr;
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d4ac:	781a      	ldrb	r2, [r3, #0]
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	61da      	str	r2, [r3, #28]
          hsai->pBuffPtr++;
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d4b8:	1c5a      	adds	r2, r3, #1
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	665a      	str	r2, [r3, #100]	; 0x64
 800d4be:	e04e      	b.n	800d55e <HAL_SAI_Transmit+0x16e>
        }
        else if (hsai->Init.DataSize <= SAI_DATASIZE_16)
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4c4:	2b80      	cmp	r3, #128	; 0x80
 800d4c6:	d819      	bhi.n	800d4fc <HAL_SAI_Transmit+0x10c>
        {
          temp = (uint32_t)(*hsai->pBuffPtr);
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d4cc:	781b      	ldrb	r3, [r3, #0]
 800d4ce:	613b      	str	r3, [r7, #16]
          hsai->pBuffPtr++;
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d4d4:	1c5a      	adds	r2, r3, #1
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	665a      	str	r2, [r3, #100]	; 0x64
          temp |= ((uint32_t)(*hsai->pBuffPtr) << 8);
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d4de:	781b      	ldrb	r3, [r3, #0]
 800d4e0:	021b      	lsls	r3, r3, #8
 800d4e2:	693a      	ldr	r2, [r7, #16]
 800d4e4:	4313      	orrs	r3, r2
 800d4e6:	613b      	str	r3, [r7, #16]
          hsai->pBuffPtr++;
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d4ec:	1c5a      	adds	r2, r3, #1
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	665a      	str	r2, [r3, #100]	; 0x64
          hsai->Instance->DR = temp;
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	693a      	ldr	r2, [r7, #16]
 800d4f8:	61da      	str	r2, [r3, #28]
 800d4fa:	e030      	b.n	800d55e <HAL_SAI_Transmit+0x16e>
        }
        else
        {
          temp = (uint32_t)(*hsai->pBuffPtr);
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d500:	781b      	ldrb	r3, [r3, #0]
 800d502:	613b      	str	r3, [r7, #16]
          hsai->pBuffPtr++;
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d508:	1c5a      	adds	r2, r3, #1
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	665a      	str	r2, [r3, #100]	; 0x64
          temp |= ((uint32_t)(*hsai->pBuffPtr) << 8);
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d512:	781b      	ldrb	r3, [r3, #0]
 800d514:	021b      	lsls	r3, r3, #8
 800d516:	693a      	ldr	r2, [r7, #16]
 800d518:	4313      	orrs	r3, r2
 800d51a:	613b      	str	r3, [r7, #16]
          hsai->pBuffPtr++;
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d520:	1c5a      	adds	r2, r3, #1
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	665a      	str	r2, [r3, #100]	; 0x64
          temp |= ((uint32_t)(*hsai->pBuffPtr) << 16);
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d52a:	781b      	ldrb	r3, [r3, #0]
 800d52c:	041b      	lsls	r3, r3, #16
 800d52e:	693a      	ldr	r2, [r7, #16]
 800d530:	4313      	orrs	r3, r2
 800d532:	613b      	str	r3, [r7, #16]
          hsai->pBuffPtr++;
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d538:	1c5a      	adds	r2, r3, #1
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	665a      	str	r2, [r3, #100]	; 0x64
          temp |= ((uint32_t)(*hsai->pBuffPtr) << 24);
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d542:	781b      	ldrb	r3, [r3, #0]
 800d544:	061b      	lsls	r3, r3, #24
 800d546:	693a      	ldr	r2, [r7, #16]
 800d548:	4313      	orrs	r3, r2
 800d54a:	613b      	str	r3, [r7, #16]
          hsai->pBuffPtr++;
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d550:	1c5a      	adds	r2, r3, #1
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	665a      	str	r2, [r3, #100]	; 0x64
          hsai->Instance->DR = temp;
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	693a      	ldr	r2, [r7, #16]
 800d55c:	61da      	str	r2, [r3, #28]
        }
        hsai->XferCount--;
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d564:	3b01      	subs	r3, #1
 800d566:	b29a      	uxth	r2, r3
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800d56e:	e030      	b.n	800d5d2 <HAL_SAI_Transmit+0x1e2>
      }
      else
      {
        /* Check for the Timeout */
        if ((((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) && (Timeout != HAL_MAX_DELAY))
 800d570:	f7f9 f9e6 	bl	8006940 <HAL_GetTick>
 800d574:	4602      	mov	r2, r0
 800d576:	697b      	ldr	r3, [r7, #20]
 800d578:	1ad3      	subs	r3, r2, r3
 800d57a:	683a      	ldr	r2, [r7, #0]
 800d57c:	429a      	cmp	r2, r3
 800d57e:	d302      	bcc.n	800d586 <HAL_SAI_Transmit+0x196>
 800d580:	683b      	ldr	r3, [r7, #0]
 800d582:	2b00      	cmp	r3, #0
 800d584:	d125      	bne.n	800d5d2 <HAL_SAI_Transmit+0x1e2>
 800d586:	683b      	ldr	r3, [r7, #0]
 800d588:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d58c:	d021      	beq.n	800d5d2 <HAL_SAI_Transmit+0x1e2>
        {
          /* Update error code */
          hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d594:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Clear all the flags */
          hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d5a6:	619a      	str	r2, [r3, #24]

          /* Disable SAI peripheral */
          /* No need to check return value because state update, unlock and error return will be performed later */
          (void) SAI_Disable(hsai);
 800d5a8:	68f8      	ldr	r0, [r7, #12]
 800d5aa:	f000 f8ab 	bl	800d704 <SAI_Disable>

          /* Flush the fifo */
          SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	685a      	ldr	r2, [r3, #4]
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	f042 0208 	orr.w	r2, r2, #8
 800d5bc:	605a      	str	r2, [r3, #4]

          /* Change the SAI state */
          hsai->State = HAL_SAI_STATE_READY;
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	2201      	movs	r2, #1
 800d5c2:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

          /* Process Unlocked */
          __HAL_UNLOCK(hsai);
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	2200      	movs	r2, #0
 800d5ca:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_ERROR;
 800d5ce:	2301      	movs	r3, #1
 800d5d0:	e010      	b.n	800d5f4 <HAL_SAI_Transmit+0x204>
    while (hsai->XferCount > 0U)
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	f47f af55 	bne.w	800d488 <HAL_SAI_Transmit+0x98>
        }
      }
    }

    hsai->State = HAL_SAI_STATE_READY;
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	2201      	movs	r2, #1
 800d5e2:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800d5ee:	2300      	movs	r3, #0
 800d5f0:	e000      	b.n	800d5f4 <HAL_SAI_Transmit+0x204>
  }
  else
  {
    return HAL_BUSY;
 800d5f2:	2302      	movs	r3, #2
  }
}
 800d5f4:	4618      	mov	r0, r3
 800d5f6:	3718      	adds	r7, #24
 800d5f8:	46bd      	mov	sp, r7
 800d5fa:	bd80      	pop	{r7, pc}

0800d5fc <SAI_FillFifo>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static void SAI_FillFifo(SAI_HandleTypeDef *hsai)
{
 800d5fc:	b480      	push	{r7}
 800d5fe:	b085      	sub	sp, #20
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
  uint32_t temp;

  /* fill the fifo with data before to enabled the SAI */
  while (((hsai->Instance->SR & SAI_xSR_FLVL) != SAI_FIFOSTATUS_FULL) && (hsai->XferCount > 0U))
 800d604:	e06a      	b.n	800d6dc <SAI_FillFifo+0xe0>
  {
    if ((hsai->Init.DataSize == SAI_DATASIZE_8) && (hsai->Init.CompandingMode == SAI_NOCOMPANDING))
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d60a:	2b40      	cmp	r3, #64	; 0x40
 800d60c:	d10f      	bne.n	800d62e <SAI_FillFifo+0x32>
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d612:	2b00      	cmp	r3, #0
 800d614:	d10b      	bne.n	800d62e <SAI_FillFifo+0x32>
    {
      hsai->Instance->DR = *hsai->pBuffPtr;
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d61a:	781a      	ldrb	r2, [r3, #0]
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	61da      	str	r2, [r3, #28]
      hsai->pBuffPtr++;
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d626:	1c5a      	adds	r2, r3, #1
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	665a      	str	r2, [r3, #100]	; 0x64
 800d62c:	e04e      	b.n	800d6cc <SAI_FillFifo+0xd0>
    }
    else if (hsai->Init.DataSize <= SAI_DATASIZE_16)
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d632:	2b80      	cmp	r3, #128	; 0x80
 800d634:	d819      	bhi.n	800d66a <SAI_FillFifo+0x6e>
    {
      temp = (uint32_t)(*hsai->pBuffPtr);
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d63a:	781b      	ldrb	r3, [r3, #0]
 800d63c:	60fb      	str	r3, [r7, #12]
      hsai->pBuffPtr++;
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d642:	1c5a      	adds	r2, r3, #1
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	665a      	str	r2, [r3, #100]	; 0x64
      temp |= ((uint32_t)(*hsai->pBuffPtr) << 8);
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d64c:	781b      	ldrb	r3, [r3, #0]
 800d64e:	021b      	lsls	r3, r3, #8
 800d650:	68fa      	ldr	r2, [r7, #12]
 800d652:	4313      	orrs	r3, r2
 800d654:	60fb      	str	r3, [r7, #12]
      hsai->pBuffPtr++;
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d65a:	1c5a      	adds	r2, r3, #1
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	665a      	str	r2, [r3, #100]	; 0x64
      hsai->Instance->DR = temp;
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	68fa      	ldr	r2, [r7, #12]
 800d666:	61da      	str	r2, [r3, #28]
 800d668:	e030      	b.n	800d6cc <SAI_FillFifo+0xd0>
    }
    else
    {
      temp = (uint32_t)(*hsai->pBuffPtr);
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d66e:	781b      	ldrb	r3, [r3, #0]
 800d670:	60fb      	str	r3, [r7, #12]
      hsai->pBuffPtr++;
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d676:	1c5a      	adds	r2, r3, #1
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	665a      	str	r2, [r3, #100]	; 0x64
      temp |= ((uint32_t)(*hsai->pBuffPtr) << 8);
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d680:	781b      	ldrb	r3, [r3, #0]
 800d682:	021b      	lsls	r3, r3, #8
 800d684:	68fa      	ldr	r2, [r7, #12]
 800d686:	4313      	orrs	r3, r2
 800d688:	60fb      	str	r3, [r7, #12]
      hsai->pBuffPtr++;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d68e:	1c5a      	adds	r2, r3, #1
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	665a      	str	r2, [r3, #100]	; 0x64
      temp |= ((uint32_t)(*hsai->pBuffPtr) << 16);
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d698:	781b      	ldrb	r3, [r3, #0]
 800d69a:	041b      	lsls	r3, r3, #16
 800d69c:	68fa      	ldr	r2, [r7, #12]
 800d69e:	4313      	orrs	r3, r2
 800d6a0:	60fb      	str	r3, [r7, #12]
      hsai->pBuffPtr++;
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d6a6:	1c5a      	adds	r2, r3, #1
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	665a      	str	r2, [r3, #100]	; 0x64
      temp |= ((uint32_t)(*hsai->pBuffPtr) << 24);
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d6b0:	781b      	ldrb	r3, [r3, #0]
 800d6b2:	061b      	lsls	r3, r3, #24
 800d6b4:	68fa      	ldr	r2, [r7, #12]
 800d6b6:	4313      	orrs	r3, r2
 800d6b8:	60fb      	str	r3, [r7, #12]
      hsai->pBuffPtr++;
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d6be:	1c5a      	adds	r2, r3, #1
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	665a      	str	r2, [r3, #100]	; 0x64
      hsai->Instance->DR = temp;
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	68fa      	ldr	r2, [r7, #12]
 800d6ca:	61da      	str	r2, [r3, #28]
    }
    hsai->XferCount--;
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d6d2:	3b01      	subs	r3, #1
 800d6d4:	b29a      	uxth	r2, r3
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  while (((hsai->Instance->SR & SAI_xSR_FLVL) != SAI_FIFOSTATUS_FULL) && (hsai->XferCount > 0U))
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	695b      	ldr	r3, [r3, #20]
 800d6e2:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800d6e6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d6ea:	d004      	beq.n	800d6f6 <SAI_FillFifo+0xfa>
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d187      	bne.n	800d606 <SAI_FillFifo+0xa>
  }
}
 800d6f6:	bf00      	nop
 800d6f8:	3714      	adds	r7, #20
 800d6fa:	46bd      	mov	sp, r7
 800d6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d700:	4770      	bx	lr
	...

0800d704 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800d704:	b480      	push	{r7}
 800d706:	b085      	sub	sp, #20
 800d708:	af00      	add	r7, sp, #0
 800d70a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800d70c:	4b18      	ldr	r3, [pc, #96]	; (800d770 <SAI_Disable+0x6c>)
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	4a18      	ldr	r2, [pc, #96]	; (800d774 <SAI_Disable+0x70>)
 800d712:	fba2 2303 	umull	r2, r3, r2, r3
 800d716:	0b1b      	lsrs	r3, r3, #12
 800d718:	009b      	lsls	r3, r3, #2
 800d71a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800d71c:	2300      	movs	r3, #0
 800d71e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	681a      	ldr	r2, [r3, #0]
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800d72e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	2b00      	cmp	r3, #0
 800d734:	d10a      	bne.n	800d74c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d73c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 800d746:	2303      	movs	r3, #3
 800d748:	72fb      	strb	r3, [r7, #11]
      break;
 800d74a:	e009      	b.n	800d760 <SAI_Disable+0x5c>
    }
    count--;
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	3b01      	subs	r3, #1
 800d750:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d1e7      	bne.n	800d730 <SAI_Disable+0x2c>

  return status;
 800d760:	7afb      	ldrb	r3, [r7, #11]
}
 800d762:	4618      	mov	r0, r3
 800d764:	3714      	adds	r7, #20
 800d766:	46bd      	mov	sp, r7
 800d768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d76c:	4770      	bx	lr
 800d76e:	bf00      	nop
 800d770:	200000a4 	.word	0x200000a4
 800d774:	95cbec1b 	.word	0x95cbec1b

0800d778 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800d778:	b580      	push	{r7, lr}
 800d77a:	b082      	sub	sp, #8
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	2b00      	cmp	r3, #0
 800d784:	d101      	bne.n	800d78a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800d786:	2301      	movs	r3, #1
 800d788:	e022      	b.n	800d7d0 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d790:	b2db      	uxtb	r3, r3
 800d792:	2b00      	cmp	r3, #0
 800d794:	d105      	bne.n	800d7a2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	2200      	movs	r2, #0
 800d79a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800d79c:	6878      	ldr	r0, [r7, #4]
 800d79e:	f7f4 fc01 	bl	8001fa4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	2203      	movs	r2, #3
 800d7a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800d7aa:	6878      	ldr	r0, [r7, #4]
 800d7ac:	f000 f814 	bl	800d7d8 <HAL_SD_InitCard>
 800d7b0:	4603      	mov	r3, r0
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d001      	beq.n	800d7ba <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800d7b6:	2301      	movs	r3, #1
 800d7b8:	e00a      	b.n	800d7d0 <HAL_SD_Init+0x58>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	2200      	movs	r2, #0
 800d7be:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	2201      	movs	r2, #1
 800d7ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800d7ce:	2300      	movs	r3, #0
}
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	3708      	adds	r7, #8
 800d7d4:	46bd      	mov	sp, r7
 800d7d6:	bd80      	pop	{r7, pc}

0800d7d8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d7d8:	b5b0      	push	{r4, r5, r7, lr}
 800d7da:	b08e      	sub	sp, #56	; 0x38
 800d7dc:	af04      	add	r7, sp, #16
 800d7de:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800d7e0:	2300      	movs	r3, #0
 800d7e2:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	60fb      	str	r3, [r7, #12]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 800d7f4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800d7f8:	f7fe fbf0 	bl	800bfdc <HAL_RCCEx_GetPeriphCLKFreq>
 800d7fc:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800d7fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d800:	2b00      	cmp	r3, #0
 800d802:	d109      	bne.n	800d818 <HAL_SD_InitCard+0x40>
  {
      hsd->State = HAL_SD_STATE_READY;
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	2201      	movs	r2, #1
 800d808:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800d812:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800d814:	2301      	movs	r3, #1
 800d816:	e07b      	b.n	800d910 <HAL_SD_InitCard+0x138>
  }
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockDiv = ((sdmmc_clk / SD_INIT_FREQ) - 2U);
 800d818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d81a:	09db      	lsrs	r3, r3, #7
 800d81c:	4a3e      	ldr	r2, [pc, #248]	; (800d918 <HAL_SD_InitCard+0x140>)
 800d81e:	fba2 2303 	umull	r2, r3, r2, r3
 800d822:	091b      	lsrs	r3, r3, #4
 800d824:	3b02      	subs	r3, #2
 800d826:	61fb      	str	r3, [r7, #28]
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681d      	ldr	r5, [r3, #0]
 800d82c:	466c      	mov	r4, sp
 800d82e:	f107 0314 	add.w	r3, r7, #20
 800d832:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d836:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d83a:	f107 0308 	add.w	r3, r7, #8
 800d83e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d840:	4628      	mov	r0, r5
 800d842:	f001 fc45 	bl	800f0d0 <SDMMC_Init>

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	685a      	ldr	r2, [r3, #4]
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d854:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	4618      	mov	r0, r3
 800d85c:	f001 fc72 	bl	800f144 <SDMMC_PowerState_ON>

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	685a      	ldr	r2, [r3, #4]
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d86e:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  sdmmc_clk = sdmmc_clk/(Init.ClockDiv + 2U);
 800d870:	69fb      	ldr	r3, [r7, #28]
 800d872:	3302      	adds	r3, #2
 800d874:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d876:	fbb2 f3f3 	udiv	r3, r2, r3
 800d87a:	627b      	str	r3, [r7, #36]	; 0x24
#else
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
#endif
  HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 800d87c:	4a27      	ldr	r2, [pc, #156]	; (800d91c <HAL_SD_InitCard+0x144>)
 800d87e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d880:	fbb2 f3f3 	udiv	r3, r2, r3
 800d884:	3301      	adds	r3, #1
 800d886:	4618      	mov	r0, r3
 800d888:	f7f9 f866 	bl	8006958 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800d88c:	6878      	ldr	r0, [r7, #4]
 800d88e:	f000 fb77 	bl	800df80 <SD_PowerON>
 800d892:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d894:	6a3b      	ldr	r3, [r7, #32]
 800d896:	2b00      	cmp	r3, #0
 800d898:	d00b      	beq.n	800d8b2 <HAL_SD_InitCard+0xda>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	2201      	movs	r2, #1
 800d89e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d8a6:	6a3b      	ldr	r3, [r7, #32]
 800d8a8:	431a      	orrs	r2, r3
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d8ae:	2301      	movs	r3, #1
 800d8b0:	e02e      	b.n	800d910 <HAL_SD_InitCard+0x138>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800d8b2:	6878      	ldr	r0, [r7, #4]
 800d8b4:	f000 fa96 	bl	800dde4 <SD_InitCard>
 800d8b8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d8ba:	6a3b      	ldr	r3, [r7, #32]
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d00b      	beq.n	800d8d8 <HAL_SD_InitCard+0x100>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	2201      	movs	r2, #1
 800d8c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d8cc:	6a3b      	ldr	r3, [r7, #32]
 800d8ce:	431a      	orrs	r2, r3
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d8d4:	2301      	movs	r3, #1
 800d8d6:	e01b      	b.n	800d910 <HAL_SD_InitCard+0x138>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d8e0:	4618      	mov	r0, r3
 800d8e2:	f001 fcc2 	bl	800f26a <SDMMC_CmdBlockLength>
 800d8e6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d8e8:	6a3b      	ldr	r3, [r7, #32]
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d00f      	beq.n	800d90e <HAL_SD_InitCard+0x136>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	4a0b      	ldr	r2, [pc, #44]	; (800d920 <HAL_SD_InitCard+0x148>)
 800d8f4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d8fa:	6a3b      	ldr	r3, [r7, #32]
 800d8fc:	431a      	orrs	r2, r3
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	2201      	movs	r2, #1
 800d906:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d90a:	2301      	movs	r3, #1
 800d90c:	e000      	b.n	800d910 <HAL_SD_InitCard+0x138>
  }

  return HAL_OK;
 800d90e:	2300      	movs	r3, #0
}
 800d910:	4618      	mov	r0, r3
 800d912:	3728      	adds	r7, #40	; 0x28
 800d914:	46bd      	mov	sp, r7
 800d916:	bdb0      	pop	{r4, r5, r7, pc}
 800d918:	014f8b59 	.word	0x014f8b59
 800d91c:	00012110 	.word	0x00012110
 800d920:	004005ff 	.word	0x004005ff

0800d924 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d924:	b480      	push	{r7}
 800d926:	b083      	sub	sp, #12
 800d928:	af00      	add	r7, sp, #0
 800d92a:	6078      	str	r0, [r7, #4]
 800d92c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d932:	0f9b      	lsrs	r3, r3, #30
 800d934:	b2da      	uxtb	r2, r3
 800d936:	683b      	ldr	r3, [r7, #0]
 800d938:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d93e:	0e9b      	lsrs	r3, r3, #26
 800d940:	b2db      	uxtb	r3, r3
 800d942:	f003 030f 	and.w	r3, r3, #15
 800d946:	b2da      	uxtb	r2, r3
 800d948:	683b      	ldr	r3, [r7, #0]
 800d94a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d950:	0e1b      	lsrs	r3, r3, #24
 800d952:	b2db      	uxtb	r3, r3
 800d954:	f003 0303 	and.w	r3, r3, #3
 800d958:	b2da      	uxtb	r2, r3
 800d95a:	683b      	ldr	r3, [r7, #0]
 800d95c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d962:	0c1b      	lsrs	r3, r3, #16
 800d964:	b2da      	uxtb	r2, r3
 800d966:	683b      	ldr	r3, [r7, #0]
 800d968:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d96e:	0a1b      	lsrs	r3, r3, #8
 800d970:	b2da      	uxtb	r2, r3
 800d972:	683b      	ldr	r3, [r7, #0]
 800d974:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d97a:	b2da      	uxtb	r2, r3
 800d97c:	683b      	ldr	r3, [r7, #0]
 800d97e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d984:	0d1b      	lsrs	r3, r3, #20
 800d986:	b29a      	uxth	r2, r3
 800d988:	683b      	ldr	r3, [r7, #0]
 800d98a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d990:	0c1b      	lsrs	r3, r3, #16
 800d992:	b2db      	uxtb	r3, r3
 800d994:	f003 030f 	and.w	r3, r3, #15
 800d998:	b2da      	uxtb	r2, r3
 800d99a:	683b      	ldr	r3, [r7, #0]
 800d99c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d9a2:	0bdb      	lsrs	r3, r3, #15
 800d9a4:	b2db      	uxtb	r3, r3
 800d9a6:	f003 0301 	and.w	r3, r3, #1
 800d9aa:	b2da      	uxtb	r2, r3
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d9b4:	0b9b      	lsrs	r3, r3, #14
 800d9b6:	b2db      	uxtb	r3, r3
 800d9b8:	f003 0301 	and.w	r3, r3, #1
 800d9bc:	b2da      	uxtb	r2, r3
 800d9be:	683b      	ldr	r3, [r7, #0]
 800d9c0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d9c6:	0b5b      	lsrs	r3, r3, #13
 800d9c8:	b2db      	uxtb	r3, r3
 800d9ca:	f003 0301 	and.w	r3, r3, #1
 800d9ce:	b2da      	uxtb	r2, r3
 800d9d0:	683b      	ldr	r3, [r7, #0]
 800d9d2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d9d8:	0b1b      	lsrs	r3, r3, #12
 800d9da:	b2db      	uxtb	r3, r3
 800d9dc:	f003 0301 	and.w	r3, r3, #1
 800d9e0:	b2da      	uxtb	r2, r3
 800d9e2:	683b      	ldr	r3, [r7, #0]
 800d9e4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d9e6:	683b      	ldr	r3, [r7, #0]
 800d9e8:	2200      	movs	r2, #0
 800d9ea:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d163      	bne.n	800dabc <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d9f8:	009a      	lsls	r2, r3, #2
 800d9fa:	f640 73fc 	movw	r3, #4092	; 0xffc
 800d9fe:	4013      	ands	r3, r2
 800da00:	687a      	ldr	r2, [r7, #4]
 800da02:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800da04:	0f92      	lsrs	r2, r2, #30
 800da06:	431a      	orrs	r2, r3
 800da08:	683b      	ldr	r3, [r7, #0]
 800da0a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da10:	0edb      	lsrs	r3, r3, #27
 800da12:	b2db      	uxtb	r3, r3
 800da14:	f003 0307 	and.w	r3, r3, #7
 800da18:	b2da      	uxtb	r2, r3
 800da1a:	683b      	ldr	r3, [r7, #0]
 800da1c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da22:	0e1b      	lsrs	r3, r3, #24
 800da24:	b2db      	uxtb	r3, r3
 800da26:	f003 0307 	and.w	r3, r3, #7
 800da2a:	b2da      	uxtb	r2, r3
 800da2c:	683b      	ldr	r3, [r7, #0]
 800da2e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da34:	0d5b      	lsrs	r3, r3, #21
 800da36:	b2db      	uxtb	r3, r3
 800da38:	f003 0307 	and.w	r3, r3, #7
 800da3c:	b2da      	uxtb	r2, r3
 800da3e:	683b      	ldr	r3, [r7, #0]
 800da40:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da46:	0c9b      	lsrs	r3, r3, #18
 800da48:	b2db      	uxtb	r3, r3
 800da4a:	f003 0307 	and.w	r3, r3, #7
 800da4e:	b2da      	uxtb	r2, r3
 800da50:	683b      	ldr	r3, [r7, #0]
 800da52:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da58:	0bdb      	lsrs	r3, r3, #15
 800da5a:	b2db      	uxtb	r3, r3
 800da5c:	f003 0307 	and.w	r3, r3, #7
 800da60:	b2da      	uxtb	r2, r3
 800da62:	683b      	ldr	r3, [r7, #0]
 800da64:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800da66:	683b      	ldr	r3, [r7, #0]
 800da68:	691b      	ldr	r3, [r3, #16]
 800da6a:	1c5a      	adds	r2, r3, #1
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800da70:	683b      	ldr	r3, [r7, #0]
 800da72:	7e1b      	ldrb	r3, [r3, #24]
 800da74:	b2db      	uxtb	r3, r3
 800da76:	f003 0307 	and.w	r3, r3, #7
 800da7a:	3302      	adds	r3, #2
 800da7c:	2201      	movs	r2, #1
 800da7e:	fa02 f303 	lsl.w	r3, r2, r3
 800da82:	687a      	ldr	r2, [r7, #4]
 800da84:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800da86:	fb03 f202 	mul.w	r2, r3, r2
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800da8e:	683b      	ldr	r3, [r7, #0]
 800da90:	7a1b      	ldrb	r3, [r3, #8]
 800da92:	b2db      	uxtb	r3, r3
 800da94:	f003 030f 	and.w	r3, r3, #15
 800da98:	2201      	movs	r2, #1
 800da9a:	409a      	lsls	r2, r3
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800daa4:	687a      	ldr	r2, [r7, #4]
 800daa6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800daa8:	0a52      	lsrs	r2, r2, #9
 800daaa:	fb03 f202 	mul.w	r2, r3, r2
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dab8:	661a      	str	r2, [r3, #96]	; 0x60
 800daba:	e031      	b.n	800db20 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dac0:	2b01      	cmp	r3, #1
 800dac2:	d11d      	bne.n	800db00 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800dac8:	041b      	lsls	r3, r3, #16
 800daca:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dad2:	0c1b      	lsrs	r3, r3, #16
 800dad4:	431a      	orrs	r2, r3
 800dad6:	683b      	ldr	r3, [r7, #0]
 800dad8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800dada:	683b      	ldr	r3, [r7, #0]
 800dadc:	691b      	ldr	r3, [r3, #16]
 800dade:	3301      	adds	r3, #1
 800dae0:	029a      	lsls	r2, r3, #10
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800daf4:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	661a      	str	r2, [r3, #96]	; 0x60
 800dafe:	e00f      	b.n	800db20 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	4a58      	ldr	r2, [pc, #352]	; (800dc68 <HAL_SD_GetCardCSD+0x344>)
 800db06:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db0c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	2201      	movs	r2, #1
 800db18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800db1c:	2301      	movs	r3, #1
 800db1e:	e09d      	b.n	800dc5c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800db24:	0b9b      	lsrs	r3, r3, #14
 800db26:	b2db      	uxtb	r3, r3
 800db28:	f003 0301 	and.w	r3, r3, #1
 800db2c:	b2da      	uxtb	r2, r3
 800db2e:	683b      	ldr	r3, [r7, #0]
 800db30:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800db36:	09db      	lsrs	r3, r3, #7
 800db38:	b2db      	uxtb	r3, r3
 800db3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db3e:	b2da      	uxtb	r2, r3
 800db40:	683b      	ldr	r3, [r7, #0]
 800db42:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800db48:	b2db      	uxtb	r3, r3
 800db4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db4e:	b2da      	uxtb	r2, r3
 800db50:	683b      	ldr	r3, [r7, #0]
 800db52:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db58:	0fdb      	lsrs	r3, r3, #31
 800db5a:	b2da      	uxtb	r2, r3
 800db5c:	683b      	ldr	r3, [r7, #0]
 800db5e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db64:	0f5b      	lsrs	r3, r3, #29
 800db66:	b2db      	uxtb	r3, r3
 800db68:	f003 0303 	and.w	r3, r3, #3
 800db6c:	b2da      	uxtb	r2, r3
 800db6e:	683b      	ldr	r3, [r7, #0]
 800db70:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db76:	0e9b      	lsrs	r3, r3, #26
 800db78:	b2db      	uxtb	r3, r3
 800db7a:	f003 0307 	and.w	r3, r3, #7
 800db7e:	b2da      	uxtb	r2, r3
 800db80:	683b      	ldr	r3, [r7, #0]
 800db82:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db88:	0d9b      	lsrs	r3, r3, #22
 800db8a:	b2db      	uxtb	r3, r3
 800db8c:	f003 030f 	and.w	r3, r3, #15
 800db90:	b2da      	uxtb	r2, r3
 800db92:	683b      	ldr	r3, [r7, #0]
 800db94:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db9a:	0d5b      	lsrs	r3, r3, #21
 800db9c:	b2db      	uxtb	r3, r3
 800db9e:	f003 0301 	and.w	r3, r3, #1
 800dba2:	b2da      	uxtb	r2, r3
 800dba4:	683b      	ldr	r3, [r7, #0]
 800dba6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800dbaa:	683b      	ldr	r3, [r7, #0]
 800dbac:	2200      	movs	r2, #0
 800dbae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dbb6:	0c1b      	lsrs	r3, r3, #16
 800dbb8:	b2db      	uxtb	r3, r3
 800dbba:	f003 0301 	and.w	r3, r3, #1
 800dbbe:	b2da      	uxtb	r2, r3
 800dbc0:	683b      	ldr	r3, [r7, #0]
 800dbc2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dbca:	0bdb      	lsrs	r3, r3, #15
 800dbcc:	b2db      	uxtb	r3, r3
 800dbce:	f003 0301 	and.w	r3, r3, #1
 800dbd2:	b2da      	uxtb	r2, r3
 800dbd4:	683b      	ldr	r3, [r7, #0]
 800dbd6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dbde:	0b9b      	lsrs	r3, r3, #14
 800dbe0:	b2db      	uxtb	r3, r3
 800dbe2:	f003 0301 	and.w	r3, r3, #1
 800dbe6:	b2da      	uxtb	r2, r3
 800dbe8:	683b      	ldr	r3, [r7, #0]
 800dbea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dbf2:	0b5b      	lsrs	r3, r3, #13
 800dbf4:	b2db      	uxtb	r3, r3
 800dbf6:	f003 0301 	and.w	r3, r3, #1
 800dbfa:	b2da      	uxtb	r2, r3
 800dbfc:	683b      	ldr	r3, [r7, #0]
 800dbfe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dc06:	0b1b      	lsrs	r3, r3, #12
 800dc08:	b2db      	uxtb	r3, r3
 800dc0a:	f003 0301 	and.w	r3, r3, #1
 800dc0e:	b2da      	uxtb	r2, r3
 800dc10:	683b      	ldr	r3, [r7, #0]
 800dc12:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dc1a:	0a9b      	lsrs	r3, r3, #10
 800dc1c:	b2db      	uxtb	r3, r3
 800dc1e:	f003 0303 	and.w	r3, r3, #3
 800dc22:	b2da      	uxtb	r2, r3
 800dc24:	683b      	ldr	r3, [r7, #0]
 800dc26:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dc2e:	0a1b      	lsrs	r3, r3, #8
 800dc30:	b2db      	uxtb	r3, r3
 800dc32:	f003 0303 	and.w	r3, r3, #3
 800dc36:	b2da      	uxtb	r2, r3
 800dc38:	683b      	ldr	r3, [r7, #0]
 800dc3a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dc42:	085b      	lsrs	r3, r3, #1
 800dc44:	b2db      	uxtb	r3, r3
 800dc46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dc4a:	b2da      	uxtb	r2, r3
 800dc4c:	683b      	ldr	r3, [r7, #0]
 800dc4e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800dc52:	683b      	ldr	r3, [r7, #0]
 800dc54:	2201      	movs	r2, #1
 800dc56:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800dc5a:	2300      	movs	r3, #0
}
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	370c      	adds	r7, #12
 800dc60:	46bd      	mov	sp, r7
 800dc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc66:	4770      	bx	lr
 800dc68:	004005ff 	.word	0x004005ff

0800dc6c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800dc6c:	b5b0      	push	{r4, r5, r7, lr}
 800dc6e:	b090      	sub	sp, #64	; 0x40
 800dc70:	af04      	add	r7, sp, #16
 800dc72:	6078      	str	r0, [r7, #4]
 800dc74:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800dc76:	2300      	movs	r3, #0
 800dc78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	2203      	movs	r2, #3
 800dc80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dc88:	2b03      	cmp	r3, #3
 800dc8a:	d02e      	beq.n	800dcea <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800dc8c:	683b      	ldr	r3, [r7, #0]
 800dc8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dc92:	d106      	bne.n	800dca2 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc98:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	639a      	str	r2, [r3, #56]	; 0x38
 800dca0:	e029      	b.n	800dcf6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800dca2:	683b      	ldr	r3, [r7, #0]
 800dca4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dca8:	d10a      	bne.n	800dcc0 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800dcaa:	6878      	ldr	r0, [r7, #4]
 800dcac:	f000 f9f6 	bl	800e09c <SD_WideBus_Enable>
 800dcb0:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dcb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcb8:	431a      	orrs	r2, r3
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	639a      	str	r2, [r3, #56]	; 0x38
 800dcbe:	e01a      	b.n	800dcf6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800dcc0:	683b      	ldr	r3, [r7, #0]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d10a      	bne.n	800dcdc <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800dcc6:	6878      	ldr	r0, [r7, #4]
 800dcc8:	f000 fa33 	bl	800e132 <SD_WideBus_Disable>
 800dccc:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dcd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcd4:	431a      	orrs	r2, r3
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	639a      	str	r2, [r3, #56]	; 0x38
 800dcda:	e00c      	b.n	800dcf6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dce0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	639a      	str	r2, [r3, #56]	; 0x38
 800dce8:	e005      	b.n	800dcf6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcee:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d007      	beq.n	800dd0e <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	4a35      	ldr	r2, [pc, #212]	; (800ddd8 <HAL_SD_ConfigWideBusOperation+0x16c>)
 800dd04:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800dd06:	2301      	movs	r3, #1
 800dd08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800dd0c:	e042      	b.n	800dd94 <HAL_SD_ConfigWideBusOperation+0x128>
  }
  else
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 800dd0e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800dd12:	f7fe f963 	bl	800bfdc <HAL_RCCEx_GetPeriphCLKFreq>
 800dd16:	6278      	str	r0, [r7, #36]	; 0x24
    if (sdmmc_clk != 0U)
 800dd18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d031      	beq.n	800dd82 <HAL_SD_ConfigWideBusOperation+0x116>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	685b      	ldr	r3, [r3, #4]
 800dd22:	60fb      	str	r3, [r7, #12]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
      Init.ClockBypass         = hsd->Init.ClockBypass;
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	689b      	ldr	r3, [r3, #8]
 800dd28:	613b      	str	r3, [r7, #16]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	68db      	ldr	r3, [r3, #12]
 800dd2e:	617b      	str	r3, [r7, #20]
      Init.BusWide             = WideMode;
 800dd30:	683b      	ldr	r3, [r7, #0]
 800dd32:	61bb      	str	r3, [r7, #24]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	695b      	ldr	r3, [r3, #20]
 800dd38:	61fb      	str	r3, [r7, #28]
        }
      }

      Init.Transceiver = hsd->Init.Transceiver;
#else
      if ((sdmmc_clk / (hsd->Init.ClockDiv + 2U)) > SD_NORMAL_SPEED_FREQ)
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	699b      	ldr	r3, [r3, #24]
 800dd3e:	3302      	adds	r3, #2
 800dd40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd42:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd46:	4a25      	ldr	r2, [pc, #148]	; (800dddc <HAL_SD_ConfigWideBusOperation+0x170>)
 800dd48:	4293      	cmp	r3, r2
 800dd4a:	d907      	bls.n	800dd5c <HAL_SD_ConfigWideBusOperation+0xf0>
      {
        Init.ClockDiv = ((sdmmc_clk / SD_NORMAL_SPEED_FREQ) - 2U);
 800dd4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd4e:	4a24      	ldr	r2, [pc, #144]	; (800dde0 <HAL_SD_ConfigWideBusOperation+0x174>)
 800dd50:	fba2 2303 	umull	r2, r3, r2, r3
 800dd54:	0ddb      	lsrs	r3, r3, #23
 800dd56:	3b02      	subs	r3, #2
 800dd58:	623b      	str	r3, [r7, #32]
 800dd5a:	e002      	b.n	800dd62 <HAL_SD_ConfigWideBusOperation+0xf6>
      }
      else
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	699b      	ldr	r3, [r3, #24]
 800dd60:	623b      	str	r3, [r7, #32]
      }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      (void)SDMMC_Init(hsd->Instance, Init);
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	681d      	ldr	r5, [r3, #0]
 800dd66:	466c      	mov	r4, sp
 800dd68:	f107 0318 	add.w	r3, r7, #24
 800dd6c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800dd70:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800dd74:	f107 030c 	add.w	r3, r7, #12
 800dd78:	cb0e      	ldmia	r3, {r1, r2, r3}
 800dd7a:	4628      	mov	r0, r5
 800dd7c:	f001 f9a8 	bl	800f0d0 <SDMMC_Init>
 800dd80:	e008      	b.n	800dd94 <HAL_SD_ConfigWideBusOperation+0x128>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd86:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	639a      	str	r2, [r3, #56]	; 0x38
      status = HAL_ERROR;
 800dd8e:	2301      	movs	r3, #1
 800dd90:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	f44f 7100 	mov.w	r1, #512	; 0x200
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	f001 fa64 	bl	800f26a <SDMMC_CmdBlockLength>
 800dda2:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800dda4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d00c      	beq.n	800ddc4 <HAL_SD_ConfigWideBusOperation+0x158>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	4a0a      	ldr	r2, [pc, #40]	; (800ddd8 <HAL_SD_ConfigWideBusOperation+0x16c>)
 800ddb0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ddb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddb8:	431a      	orrs	r2, r3
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800ddbe:	2301      	movs	r3, #1
 800ddc0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	2201      	movs	r2, #1
 800ddc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 800ddcc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800ddd0:	4618      	mov	r0, r3
 800ddd2:	3730      	adds	r7, #48	; 0x30
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	bdb0      	pop	{r4, r5, r7, pc}
 800ddd8:	004005ff 	.word	0x004005ff
 800dddc:	017d7840 	.word	0x017d7840
 800dde0:	55e63b89 	.word	0x55e63b89

0800dde4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800dde4:	b5b0      	push	{r4, r5, r7, lr}
 800dde6:	b094      	sub	sp, #80	; 0x50
 800dde8:	af04      	add	r7, sp, #16
 800ddea:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800ddec:	2301      	movs	r3, #1
 800ddee:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	f001 f9b4 	bl	800f162 <SDMMC_GetPowerState>
 800ddfa:	4603      	mov	r3, r0
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d102      	bne.n	800de06 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800de00:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800de04:	e0b8      	b.n	800df78 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de0a:	2b03      	cmp	r3, #3
 800de0c:	d02f      	beq.n	800de6e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	4618      	mov	r0, r3
 800de14:	f001 fb33 	bl	800f47e <SDMMC_CmdSendCID>
 800de18:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800de1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d001      	beq.n	800de24 <SD_InitCard+0x40>
    {
      return errorstate;
 800de20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de22:	e0a9      	b.n	800df78 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	2100      	movs	r1, #0
 800de2a:	4618      	mov	r0, r3
 800de2c:	f001 f9de 	bl	800f1ec <SDMMC_GetResponse>
 800de30:	4602      	mov	r2, r0
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	2104      	movs	r1, #4
 800de3c:	4618      	mov	r0, r3
 800de3e:	f001 f9d5 	bl	800f1ec <SDMMC_GetResponse>
 800de42:	4602      	mov	r2, r0
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	2108      	movs	r1, #8
 800de4e:	4618      	mov	r0, r3
 800de50:	f001 f9cc 	bl	800f1ec <SDMMC_GetResponse>
 800de54:	4602      	mov	r2, r0
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	210c      	movs	r1, #12
 800de60:	4618      	mov	r0, r3
 800de62:	f001 f9c3 	bl	800f1ec <SDMMC_GetResponse>
 800de66:	4602      	mov	r2, r0
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de72:	2b03      	cmp	r3, #3
 800de74:	d00d      	beq.n	800de92 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	f107 020e 	add.w	r2, r7, #14
 800de7e:	4611      	mov	r1, r2
 800de80:	4618      	mov	r0, r3
 800de82:	f001 fb39 	bl	800f4f8 <SDMMC_CmdSetRelAdd>
 800de86:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800de88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d001      	beq.n	800de92 <SD_InitCard+0xae>
    {
      return errorstate;
 800de8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de90:	e072      	b.n	800df78 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de96:	2b03      	cmp	r3, #3
 800de98:	d036      	beq.n	800df08 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800de9a:	89fb      	ldrh	r3, [r7, #14]
 800de9c:	461a      	mov	r2, r3
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	681a      	ldr	r2, [r3, #0]
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800deaa:	041b      	lsls	r3, r3, #16
 800deac:	4619      	mov	r1, r3
 800deae:	4610      	mov	r0, r2
 800deb0:	f001 fb03 	bl	800f4ba <SDMMC_CmdSendCSD>
 800deb4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800deb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d001      	beq.n	800dec0 <SD_InitCard+0xdc>
    {
      return errorstate;
 800debc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800debe:	e05b      	b.n	800df78 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	2100      	movs	r1, #0
 800dec6:	4618      	mov	r0, r3
 800dec8:	f001 f990 	bl	800f1ec <SDMMC_GetResponse>
 800decc:	4602      	mov	r2, r0
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	2104      	movs	r1, #4
 800ded8:	4618      	mov	r0, r3
 800deda:	f001 f987 	bl	800f1ec <SDMMC_GetResponse>
 800dede:	4602      	mov	r2, r0
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	2108      	movs	r1, #8
 800deea:	4618      	mov	r0, r3
 800deec:	f001 f97e 	bl	800f1ec <SDMMC_GetResponse>
 800def0:	4602      	mov	r2, r0
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	210c      	movs	r1, #12
 800defc:	4618      	mov	r0, r3
 800defe:	f001 f975 	bl	800f1ec <SDMMC_GetResponse>
 800df02:	4602      	mov	r2, r0
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	2104      	movs	r1, #4
 800df0e:	4618      	mov	r0, r3
 800df10:	f001 f96c 	bl	800f1ec <SDMMC_GetResponse>
 800df14:	4603      	mov	r3, r0
 800df16:	0d1a      	lsrs	r2, r3, #20
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800df1c:	f107 0310 	add.w	r3, r7, #16
 800df20:	4619      	mov	r1, r3
 800df22:	6878      	ldr	r0, [r7, #4]
 800df24:	f7ff fcfe 	bl	800d924 <HAL_SD_GetCardCSD>
 800df28:	4603      	mov	r3, r0
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d002      	beq.n	800df34 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800df2e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800df32:	e021      	b.n	800df78 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	6819      	ldr	r1, [r3, #0]
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800df3c:	041b      	lsls	r3, r3, #16
 800df3e:	2200      	movs	r2, #0
 800df40:	461c      	mov	r4, r3
 800df42:	4615      	mov	r5, r2
 800df44:	4622      	mov	r2, r4
 800df46:	462b      	mov	r3, r5
 800df48:	4608      	mov	r0, r1
 800df4a:	f001 f9b0 	bl	800f2ae <SDMMC_CmdSelDesel>
 800df4e:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800df50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df52:	2b00      	cmp	r3, #0
 800df54:	d001      	beq.n	800df5a <SD_InitCard+0x176>
  {
    return errorstate;
 800df56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df58:	e00e      	b.n	800df78 <SD_InitCard+0x194>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	681d      	ldr	r5, [r3, #0]
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	466c      	mov	r4, sp
 800df62:	f103 0210 	add.w	r2, r3, #16
 800df66:	ca07      	ldmia	r2, {r0, r1, r2}
 800df68:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800df6c:	3304      	adds	r3, #4
 800df6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800df70:	4628      	mov	r0, r5
 800df72:	f001 f8ad 	bl	800f0d0 <SDMMC_Init>
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800df76:	2300      	movs	r3, #0
}
 800df78:	4618      	mov	r0, r3
 800df7a:	3740      	adds	r7, #64	; 0x40
 800df7c:	46bd      	mov	sp, r7
 800df7e:	bdb0      	pop	{r4, r5, r7, pc}

0800df80 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800df80:	b580      	push	{r7, lr}
 800df82:	b086      	sub	sp, #24
 800df84:	af00      	add	r7, sp, #0
 800df86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800df88:	2300      	movs	r3, #0
 800df8a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800df8c:	2300      	movs	r3, #0
 800df8e:	617b      	str	r3, [r7, #20]
 800df90:	2300      	movs	r3, #0
 800df92:	613b      	str	r3, [r7, #16]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	4618      	mov	r0, r3
 800df9a:	f001 f9ab 	bl	800f2f4 <SDMMC_CmdGoIdleState>
 800df9e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	d001      	beq.n	800dfaa <SD_PowerON+0x2a>
  {
    return errorstate;
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	e072      	b.n	800e090 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	4618      	mov	r0, r3
 800dfb0:	f001 f9be 	bl	800f330 <SDMMC_CmdOperCond>
 800dfb4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d00d      	beq.n	800dfd8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	2200      	movs	r2, #0
 800dfc0:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	4618      	mov	r0, r3
 800dfc8:	f001 f994 	bl	800f2f4 <SDMMC_CmdGoIdleState>
 800dfcc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d004      	beq.n	800dfde <SD_PowerON+0x5e>
    {
      return errorstate;
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	e05b      	b.n	800e090 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	2201      	movs	r2, #1
 800dfdc:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dfe2:	2b01      	cmp	r3, #1
 800dfe4:	d137      	bne.n	800e056 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	2100      	movs	r1, #0
 800dfec:	4618      	mov	r0, r3
 800dfee:	f001 f9be 	bl	800f36e <SDMMC_CmdAppCommand>
 800dff2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d02d      	beq.n	800e056 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dffa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dffe:	e047      	b.n	800e090 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	2100      	movs	r1, #0
 800e006:	4618      	mov	r0, r3
 800e008:	f001 f9b1 	bl	800f36e <SDMMC_CmdAppCommand>
 800e00c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	2b00      	cmp	r3, #0
 800e012:	d001      	beq.n	800e018 <SD_PowerON+0x98>
    {
      return errorstate;
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	e03b      	b.n	800e090 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	491e      	ldr	r1, [pc, #120]	; (800e098 <SD_PowerON+0x118>)
 800e01e:	4618      	mov	r0, r3
 800e020:	f001 f9c7 	bl	800f3b2 <SDMMC_CmdAppOperCommand>
 800e024:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e026:	68fb      	ldr	r3, [r7, #12]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d002      	beq.n	800e032 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e02c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e030:	e02e      	b.n	800e090 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	2100      	movs	r1, #0
 800e038:	4618      	mov	r0, r3
 800e03a:	f001 f8d7 	bl	800f1ec <SDMMC_GetResponse>
 800e03e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800e040:	697b      	ldr	r3, [r7, #20]
 800e042:	0fdb      	lsrs	r3, r3, #31
 800e044:	2b01      	cmp	r3, #1
 800e046:	d101      	bne.n	800e04c <SD_PowerON+0xcc>
 800e048:	2301      	movs	r3, #1
 800e04a:	e000      	b.n	800e04e <SD_PowerON+0xce>
 800e04c:	2300      	movs	r3, #0
 800e04e:	613b      	str	r3, [r7, #16]

    count++;
 800e050:	68bb      	ldr	r3, [r7, #8]
 800e052:	3301      	adds	r3, #1
 800e054:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800e056:	68bb      	ldr	r3, [r7, #8]
 800e058:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800e05c:	4293      	cmp	r3, r2
 800e05e:	d802      	bhi.n	800e066 <SD_PowerON+0xe6>
 800e060:	693b      	ldr	r3, [r7, #16]
 800e062:	2b00      	cmp	r3, #0
 800e064:	d0cc      	beq.n	800e000 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800e066:	68bb      	ldr	r3, [r7, #8]
 800e068:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800e06c:	4293      	cmp	r3, r2
 800e06e:	d902      	bls.n	800e076 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800e070:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800e074:	e00c      	b.n	800e090 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800e076:	697b      	ldr	r3, [r7, #20]
 800e078:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d003      	beq.n	800e088 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	2201      	movs	r2, #1
 800e084:	645a      	str	r2, [r3, #68]	; 0x44
 800e086:	e002      	b.n	800e08e <SD_PowerON+0x10e>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	2200      	movs	r2, #0
 800e08c:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800e08e:	2300      	movs	r3, #0
}
 800e090:	4618      	mov	r0, r3
 800e092:	3718      	adds	r7, #24
 800e094:	46bd      	mov	sp, r7
 800e096:	bd80      	pop	{r7, pc}
 800e098:	c1100000 	.word	0xc1100000

0800e09c <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800e09c:	b580      	push	{r7, lr}
 800e09e:	b086      	sub	sp, #24
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	60fb      	str	r3, [r7, #12]
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	2100      	movs	r1, #0
 800e0b2:	4618      	mov	r0, r3
 800e0b4:	f001 f89a 	bl	800f1ec <SDMMC_GetResponse>
 800e0b8:	4603      	mov	r3, r0
 800e0ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e0be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e0c2:	d102      	bne.n	800e0ca <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e0c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e0c8:	e02f      	b.n	800e12a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e0ca:	f107 030c 	add.w	r3, r7, #12
 800e0ce:	4619      	mov	r1, r3
 800e0d0:	6878      	ldr	r0, [r7, #4]
 800e0d2:	f000 f879 	bl	800e1c8 <SD_FindSCR>
 800e0d6:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e0d8:	697b      	ldr	r3, [r7, #20]
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d001      	beq.n	800e0e2 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800e0de:	697b      	ldr	r3, [r7, #20]
 800e0e0:	e023      	b.n	800e12a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e0e2:	693b      	ldr	r3, [r7, #16]
 800e0e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d01c      	beq.n	800e126 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	681a      	ldr	r2, [r3, #0]
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e0f4:	041b      	lsls	r3, r3, #16
 800e0f6:	4619      	mov	r1, r3
 800e0f8:	4610      	mov	r0, r2
 800e0fa:	f001 f938 	bl	800f36e <SDMMC_CmdAppCommand>
 800e0fe:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e100:	697b      	ldr	r3, [r7, #20]
 800e102:	2b00      	cmp	r3, #0
 800e104:	d001      	beq.n	800e10a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e106:	697b      	ldr	r3, [r7, #20]
 800e108:	e00f      	b.n	800e12a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	2102      	movs	r1, #2
 800e110:	4618      	mov	r0, r3
 800e112:	f001 f971 	bl	800f3f8 <SDMMC_CmdBusWidth>
 800e116:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e118:	697b      	ldr	r3, [r7, #20]
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d001      	beq.n	800e122 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e11e:	697b      	ldr	r3, [r7, #20]
 800e120:	e003      	b.n	800e12a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e122:	2300      	movs	r3, #0
 800e124:	e001      	b.n	800e12a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e126:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e12a:	4618      	mov	r0, r3
 800e12c:	3718      	adds	r7, #24
 800e12e:	46bd      	mov	sp, r7
 800e130:	bd80      	pop	{r7, pc}

0800e132 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e132:	b580      	push	{r7, lr}
 800e134:	b086      	sub	sp, #24
 800e136:	af00      	add	r7, sp, #0
 800e138:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800e13a:	2300      	movs	r3, #0
 800e13c:	60fb      	str	r3, [r7, #12]
 800e13e:	2300      	movs	r3, #0
 800e140:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	2100      	movs	r1, #0
 800e148:	4618      	mov	r0, r3
 800e14a:	f001 f84f 	bl	800f1ec <SDMMC_GetResponse>
 800e14e:	4603      	mov	r3, r0
 800e150:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e154:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e158:	d102      	bne.n	800e160 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e15a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e15e:	e02f      	b.n	800e1c0 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e160:	f107 030c 	add.w	r3, r7, #12
 800e164:	4619      	mov	r1, r3
 800e166:	6878      	ldr	r0, [r7, #4]
 800e168:	f000 f82e 	bl	800e1c8 <SD_FindSCR>
 800e16c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e16e:	697b      	ldr	r3, [r7, #20]
 800e170:	2b00      	cmp	r3, #0
 800e172:	d001      	beq.n	800e178 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e174:	697b      	ldr	r3, [r7, #20]
 800e176:	e023      	b.n	800e1c0 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e178:	693b      	ldr	r3, [r7, #16]
 800e17a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d01c      	beq.n	800e1bc <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681a      	ldr	r2, [r3, #0]
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e18a:	041b      	lsls	r3, r3, #16
 800e18c:	4619      	mov	r1, r3
 800e18e:	4610      	mov	r0, r2
 800e190:	f001 f8ed 	bl	800f36e <SDMMC_CmdAppCommand>
 800e194:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e196:	697b      	ldr	r3, [r7, #20]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d001      	beq.n	800e1a0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e19c:	697b      	ldr	r3, [r7, #20]
 800e19e:	e00f      	b.n	800e1c0 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	2100      	movs	r1, #0
 800e1a6:	4618      	mov	r0, r3
 800e1a8:	f001 f926 	bl	800f3f8 <SDMMC_CmdBusWidth>
 800e1ac:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e1ae:	697b      	ldr	r3, [r7, #20]
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d001      	beq.n	800e1b8 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e1b4:	697b      	ldr	r3, [r7, #20]
 800e1b6:	e003      	b.n	800e1c0 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e1b8:	2300      	movs	r3, #0
 800e1ba:	e001      	b.n	800e1c0 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e1bc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e1c0:	4618      	mov	r0, r3
 800e1c2:	3718      	adds	r7, #24
 800e1c4:	46bd      	mov	sp, r7
 800e1c6:	bd80      	pop	{r7, pc}

0800e1c8 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e1c8:	b590      	push	{r4, r7, lr}
 800e1ca:	b08f      	sub	sp, #60	; 0x3c
 800e1cc:	af00      	add	r7, sp, #0
 800e1ce:	6078      	str	r0, [r7, #4]
 800e1d0:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e1d2:	f7f8 fbb5 	bl	8006940 <HAL_GetTick>
 800e1d6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800e1d8:	2300      	movs	r3, #0
 800e1da:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800e1dc:	2300      	movs	r3, #0
 800e1de:	60bb      	str	r3, [r7, #8]
 800e1e0:	2300      	movs	r3, #0
 800e1e2:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e1e4:	683b      	ldr	r3, [r7, #0]
 800e1e6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	2108      	movs	r1, #8
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	f001 f83b 	bl	800f26a <SDMMC_CmdBlockLength>
 800e1f4:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e1f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d001      	beq.n	800e200 <SD_FindSCR+0x38>
  {
    return errorstate;
 800e1fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1fe:	e0a9      	b.n	800e354 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	681a      	ldr	r2, [r3, #0]
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e208:	041b      	lsls	r3, r3, #16
 800e20a:	4619      	mov	r1, r3
 800e20c:	4610      	mov	r0, r2
 800e20e:	f001 f8ae 	bl	800f36e <SDMMC_CmdAppCommand>
 800e212:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e216:	2b00      	cmp	r3, #0
 800e218:	d001      	beq.n	800e21e <SD_FindSCR+0x56>
  {
    return errorstate;
 800e21a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e21c:	e09a      	b.n	800e354 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e21e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e222:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e224:	2308      	movs	r3, #8
 800e226:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800e228:	2330      	movs	r3, #48	; 0x30
 800e22a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e22c:	2302      	movs	r3, #2
 800e22e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e230:	2300      	movs	r3, #0
 800e232:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e234:	2301      	movs	r3, #1
 800e236:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	f107 0210 	add.w	r2, r7, #16
 800e240:	4611      	mov	r1, r2
 800e242:	4618      	mov	r0, r3
 800e244:	f000 ffe5 	bl	800f212 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	4618      	mov	r0, r3
 800e24e:	f001 f8f5 	bl	800f43c <SDMMC_CmdSendSCR>
 800e252:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e256:	2b00      	cmp	r3, #0
 800e258:	d022      	beq.n	800e2a0 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800e25a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e25c:	e07a      	b.n	800e354 <SD_FindSCR+0x18c>
    }
  }
#else
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e264:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d00e      	beq.n	800e28a <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	6819      	ldr	r1, [r3, #0]
 800e270:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e272:	009b      	lsls	r3, r3, #2
 800e274:	f107 0208 	add.w	r2, r7, #8
 800e278:	18d4      	adds	r4, r2, r3
 800e27a:	4608      	mov	r0, r1
 800e27c:	f000 ff55 	bl	800f12a <SDMMC_ReadFIFO>
 800e280:	4603      	mov	r3, r0
 800e282:	6023      	str	r3, [r4, #0]
      index++;
 800e284:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e286:	3301      	adds	r3, #1
 800e288:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e28a:	f7f8 fb59 	bl	8006940 <HAL_GetTick>
 800e28e:	4602      	mov	r2, r0
 800e290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e292:	1ad3      	subs	r3, r2, r3
 800e294:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e298:	d102      	bne.n	800e2a0 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e29a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e29e:	e059      	b.n	800e354 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e2a6:	f240 432a 	movw	r3, #1066	; 0x42a
 800e2aa:	4013      	ands	r3, r2
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d0d6      	beq.n	800e25e <SD_FindSCR+0x96>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e2b6:	f003 0308 	and.w	r3, r3, #8
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d005      	beq.n	800e2ca <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	2208      	movs	r2, #8
 800e2c4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e2c6:	2308      	movs	r3, #8
 800e2c8:	e044      	b.n	800e354 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e2d0:	f003 0302 	and.w	r3, r3, #2
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d005      	beq.n	800e2e4 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	2202      	movs	r2, #2
 800e2de:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e2e0:	2302      	movs	r3, #2
 800e2e2:	e037      	b.n	800e354 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e2ea:	f003 0320 	and.w	r3, r3, #32
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d005      	beq.n	800e2fe <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	2220      	movs	r2, #32
 800e2f8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e2fa:	2320      	movs	r3, #32
 800e2fc:	e02a      	b.n	800e354 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	f240 523a 	movw	r2, #1338	; 0x53a
 800e306:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	061a      	lsls	r2, r3, #24
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	021b      	lsls	r3, r3, #8
 800e310:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e314:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	0a1b      	lsrs	r3, r3, #8
 800e31a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e31e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	0e1b      	lsrs	r3, r3, #24
 800e324:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e328:	601a      	str	r2, [r3, #0]
    scr++;
 800e32a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e32c:	3304      	adds	r3, #4
 800e32e:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e330:	68bb      	ldr	r3, [r7, #8]
 800e332:	061a      	lsls	r2, r3, #24
 800e334:	68bb      	ldr	r3, [r7, #8]
 800e336:	021b      	lsls	r3, r3, #8
 800e338:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e33c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e33e:	68bb      	ldr	r3, [r7, #8]
 800e340:	0a1b      	lsrs	r3, r3, #8
 800e342:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e346:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e348:	68bb      	ldr	r3, [r7, #8]
 800e34a:	0e1b      	lsrs	r3, r3, #24
 800e34c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e34e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e350:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e352:	2300      	movs	r3, #0
}
 800e354:	4618      	mov	r0, r3
 800e356:	373c      	adds	r7, #60	; 0x3c
 800e358:	46bd      	mov	sp, r7
 800e35a:	bd90      	pop	{r4, r7, pc}

0800e35c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e35c:	b580      	push	{r7, lr}
 800e35e:	b084      	sub	sp, #16
 800e360:	af00      	add	r7, sp, #0
 800e362:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	2b00      	cmp	r3, #0
 800e368:	d101      	bne.n	800e36e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e36a:	2301      	movs	r3, #1
 800e36c:	e095      	b.n	800e49a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e372:	2b00      	cmp	r3, #0
 800e374:	d108      	bne.n	800e388 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	685b      	ldr	r3, [r3, #4]
 800e37a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e37e:	d009      	beq.n	800e394 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	2200      	movs	r2, #0
 800e384:	61da      	str	r2, [r3, #28]
 800e386:	e005      	b.n	800e394 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	2200      	movs	r2, #0
 800e38c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	2200      	movs	r2, #0
 800e392:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	2200      	movs	r2, #0
 800e398:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e3a0:	b2db      	uxtb	r3, r3
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d106      	bne.n	800e3b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	2200      	movs	r2, #0
 800e3aa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e3ae:	6878      	ldr	r0, [r7, #4]
 800e3b0:	f7f3 fe5a 	bl	8002068 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	2202      	movs	r2, #2
 800e3b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	681a      	ldr	r2, [r3, #0]
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e3ca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	68db      	ldr	r3, [r3, #12]
 800e3d0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e3d4:	d902      	bls.n	800e3dc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800e3d6:	2300      	movs	r3, #0
 800e3d8:	60fb      	str	r3, [r7, #12]
 800e3da:	e002      	b.n	800e3e2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800e3dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e3e0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	68db      	ldr	r3, [r3, #12]
 800e3e6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800e3ea:	d007      	beq.n	800e3fc <HAL_SPI_Init+0xa0>
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	68db      	ldr	r3, [r3, #12]
 800e3f0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e3f4:	d002      	beq.n	800e3fc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	2200      	movs	r2, #0
 800e3fa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	685b      	ldr	r3, [r3, #4]
 800e400:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	689b      	ldr	r3, [r3, #8]
 800e408:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800e40c:	431a      	orrs	r2, r3
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	691b      	ldr	r3, [r3, #16]
 800e412:	f003 0302 	and.w	r3, r3, #2
 800e416:	431a      	orrs	r2, r3
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	695b      	ldr	r3, [r3, #20]
 800e41c:	f003 0301 	and.w	r3, r3, #1
 800e420:	431a      	orrs	r2, r3
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	699b      	ldr	r3, [r3, #24]
 800e426:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e42a:	431a      	orrs	r2, r3
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	69db      	ldr	r3, [r3, #28]
 800e430:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e434:	431a      	orrs	r2, r3
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	6a1b      	ldr	r3, [r3, #32]
 800e43a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e43e:	ea42 0103 	orr.w	r1, r2, r3
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e446:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	430a      	orrs	r2, r1
 800e450:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	699b      	ldr	r3, [r3, #24]
 800e456:	0c1b      	lsrs	r3, r3, #16
 800e458:	f003 0204 	and.w	r2, r3, #4
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e460:	f003 0310 	and.w	r3, r3, #16
 800e464:	431a      	orrs	r2, r3
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e46a:	f003 0308 	and.w	r3, r3, #8
 800e46e:	431a      	orrs	r2, r3
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	68db      	ldr	r3, [r3, #12]
 800e474:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800e478:	ea42 0103 	orr.w	r1, r2, r3
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	430a      	orrs	r2, r1
 800e488:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	2200      	movs	r2, #0
 800e48e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	2201      	movs	r2, #1
 800e494:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800e498:	2300      	movs	r3, #0
}
 800e49a:	4618      	mov	r0, r3
 800e49c:	3710      	adds	r7, #16
 800e49e:	46bd      	mov	sp, r7
 800e4a0:	bd80      	pop	{r7, pc}

0800e4a2 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800e4a2:	b580      	push	{r7, lr}
 800e4a4:	b084      	sub	sp, #16
 800e4a6:	af00      	add	r7, sp, #0
 800e4a8:	60f8      	str	r0, [r7, #12]
 800e4aa:	60b9      	str	r1, [r7, #8]
 800e4ac:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d101      	bne.n	800e4b8 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800e4b4:	2301      	movs	r3, #1
 800e4b6:	e038      	b.n	800e52a <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800e4be:	b2db      	uxtb	r3, r3
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d106      	bne.n	800e4d2 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	2200      	movs	r2, #0
 800e4c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800e4cc:	68f8      	ldr	r0, [r7, #12]
 800e4ce:	f7f3 fee9 	bl	80022a4 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	681a      	ldr	r2, [r3, #0]
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	3308      	adds	r3, #8
 800e4da:	4619      	mov	r1, r3
 800e4dc:	4610      	mov	r0, r2
 800e4de:	f000 fcdf 	bl	800eea0 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	6818      	ldr	r0, [r3, #0]
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	689b      	ldr	r3, [r3, #8]
 800e4ea:	461a      	mov	r2, r3
 800e4ec:	68b9      	ldr	r1, [r7, #8]
 800e4ee:	f000 fd67 	bl	800efc0 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	6858      	ldr	r0, [r3, #4]
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	689a      	ldr	r2, [r3, #8]
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e4fe:	6879      	ldr	r1, [r7, #4]
 800e500:	f000 fdae 	bl	800f060 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	68fa      	ldr	r2, [r7, #12]
 800e50a:	6892      	ldr	r2, [r2, #8]
 800e50c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	68fa      	ldr	r2, [r7, #12]
 800e516:	6892      	ldr	r2, [r2, #8]
 800e518:	f041 0101 	orr.w	r1, r1, #1
 800e51c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	2201      	movs	r2, #1
 800e524:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 800e528:	2300      	movs	r3, #0
}
 800e52a:	4618      	mov	r0, r3
 800e52c:	3710      	adds	r7, #16
 800e52e:	46bd      	mov	sp, r7
 800e530:	bd80      	pop	{r7, pc}

0800e532 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e532:	b580      	push	{r7, lr}
 800e534:	b082      	sub	sp, #8
 800e536:	af00      	add	r7, sp, #0
 800e538:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d101      	bne.n	800e544 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e540:	2301      	movs	r3, #1
 800e542:	e040      	b.n	800e5c6 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d106      	bne.n	800e55a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	2200      	movs	r2, #0
 800e550:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e554:	6878      	ldr	r0, [r7, #4]
 800e556:	f7f3 fb93 	bl	8001c80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	2224      	movs	r2, #36	; 0x24
 800e55e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	681a      	ldr	r2, [r3, #0]
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	f022 0201 	bic.w	r2, r2, #1
 800e56e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e570:	6878      	ldr	r0, [r7, #4]
 800e572:	f000 f82d 	bl	800e5d0 <UART_SetConfig>
 800e576:	4603      	mov	r3, r0
 800e578:	2b01      	cmp	r3, #1
 800e57a:	d101      	bne.n	800e580 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800e57c:	2301      	movs	r3, #1
 800e57e:	e022      	b.n	800e5c6 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e584:	2b00      	cmp	r3, #0
 800e586:	d002      	beq.n	800e58e <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800e588:	6878      	ldr	r0, [r7, #4]
 800e58a:	f000 fad9 	bl	800eb40 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	685a      	ldr	r2, [r3, #4]
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e59c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	689a      	ldr	r2, [r3, #8]
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e5ac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	681a      	ldr	r2, [r3, #0]
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	f042 0201 	orr.w	r2, r2, #1
 800e5bc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e5be:	6878      	ldr	r0, [r7, #4]
 800e5c0:	f000 fb60 	bl	800ec84 <UART_CheckIdleState>
 800e5c4:	4603      	mov	r3, r0
}
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	3708      	adds	r7, #8
 800e5ca:	46bd      	mov	sp, r7
 800e5cc:	bd80      	pop	{r7, pc}
	...

0800e5d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e5d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e5d4:	b08a      	sub	sp, #40	; 0x28
 800e5d6:	af00      	add	r7, sp, #0
 800e5d8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e5da:	2300      	movs	r3, #0
 800e5dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	689a      	ldr	r2, [r3, #8]
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	691b      	ldr	r3, [r3, #16]
 800e5e8:	431a      	orrs	r2, r3
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	695b      	ldr	r3, [r3, #20]
 800e5ee:	431a      	orrs	r2, r3
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	69db      	ldr	r3, [r3, #28]
 800e5f4:	4313      	orrs	r3, r2
 800e5f6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	681a      	ldr	r2, [r3, #0]
 800e5fe:	4ba4      	ldr	r3, [pc, #656]	; (800e890 <UART_SetConfig+0x2c0>)
 800e600:	4013      	ands	r3, r2
 800e602:	68fa      	ldr	r2, [r7, #12]
 800e604:	6812      	ldr	r2, [r2, #0]
 800e606:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e608:	430b      	orrs	r3, r1
 800e60a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	685b      	ldr	r3, [r3, #4]
 800e612:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	68da      	ldr	r2, [r3, #12]
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	430a      	orrs	r2, r1
 800e620:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	699b      	ldr	r3, [r3, #24]
 800e626:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	4a99      	ldr	r2, [pc, #612]	; (800e894 <UART_SetConfig+0x2c4>)
 800e62e:	4293      	cmp	r3, r2
 800e630:	d004      	beq.n	800e63c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e632:	68fb      	ldr	r3, [r7, #12]
 800e634:	6a1b      	ldr	r3, [r3, #32]
 800e636:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e638:	4313      	orrs	r3, r2
 800e63a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	689b      	ldr	r3, [r3, #8]
 800e642:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e64c:	430a      	orrs	r2, r1
 800e64e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	4a90      	ldr	r2, [pc, #576]	; (800e898 <UART_SetConfig+0x2c8>)
 800e656:	4293      	cmp	r3, r2
 800e658:	d126      	bne.n	800e6a8 <UART_SetConfig+0xd8>
 800e65a:	4b90      	ldr	r3, [pc, #576]	; (800e89c <UART_SetConfig+0x2cc>)
 800e65c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e660:	f003 0303 	and.w	r3, r3, #3
 800e664:	2b03      	cmp	r3, #3
 800e666:	d81b      	bhi.n	800e6a0 <UART_SetConfig+0xd0>
 800e668:	a201      	add	r2, pc, #4	; (adr r2, 800e670 <UART_SetConfig+0xa0>)
 800e66a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e66e:	bf00      	nop
 800e670:	0800e681 	.word	0x0800e681
 800e674:	0800e691 	.word	0x0800e691
 800e678:	0800e689 	.word	0x0800e689
 800e67c:	0800e699 	.word	0x0800e699
 800e680:	2301      	movs	r3, #1
 800e682:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e686:	e116      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e688:	2302      	movs	r3, #2
 800e68a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e68e:	e112      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e690:	2304      	movs	r3, #4
 800e692:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e696:	e10e      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e698:	2308      	movs	r3, #8
 800e69a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e69e:	e10a      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e6a0:	2310      	movs	r3, #16
 800e6a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e6a6:	e106      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	4a7c      	ldr	r2, [pc, #496]	; (800e8a0 <UART_SetConfig+0x2d0>)
 800e6ae:	4293      	cmp	r3, r2
 800e6b0:	d138      	bne.n	800e724 <UART_SetConfig+0x154>
 800e6b2:	4b7a      	ldr	r3, [pc, #488]	; (800e89c <UART_SetConfig+0x2cc>)
 800e6b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e6b8:	f003 030c 	and.w	r3, r3, #12
 800e6bc:	2b0c      	cmp	r3, #12
 800e6be:	d82d      	bhi.n	800e71c <UART_SetConfig+0x14c>
 800e6c0:	a201      	add	r2, pc, #4	; (adr r2, 800e6c8 <UART_SetConfig+0xf8>)
 800e6c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6c6:	bf00      	nop
 800e6c8:	0800e6fd 	.word	0x0800e6fd
 800e6cc:	0800e71d 	.word	0x0800e71d
 800e6d0:	0800e71d 	.word	0x0800e71d
 800e6d4:	0800e71d 	.word	0x0800e71d
 800e6d8:	0800e70d 	.word	0x0800e70d
 800e6dc:	0800e71d 	.word	0x0800e71d
 800e6e0:	0800e71d 	.word	0x0800e71d
 800e6e4:	0800e71d 	.word	0x0800e71d
 800e6e8:	0800e705 	.word	0x0800e705
 800e6ec:	0800e71d 	.word	0x0800e71d
 800e6f0:	0800e71d 	.word	0x0800e71d
 800e6f4:	0800e71d 	.word	0x0800e71d
 800e6f8:	0800e715 	.word	0x0800e715
 800e6fc:	2300      	movs	r3, #0
 800e6fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e702:	e0d8      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e704:	2302      	movs	r3, #2
 800e706:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e70a:	e0d4      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e70c:	2304      	movs	r3, #4
 800e70e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e712:	e0d0      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e714:	2308      	movs	r3, #8
 800e716:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e71a:	e0cc      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e71c:	2310      	movs	r3, #16
 800e71e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e722:	e0c8      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	4a5e      	ldr	r2, [pc, #376]	; (800e8a4 <UART_SetConfig+0x2d4>)
 800e72a:	4293      	cmp	r3, r2
 800e72c:	d125      	bne.n	800e77a <UART_SetConfig+0x1aa>
 800e72e:	4b5b      	ldr	r3, [pc, #364]	; (800e89c <UART_SetConfig+0x2cc>)
 800e730:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e734:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800e738:	2b30      	cmp	r3, #48	; 0x30
 800e73a:	d016      	beq.n	800e76a <UART_SetConfig+0x19a>
 800e73c:	2b30      	cmp	r3, #48	; 0x30
 800e73e:	d818      	bhi.n	800e772 <UART_SetConfig+0x1a2>
 800e740:	2b20      	cmp	r3, #32
 800e742:	d00a      	beq.n	800e75a <UART_SetConfig+0x18a>
 800e744:	2b20      	cmp	r3, #32
 800e746:	d814      	bhi.n	800e772 <UART_SetConfig+0x1a2>
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d002      	beq.n	800e752 <UART_SetConfig+0x182>
 800e74c:	2b10      	cmp	r3, #16
 800e74e:	d008      	beq.n	800e762 <UART_SetConfig+0x192>
 800e750:	e00f      	b.n	800e772 <UART_SetConfig+0x1a2>
 800e752:	2300      	movs	r3, #0
 800e754:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e758:	e0ad      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e75a:	2302      	movs	r3, #2
 800e75c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e760:	e0a9      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e762:	2304      	movs	r3, #4
 800e764:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e768:	e0a5      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e76a:	2308      	movs	r3, #8
 800e76c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e770:	e0a1      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e772:	2310      	movs	r3, #16
 800e774:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e778:	e09d      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	4a4a      	ldr	r2, [pc, #296]	; (800e8a8 <UART_SetConfig+0x2d8>)
 800e780:	4293      	cmp	r3, r2
 800e782:	d125      	bne.n	800e7d0 <UART_SetConfig+0x200>
 800e784:	4b45      	ldr	r3, [pc, #276]	; (800e89c <UART_SetConfig+0x2cc>)
 800e786:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e78a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800e78e:	2bc0      	cmp	r3, #192	; 0xc0
 800e790:	d016      	beq.n	800e7c0 <UART_SetConfig+0x1f0>
 800e792:	2bc0      	cmp	r3, #192	; 0xc0
 800e794:	d818      	bhi.n	800e7c8 <UART_SetConfig+0x1f8>
 800e796:	2b80      	cmp	r3, #128	; 0x80
 800e798:	d00a      	beq.n	800e7b0 <UART_SetConfig+0x1e0>
 800e79a:	2b80      	cmp	r3, #128	; 0x80
 800e79c:	d814      	bhi.n	800e7c8 <UART_SetConfig+0x1f8>
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d002      	beq.n	800e7a8 <UART_SetConfig+0x1d8>
 800e7a2:	2b40      	cmp	r3, #64	; 0x40
 800e7a4:	d008      	beq.n	800e7b8 <UART_SetConfig+0x1e8>
 800e7a6:	e00f      	b.n	800e7c8 <UART_SetConfig+0x1f8>
 800e7a8:	2300      	movs	r3, #0
 800e7aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e7ae:	e082      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e7b0:	2302      	movs	r3, #2
 800e7b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e7b6:	e07e      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e7b8:	2304      	movs	r3, #4
 800e7ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e7be:	e07a      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e7c0:	2308      	movs	r3, #8
 800e7c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e7c6:	e076      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e7c8:	2310      	movs	r3, #16
 800e7ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e7ce:	e072      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	4a35      	ldr	r2, [pc, #212]	; (800e8ac <UART_SetConfig+0x2dc>)
 800e7d6:	4293      	cmp	r3, r2
 800e7d8:	d12a      	bne.n	800e830 <UART_SetConfig+0x260>
 800e7da:	4b30      	ldr	r3, [pc, #192]	; (800e89c <UART_SetConfig+0x2cc>)
 800e7dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e7e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e7e4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e7e8:	d01a      	beq.n	800e820 <UART_SetConfig+0x250>
 800e7ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e7ee:	d81b      	bhi.n	800e828 <UART_SetConfig+0x258>
 800e7f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e7f4:	d00c      	beq.n	800e810 <UART_SetConfig+0x240>
 800e7f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e7fa:	d815      	bhi.n	800e828 <UART_SetConfig+0x258>
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d003      	beq.n	800e808 <UART_SetConfig+0x238>
 800e800:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e804:	d008      	beq.n	800e818 <UART_SetConfig+0x248>
 800e806:	e00f      	b.n	800e828 <UART_SetConfig+0x258>
 800e808:	2300      	movs	r3, #0
 800e80a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e80e:	e052      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e810:	2302      	movs	r3, #2
 800e812:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e816:	e04e      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e818:	2304      	movs	r3, #4
 800e81a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e81e:	e04a      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e820:	2308      	movs	r3, #8
 800e822:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e826:	e046      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e828:	2310      	movs	r3, #16
 800e82a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e82e:	e042      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	4a17      	ldr	r2, [pc, #92]	; (800e894 <UART_SetConfig+0x2c4>)
 800e836:	4293      	cmp	r3, r2
 800e838:	d13a      	bne.n	800e8b0 <UART_SetConfig+0x2e0>
 800e83a:	4b18      	ldr	r3, [pc, #96]	; (800e89c <UART_SetConfig+0x2cc>)
 800e83c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e840:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e844:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e848:	d01a      	beq.n	800e880 <UART_SetConfig+0x2b0>
 800e84a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e84e:	d81b      	bhi.n	800e888 <UART_SetConfig+0x2b8>
 800e850:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e854:	d00c      	beq.n	800e870 <UART_SetConfig+0x2a0>
 800e856:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e85a:	d815      	bhi.n	800e888 <UART_SetConfig+0x2b8>
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d003      	beq.n	800e868 <UART_SetConfig+0x298>
 800e860:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e864:	d008      	beq.n	800e878 <UART_SetConfig+0x2a8>
 800e866:	e00f      	b.n	800e888 <UART_SetConfig+0x2b8>
 800e868:	2300      	movs	r3, #0
 800e86a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e86e:	e022      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e870:	2302      	movs	r3, #2
 800e872:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e876:	e01e      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e878:	2304      	movs	r3, #4
 800e87a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e87e:	e01a      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e880:	2308      	movs	r3, #8
 800e882:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e886:	e016      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e888:	2310      	movs	r3, #16
 800e88a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e88e:	e012      	b.n	800e8b6 <UART_SetConfig+0x2e6>
 800e890:	efff69f3 	.word	0xefff69f3
 800e894:	40008000 	.word	0x40008000
 800e898:	40013800 	.word	0x40013800
 800e89c:	40021000 	.word	0x40021000
 800e8a0:	40004400 	.word	0x40004400
 800e8a4:	40004800 	.word	0x40004800
 800e8a8:	40004c00 	.word	0x40004c00
 800e8ac:	40005000 	.word	0x40005000
 800e8b0:	2310      	movs	r3, #16
 800e8b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	4a9f      	ldr	r2, [pc, #636]	; (800eb38 <UART_SetConfig+0x568>)
 800e8bc:	4293      	cmp	r3, r2
 800e8be:	d17a      	bne.n	800e9b6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e8c0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e8c4:	2b08      	cmp	r3, #8
 800e8c6:	d824      	bhi.n	800e912 <UART_SetConfig+0x342>
 800e8c8:	a201      	add	r2, pc, #4	; (adr r2, 800e8d0 <UART_SetConfig+0x300>)
 800e8ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8ce:	bf00      	nop
 800e8d0:	0800e8f5 	.word	0x0800e8f5
 800e8d4:	0800e913 	.word	0x0800e913
 800e8d8:	0800e8fd 	.word	0x0800e8fd
 800e8dc:	0800e913 	.word	0x0800e913
 800e8e0:	0800e903 	.word	0x0800e903
 800e8e4:	0800e913 	.word	0x0800e913
 800e8e8:	0800e913 	.word	0x0800e913
 800e8ec:	0800e913 	.word	0x0800e913
 800e8f0:	0800e90b 	.word	0x0800e90b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e8f4:	f7fc fef2 	bl	800b6dc <HAL_RCC_GetPCLK1Freq>
 800e8f8:	61f8      	str	r0, [r7, #28]
        break;
 800e8fa:	e010      	b.n	800e91e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e8fc:	4b8f      	ldr	r3, [pc, #572]	; (800eb3c <UART_SetConfig+0x56c>)
 800e8fe:	61fb      	str	r3, [r7, #28]
        break;
 800e900:	e00d      	b.n	800e91e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e902:	f7fc fe53 	bl	800b5ac <HAL_RCC_GetSysClockFreq>
 800e906:	61f8      	str	r0, [r7, #28]
        break;
 800e908:	e009      	b.n	800e91e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e90a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e90e:	61fb      	str	r3, [r7, #28]
        break;
 800e910:	e005      	b.n	800e91e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800e912:	2300      	movs	r3, #0
 800e914:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e916:	2301      	movs	r3, #1
 800e918:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e91c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e91e:	69fb      	ldr	r3, [r7, #28]
 800e920:	2b00      	cmp	r3, #0
 800e922:	f000 80fb 	beq.w	800eb1c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e926:	68fb      	ldr	r3, [r7, #12]
 800e928:	685a      	ldr	r2, [r3, #4]
 800e92a:	4613      	mov	r3, r2
 800e92c:	005b      	lsls	r3, r3, #1
 800e92e:	4413      	add	r3, r2
 800e930:	69fa      	ldr	r2, [r7, #28]
 800e932:	429a      	cmp	r2, r3
 800e934:	d305      	bcc.n	800e942 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	685b      	ldr	r3, [r3, #4]
 800e93a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e93c:	69fa      	ldr	r2, [r7, #28]
 800e93e:	429a      	cmp	r2, r3
 800e940:	d903      	bls.n	800e94a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800e942:	2301      	movs	r3, #1
 800e944:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e948:	e0e8      	b.n	800eb1c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800e94a:	69fb      	ldr	r3, [r7, #28]
 800e94c:	2200      	movs	r2, #0
 800e94e:	461c      	mov	r4, r3
 800e950:	4615      	mov	r5, r2
 800e952:	f04f 0200 	mov.w	r2, #0
 800e956:	f04f 0300 	mov.w	r3, #0
 800e95a:	022b      	lsls	r3, r5, #8
 800e95c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800e960:	0222      	lsls	r2, r4, #8
 800e962:	68f9      	ldr	r1, [r7, #12]
 800e964:	6849      	ldr	r1, [r1, #4]
 800e966:	0849      	lsrs	r1, r1, #1
 800e968:	2000      	movs	r0, #0
 800e96a:	4688      	mov	r8, r1
 800e96c:	4681      	mov	r9, r0
 800e96e:	eb12 0a08 	adds.w	sl, r2, r8
 800e972:	eb43 0b09 	adc.w	fp, r3, r9
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	685b      	ldr	r3, [r3, #4]
 800e97a:	2200      	movs	r2, #0
 800e97c:	603b      	str	r3, [r7, #0]
 800e97e:	607a      	str	r2, [r7, #4]
 800e980:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e984:	4650      	mov	r0, sl
 800e986:	4659      	mov	r1, fp
 800e988:	f7f1 fc82 	bl	8000290 <__aeabi_uldivmod>
 800e98c:	4602      	mov	r2, r0
 800e98e:	460b      	mov	r3, r1
 800e990:	4613      	mov	r3, r2
 800e992:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e994:	69bb      	ldr	r3, [r7, #24]
 800e996:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e99a:	d308      	bcc.n	800e9ae <UART_SetConfig+0x3de>
 800e99c:	69bb      	ldr	r3, [r7, #24]
 800e99e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e9a2:	d204      	bcs.n	800e9ae <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	69ba      	ldr	r2, [r7, #24]
 800e9aa:	60da      	str	r2, [r3, #12]
 800e9ac:	e0b6      	b.n	800eb1c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800e9ae:	2301      	movs	r3, #1
 800e9b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e9b4:	e0b2      	b.n	800eb1c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	69db      	ldr	r3, [r3, #28]
 800e9ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e9be:	d15e      	bne.n	800ea7e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800e9c0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e9c4:	2b08      	cmp	r3, #8
 800e9c6:	d828      	bhi.n	800ea1a <UART_SetConfig+0x44a>
 800e9c8:	a201      	add	r2, pc, #4	; (adr r2, 800e9d0 <UART_SetConfig+0x400>)
 800e9ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9ce:	bf00      	nop
 800e9d0:	0800e9f5 	.word	0x0800e9f5
 800e9d4:	0800e9fd 	.word	0x0800e9fd
 800e9d8:	0800ea05 	.word	0x0800ea05
 800e9dc:	0800ea1b 	.word	0x0800ea1b
 800e9e0:	0800ea0b 	.word	0x0800ea0b
 800e9e4:	0800ea1b 	.word	0x0800ea1b
 800e9e8:	0800ea1b 	.word	0x0800ea1b
 800e9ec:	0800ea1b 	.word	0x0800ea1b
 800e9f0:	0800ea13 	.word	0x0800ea13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e9f4:	f7fc fe72 	bl	800b6dc <HAL_RCC_GetPCLK1Freq>
 800e9f8:	61f8      	str	r0, [r7, #28]
        break;
 800e9fa:	e014      	b.n	800ea26 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e9fc:	f7fc fe84 	bl	800b708 <HAL_RCC_GetPCLK2Freq>
 800ea00:	61f8      	str	r0, [r7, #28]
        break;
 800ea02:	e010      	b.n	800ea26 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ea04:	4b4d      	ldr	r3, [pc, #308]	; (800eb3c <UART_SetConfig+0x56c>)
 800ea06:	61fb      	str	r3, [r7, #28]
        break;
 800ea08:	e00d      	b.n	800ea26 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ea0a:	f7fc fdcf 	bl	800b5ac <HAL_RCC_GetSysClockFreq>
 800ea0e:	61f8      	str	r0, [r7, #28]
        break;
 800ea10:	e009      	b.n	800ea26 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ea12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ea16:	61fb      	str	r3, [r7, #28]
        break;
 800ea18:	e005      	b.n	800ea26 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800ea1a:	2300      	movs	r3, #0
 800ea1c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ea1e:	2301      	movs	r3, #1
 800ea20:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800ea24:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ea26:	69fb      	ldr	r3, [r7, #28]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d077      	beq.n	800eb1c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ea2c:	69fb      	ldr	r3, [r7, #28]
 800ea2e:	005a      	lsls	r2, r3, #1
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	685b      	ldr	r3, [r3, #4]
 800ea34:	085b      	lsrs	r3, r3, #1
 800ea36:	441a      	add	r2, r3
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	685b      	ldr	r3, [r3, #4]
 800ea3c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea40:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ea42:	69bb      	ldr	r3, [r7, #24]
 800ea44:	2b0f      	cmp	r3, #15
 800ea46:	d916      	bls.n	800ea76 <UART_SetConfig+0x4a6>
 800ea48:	69bb      	ldr	r3, [r7, #24]
 800ea4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ea4e:	d212      	bcs.n	800ea76 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ea50:	69bb      	ldr	r3, [r7, #24]
 800ea52:	b29b      	uxth	r3, r3
 800ea54:	f023 030f 	bic.w	r3, r3, #15
 800ea58:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ea5a:	69bb      	ldr	r3, [r7, #24]
 800ea5c:	085b      	lsrs	r3, r3, #1
 800ea5e:	b29b      	uxth	r3, r3
 800ea60:	f003 0307 	and.w	r3, r3, #7
 800ea64:	b29a      	uxth	r2, r3
 800ea66:	8afb      	ldrh	r3, [r7, #22]
 800ea68:	4313      	orrs	r3, r2
 800ea6a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	681b      	ldr	r3, [r3, #0]
 800ea70:	8afa      	ldrh	r2, [r7, #22]
 800ea72:	60da      	str	r2, [r3, #12]
 800ea74:	e052      	b.n	800eb1c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800ea76:	2301      	movs	r3, #1
 800ea78:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ea7c:	e04e      	b.n	800eb1c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ea7e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ea82:	2b08      	cmp	r3, #8
 800ea84:	d827      	bhi.n	800ead6 <UART_SetConfig+0x506>
 800ea86:	a201      	add	r2, pc, #4	; (adr r2, 800ea8c <UART_SetConfig+0x4bc>)
 800ea88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea8c:	0800eab1 	.word	0x0800eab1
 800ea90:	0800eab9 	.word	0x0800eab9
 800ea94:	0800eac1 	.word	0x0800eac1
 800ea98:	0800ead7 	.word	0x0800ead7
 800ea9c:	0800eac7 	.word	0x0800eac7
 800eaa0:	0800ead7 	.word	0x0800ead7
 800eaa4:	0800ead7 	.word	0x0800ead7
 800eaa8:	0800ead7 	.word	0x0800ead7
 800eaac:	0800eacf 	.word	0x0800eacf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eab0:	f7fc fe14 	bl	800b6dc <HAL_RCC_GetPCLK1Freq>
 800eab4:	61f8      	str	r0, [r7, #28]
        break;
 800eab6:	e014      	b.n	800eae2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eab8:	f7fc fe26 	bl	800b708 <HAL_RCC_GetPCLK2Freq>
 800eabc:	61f8      	str	r0, [r7, #28]
        break;
 800eabe:	e010      	b.n	800eae2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800eac0:	4b1e      	ldr	r3, [pc, #120]	; (800eb3c <UART_SetConfig+0x56c>)
 800eac2:	61fb      	str	r3, [r7, #28]
        break;
 800eac4:	e00d      	b.n	800eae2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800eac6:	f7fc fd71 	bl	800b5ac <HAL_RCC_GetSysClockFreq>
 800eaca:	61f8      	str	r0, [r7, #28]
        break;
 800eacc:	e009      	b.n	800eae2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eace:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ead2:	61fb      	str	r3, [r7, #28]
        break;
 800ead4:	e005      	b.n	800eae2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800ead6:	2300      	movs	r3, #0
 800ead8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800eada:	2301      	movs	r3, #1
 800eadc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800eae0:	bf00      	nop
    }

    if (pclk != 0U)
 800eae2:	69fb      	ldr	r3, [r7, #28]
 800eae4:	2b00      	cmp	r3, #0
 800eae6:	d019      	beq.n	800eb1c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	685b      	ldr	r3, [r3, #4]
 800eaec:	085a      	lsrs	r2, r3, #1
 800eaee:	69fb      	ldr	r3, [r7, #28]
 800eaf0:	441a      	add	r2, r3
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	685b      	ldr	r3, [r3, #4]
 800eaf6:	fbb2 f3f3 	udiv	r3, r2, r3
 800eafa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800eafc:	69bb      	ldr	r3, [r7, #24]
 800eafe:	2b0f      	cmp	r3, #15
 800eb00:	d909      	bls.n	800eb16 <UART_SetConfig+0x546>
 800eb02:	69bb      	ldr	r3, [r7, #24]
 800eb04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eb08:	d205      	bcs.n	800eb16 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800eb0a:	69bb      	ldr	r3, [r7, #24]
 800eb0c:	b29a      	uxth	r2, r3
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	60da      	str	r2, [r3, #12]
 800eb14:	e002      	b.n	800eb1c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800eb16:	2301      	movs	r3, #1
 800eb18:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	2200      	movs	r2, #0
 800eb20:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	2200      	movs	r2, #0
 800eb26:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800eb28:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800eb2c:	4618      	mov	r0, r3
 800eb2e:	3728      	adds	r7, #40	; 0x28
 800eb30:	46bd      	mov	sp, r7
 800eb32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800eb36:	bf00      	nop
 800eb38:	40008000 	.word	0x40008000
 800eb3c:	00f42400 	.word	0x00f42400

0800eb40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800eb40:	b480      	push	{r7}
 800eb42:	b083      	sub	sp, #12
 800eb44:	af00      	add	r7, sp, #0
 800eb46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb4c:	f003 0301 	and.w	r3, r3, #1
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d00a      	beq.n	800eb6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	685b      	ldr	r3, [r3, #4]
 800eb5a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	430a      	orrs	r2, r1
 800eb68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb6e:	f003 0302 	and.w	r3, r3, #2
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d00a      	beq.n	800eb8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	685b      	ldr	r3, [r3, #4]
 800eb7c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	430a      	orrs	r2, r1
 800eb8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb90:	f003 0304 	and.w	r3, r3, #4
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d00a      	beq.n	800ebae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	685b      	ldr	r3, [r3, #4]
 800eb9e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	430a      	orrs	r2, r1
 800ebac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ebb2:	f003 0308 	and.w	r3, r3, #8
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d00a      	beq.n	800ebd0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	685b      	ldr	r3, [r3, #4]
 800ebc0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	430a      	orrs	r2, r1
 800ebce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ebd4:	f003 0310 	and.w	r3, r3, #16
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d00a      	beq.n	800ebf2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	681b      	ldr	r3, [r3, #0]
 800ebe0:	689b      	ldr	r3, [r3, #8]
 800ebe2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	430a      	orrs	r2, r1
 800ebf0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ebf6:	f003 0320 	and.w	r3, r3, #32
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d00a      	beq.n	800ec14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	689b      	ldr	r3, [r3, #8]
 800ec04:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	430a      	orrs	r2, r1
 800ec12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d01a      	beq.n	800ec56 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	685b      	ldr	r3, [r3, #4]
 800ec26:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	430a      	orrs	r2, r1
 800ec34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ec3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ec3e:	d10a      	bne.n	800ec56 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	685b      	ldr	r3, [r3, #4]
 800ec46:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	430a      	orrs	r2, r1
 800ec54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d00a      	beq.n	800ec78 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	685b      	ldr	r3, [r3, #4]
 800ec68:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	430a      	orrs	r2, r1
 800ec76:	605a      	str	r2, [r3, #4]
  }
}
 800ec78:	bf00      	nop
 800ec7a:	370c      	adds	r7, #12
 800ec7c:	46bd      	mov	sp, r7
 800ec7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec82:	4770      	bx	lr

0800ec84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ec84:	b580      	push	{r7, lr}
 800ec86:	b086      	sub	sp, #24
 800ec88:	af02      	add	r7, sp, #8
 800ec8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	2200      	movs	r2, #0
 800ec90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ec94:	f7f7 fe54 	bl	8006940 <HAL_GetTick>
 800ec98:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	f003 0308 	and.w	r3, r3, #8
 800eca4:	2b08      	cmp	r3, #8
 800eca6:	d10e      	bne.n	800ecc6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800eca8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ecac:	9300      	str	r3, [sp, #0]
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	2200      	movs	r2, #0
 800ecb2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ecb6:	6878      	ldr	r0, [r7, #4]
 800ecb8:	f000 f82d 	bl	800ed16 <UART_WaitOnFlagUntilTimeout>
 800ecbc:	4603      	mov	r3, r0
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d001      	beq.n	800ecc6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ecc2:	2303      	movs	r3, #3
 800ecc4:	e023      	b.n	800ed0e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	f003 0304 	and.w	r3, r3, #4
 800ecd0:	2b04      	cmp	r3, #4
 800ecd2:	d10e      	bne.n	800ecf2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ecd4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ecd8:	9300      	str	r3, [sp, #0]
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	2200      	movs	r2, #0
 800ecde:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ece2:	6878      	ldr	r0, [r7, #4]
 800ece4:	f000 f817 	bl	800ed16 <UART_WaitOnFlagUntilTimeout>
 800ece8:	4603      	mov	r3, r0
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d001      	beq.n	800ecf2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ecee:	2303      	movs	r3, #3
 800ecf0:	e00d      	b.n	800ed0e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	2220      	movs	r2, #32
 800ecf6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	2220      	movs	r2, #32
 800ecfc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	2200      	movs	r2, #0
 800ed02:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	2200      	movs	r2, #0
 800ed08:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800ed0c:	2300      	movs	r3, #0
}
 800ed0e:	4618      	mov	r0, r3
 800ed10:	3710      	adds	r7, #16
 800ed12:	46bd      	mov	sp, r7
 800ed14:	bd80      	pop	{r7, pc}

0800ed16 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ed16:	b580      	push	{r7, lr}
 800ed18:	b09c      	sub	sp, #112	; 0x70
 800ed1a:	af00      	add	r7, sp, #0
 800ed1c:	60f8      	str	r0, [r7, #12]
 800ed1e:	60b9      	str	r1, [r7, #8]
 800ed20:	603b      	str	r3, [r7, #0]
 800ed22:	4613      	mov	r3, r2
 800ed24:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ed26:	e0a5      	b.n	800ee74 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ed28:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ed2a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ed2e:	f000 80a1 	beq.w	800ee74 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ed32:	f7f7 fe05 	bl	8006940 <HAL_GetTick>
 800ed36:	4602      	mov	r2, r0
 800ed38:	683b      	ldr	r3, [r7, #0]
 800ed3a:	1ad3      	subs	r3, r2, r3
 800ed3c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ed3e:	429a      	cmp	r2, r3
 800ed40:	d302      	bcc.n	800ed48 <UART_WaitOnFlagUntilTimeout+0x32>
 800ed42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d13e      	bne.n	800edc6 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ed50:	e853 3f00 	ldrex	r3, [r3]
 800ed54:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ed56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ed58:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ed5c:	667b      	str	r3, [r7, #100]	; 0x64
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	461a      	mov	r2, r3
 800ed64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ed66:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ed68:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed6a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ed6c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ed6e:	e841 2300 	strex	r3, r2, [r1]
 800ed72:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800ed74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d1e6      	bne.n	800ed48 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	3308      	adds	r3, #8
 800ed80:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed84:	e853 3f00 	ldrex	r3, [r3]
 800ed88:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ed8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed8c:	f023 0301 	bic.w	r3, r3, #1
 800ed90:	663b      	str	r3, [r7, #96]	; 0x60
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	3308      	adds	r3, #8
 800ed98:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ed9a:	64ba      	str	r2, [r7, #72]	; 0x48
 800ed9c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed9e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eda0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800eda2:	e841 2300 	strex	r3, r2, [r1]
 800eda6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800eda8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d1e5      	bne.n	800ed7a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	2220      	movs	r2, #32
 800edb2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	2220      	movs	r2, #32
 800edb8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	2200      	movs	r2, #0
 800edbe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800edc2:	2303      	movs	r3, #3
 800edc4:	e067      	b.n	800ee96 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	f003 0304 	and.w	r3, r3, #4
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d04f      	beq.n	800ee74 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	69db      	ldr	r3, [r3, #28]
 800edda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800edde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ede2:	d147      	bne.n	800ee74 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800edec:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edf6:	e853 3f00 	ldrex	r3, [r3]
 800edfa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800edfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edfe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ee02:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	461a      	mov	r2, r3
 800ee0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ee0c:	637b      	str	r3, [r7, #52]	; 0x34
 800ee0e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee10:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ee12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ee14:	e841 2300 	strex	r3, r2, [r1]
 800ee18:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ee1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d1e6      	bne.n	800edee <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	3308      	adds	r3, #8
 800ee26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee28:	697b      	ldr	r3, [r7, #20]
 800ee2a:	e853 3f00 	ldrex	r3, [r3]
 800ee2e:	613b      	str	r3, [r7, #16]
   return(result);
 800ee30:	693b      	ldr	r3, [r7, #16]
 800ee32:	f023 0301 	bic.w	r3, r3, #1
 800ee36:	66bb      	str	r3, [r7, #104]	; 0x68
 800ee38:	68fb      	ldr	r3, [r7, #12]
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	3308      	adds	r3, #8
 800ee3e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ee40:	623a      	str	r2, [r7, #32]
 800ee42:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee44:	69f9      	ldr	r1, [r7, #28]
 800ee46:	6a3a      	ldr	r2, [r7, #32]
 800ee48:	e841 2300 	strex	r3, r2, [r1]
 800ee4c:	61bb      	str	r3, [r7, #24]
   return(result);
 800ee4e:	69bb      	ldr	r3, [r7, #24]
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d1e5      	bne.n	800ee20 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	2220      	movs	r2, #32
 800ee58:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	2220      	movs	r2, #32
 800ee5e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	2220      	movs	r2, #32
 800ee64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ee68:	68fb      	ldr	r3, [r7, #12]
 800ee6a:	2200      	movs	r2, #0
 800ee6c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800ee70:	2303      	movs	r3, #3
 800ee72:	e010      	b.n	800ee96 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	69da      	ldr	r2, [r3, #28]
 800ee7a:	68bb      	ldr	r3, [r7, #8]
 800ee7c:	4013      	ands	r3, r2
 800ee7e:	68ba      	ldr	r2, [r7, #8]
 800ee80:	429a      	cmp	r2, r3
 800ee82:	bf0c      	ite	eq
 800ee84:	2301      	moveq	r3, #1
 800ee86:	2300      	movne	r3, #0
 800ee88:	b2db      	uxtb	r3, r3
 800ee8a:	461a      	mov	r2, r3
 800ee8c:	79fb      	ldrb	r3, [r7, #7]
 800ee8e:	429a      	cmp	r2, r3
 800ee90:	f43f af4a 	beq.w	800ed28 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ee94:	2300      	movs	r3, #0
}
 800ee96:	4618      	mov	r0, r3
 800ee98:	3770      	adds	r7, #112	; 0x70
 800ee9a:	46bd      	mov	sp, r7
 800ee9c:	bd80      	pop	{r7, pc}
	...

0800eea0 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 800eea0:	b480      	push	{r7}
 800eea2:	b087      	sub	sp, #28
 800eea4:	af00      	add	r7, sp, #0
 800eea6:	6078      	str	r0, [r7, #4]
 800eea8:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800eeaa:	683b      	ldr	r3, [r7, #0]
 800eeac:	681a      	ldr	r2, [r3, #0]
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eeb4:	683a      	ldr	r2, [r7, #0]
 800eeb6:	6812      	ldr	r2, [r2, #0]
 800eeb8:	f023 0101 	bic.w	r1, r3, #1
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800eec2:	683b      	ldr	r3, [r7, #0]
 800eec4:	689b      	ldr	r3, [r3, #8]
 800eec6:	2b08      	cmp	r3, #8
 800eec8:	d102      	bne.n	800eed0 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800eeca:	2340      	movs	r3, #64	; 0x40
 800eecc:	617b      	str	r3, [r7, #20]
 800eece:	e001      	b.n	800eed4 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800eed0:	2300      	movs	r3, #0
 800eed2:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800eed4:	683b      	ldr	r3, [r7, #0]
 800eed6:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800eed8:	697b      	ldr	r3, [r7, #20]
 800eeda:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800eedc:	683b      	ldr	r3, [r7, #0]
 800eede:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800eee0:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800eee2:	683b      	ldr	r3, [r7, #0]
 800eee4:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800eee6:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800eee8:	683b      	ldr	r3, [r7, #0]
 800eeea:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800eeec:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800eeee:	683b      	ldr	r3, [r7, #0]
 800eef0:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800eef2:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800eef4:	683b      	ldr	r3, [r7, #0]
 800eef6:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 800eef8:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800eefa:	683b      	ldr	r3, [r7, #0]
 800eefc:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 800eefe:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800ef00:	683b      	ldr	r3, [r7, #0]
 800ef02:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 800ef04:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800ef06:	683b      	ldr	r3, [r7, #0]
 800ef08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 800ef0a:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800ef0c:	683b      	ldr	r3, [r7, #0]
 800ef0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 800ef10:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800ef12:	683b      	ldr	r3, [r7, #0]
 800ef14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 800ef16:	4313      	orrs	r3, r2
 800ef18:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 800ef1a:	683b      	ldr	r3, [r7, #0]
 800ef1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef1e:	693a      	ldr	r2, [r7, #16]
 800ef20:	4313      	orrs	r3, r2
 800ef22:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 800ef24:	683b      	ldr	r3, [r7, #0]
 800ef26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ef28:	693a      	ldr	r2, [r7, #16]
 800ef2a:	4313      	orrs	r3, r2
 800ef2c:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 800ef2e:	683b      	ldr	r3, [r7, #0]
 800ef30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ef32:	693a      	ldr	r2, [r7, #16]
 800ef34:	4313      	orrs	r3, r2
 800ef36:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 800ef38:	4b20      	ldr	r3, [pc, #128]	; (800efbc <FMC_NORSRAM_Init+0x11c>)
 800ef3a:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ef42:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ef4a:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800ef52:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800ef54:	683b      	ldr	r3, [r7, #0]
 800ef56:	681a      	ldr	r2, [r3, #0]
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	43db      	mvns	r3, r3
 800ef62:	ea02 0103 	and.w	r1, r2, r3
 800ef66:	683b      	ldr	r3, [r7, #0]
 800ef68:	681a      	ldr	r2, [r3, #0]
 800ef6a:	693b      	ldr	r3, [r7, #16]
 800ef6c:	4319      	orrs	r1, r3
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800ef74:	683b      	ldr	r3, [r7, #0]
 800ef76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ef7c:	d10c      	bne.n	800ef98 <FMC_NORSRAM_Init+0xf8>
 800ef7e:	683b      	ldr	r3, [r7, #0]
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d008      	beq.n	800ef98 <FMC_NORSRAM_Init+0xf8>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800ef8e:	683b      	ldr	r3, [r7, #0]
 800ef90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef92:	431a      	orrs	r2, r3
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 800ef98:	683b      	ldr	r3, [r7, #0]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d006      	beq.n	800efae <FMC_NORSRAM_Init+0x10e>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	681a      	ldr	r2, [r3, #0]
 800efa4:	683b      	ldr	r3, [r7, #0]
 800efa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800efa8:	431a      	orrs	r2, r3
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 800efae:	2300      	movs	r3, #0
}
 800efb0:	4618      	mov	r0, r3
 800efb2:	371c      	adds	r7, #28
 800efb4:	46bd      	mov	sp, r7
 800efb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efba:	4770      	bx	lr
 800efbc:	0008fb7f 	.word	0x0008fb7f

0800efc0 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800efc0:	b480      	push	{r7}
 800efc2:	b087      	sub	sp, #28
 800efc4:	af00      	add	r7, sp, #0
 800efc6:	60f8      	str	r0, [r7, #12]
 800efc8:	60b9      	str	r1, [r7, #8]
 800efca:	607a      	str	r2, [r7, #4]
                                                       ((Timing->BusTurnAroundDuration)  << FMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));
#else /* FMC_BTRx_DATAHLD */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	1c5a      	adds	r2, r3, #1
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800efd6:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800efda:	68bb      	ldr	r3, [r7, #8]
 800efdc:	681a      	ldr	r2, [r3, #0]
 800efde:	68bb      	ldr	r3, [r7, #8]
 800efe0:	685b      	ldr	r3, [r3, #4]
 800efe2:	011b      	lsls	r3, r3, #4
 800efe4:	431a      	orrs	r2, r3
 800efe6:	68bb      	ldr	r3, [r7, #8]
 800efe8:	689b      	ldr	r3, [r3, #8]
 800efea:	021b      	lsls	r3, r3, #8
 800efec:	431a      	orrs	r2, r3
 800efee:	68bb      	ldr	r3, [r7, #8]
 800eff0:	691b      	ldr	r3, [r3, #16]
 800eff2:	041b      	lsls	r3, r3, #16
 800eff4:	431a      	orrs	r2, r3
 800eff6:	68bb      	ldr	r3, [r7, #8]
 800eff8:	695b      	ldr	r3, [r3, #20]
 800effa:	3b01      	subs	r3, #1
 800effc:	051b      	lsls	r3, r3, #20
 800effe:	431a      	orrs	r2, r3
 800f000:	68bb      	ldr	r3, [r7, #8]
 800f002:	699b      	ldr	r3, [r3, #24]
 800f004:	3b02      	subs	r3, #2
 800f006:	061b      	lsls	r3, r3, #24
 800f008:	431a      	orrs	r2, r3
 800f00a:	68bb      	ldr	r3, [r7, #8]
 800f00c:	69db      	ldr	r3, [r3, #28]
 800f00e:	4313      	orrs	r3, r2
 800f010:	687a      	ldr	r2, [r7, #4]
 800f012:	3201      	adds	r2, #1
 800f014:	4319      	orrs	r1, r3
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f024:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f028:	d113      	bne.n	800f052 <FMC_NORSRAM_Timing_Init+0x92>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	685b      	ldr	r3, [r3, #4]
 800f02e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800f032:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 800f034:	68bb      	ldr	r3, [r7, #8]
 800f036:	695b      	ldr	r3, [r3, #20]
 800f038:	3b01      	subs	r3, #1
 800f03a:	051b      	lsls	r3, r3, #20
 800f03c:	697a      	ldr	r2, [r7, #20]
 800f03e:	4313      	orrs	r3, r2
 800f040:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	685b      	ldr	r3, [r3, #4]
 800f046:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800f04a:	697b      	ldr	r3, [r7, #20]
 800f04c:	431a      	orrs	r2, r3
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800f052:	2300      	movs	r3, #0
}
 800f054:	4618      	mov	r0, r3
 800f056:	371c      	adds	r7, #28
 800f058:	46bd      	mov	sp, r7
 800f05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f05e:	4770      	bx	lr

0800f060 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800f060:	b480      	push	{r7}
 800f062:	b085      	sub	sp, #20
 800f064:	af00      	add	r7, sp, #0
 800f066:	60f8      	str	r0, [r7, #12]
 800f068:	60b9      	str	r1, [r7, #8]
 800f06a:	607a      	str	r2, [r7, #4]
 800f06c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800f06e:	683b      	ldr	r3, [r7, #0]
 800f070:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800f074:	d11d      	bne.n	800f0b2 <FMC_NORSRAM_Extended_Timing_Init+0x52>
                                                     ((Timing->DataSetupTime)          << FMC_BWTRx_DATAST_Pos)  |
                                                     ((Timing->DataHoldTime)           << FMC_BWTRx_DATAHLD_Pos) |
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#else /* FMC_BTRx_DATAHLD */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	687a      	ldr	r2, [r7, #4]
 800f07a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f07e:	4b13      	ldr	r3, [pc, #76]	; (800f0cc <FMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800f080:	4013      	ands	r3, r2
 800f082:	68ba      	ldr	r2, [r7, #8]
 800f084:	6811      	ldr	r1, [r2, #0]
 800f086:	68ba      	ldr	r2, [r7, #8]
 800f088:	6852      	ldr	r2, [r2, #4]
 800f08a:	0112      	lsls	r2, r2, #4
 800f08c:	4311      	orrs	r1, r2
 800f08e:	68ba      	ldr	r2, [r7, #8]
 800f090:	6892      	ldr	r2, [r2, #8]
 800f092:	0212      	lsls	r2, r2, #8
 800f094:	4311      	orrs	r1, r2
 800f096:	68ba      	ldr	r2, [r7, #8]
 800f098:	69d2      	ldr	r2, [r2, #28]
 800f09a:	4311      	orrs	r1, r2
 800f09c:	68ba      	ldr	r2, [r7, #8]
 800f09e:	6912      	ldr	r2, [r2, #16]
 800f0a0:	0412      	lsls	r2, r2, #16
 800f0a2:	430a      	orrs	r2, r1
 800f0a4:	ea43 0102 	orr.w	r1, r3, r2
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	687a      	ldr	r2, [r7, #4]
 800f0ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800f0b0:	e005      	b.n	800f0be <FMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	687a      	ldr	r2, [r7, #4]
 800f0b6:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800f0ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800f0be:	2300      	movs	r3, #0
}
 800f0c0:	4618      	mov	r0, r3
 800f0c2:	3714      	adds	r7, #20
 800f0c4:	46bd      	mov	sp, r7
 800f0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ca:	4770      	bx	lr
 800f0cc:	cff00000 	.word	0xcff00000

0800f0d0 <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800f0d0:	b084      	sub	sp, #16
 800f0d2:	b480      	push	{r7}
 800f0d4:	b085      	sub	sp, #20
 800f0d6:	af00      	add	r7, sp, #0
 800f0d8:	6078      	str	r0, [r7, #4]
 800f0da:	f107 001c 	add.w	r0, r7, #28
 800f0de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800f0e2:	2300      	movs	r3, #0
 800f0e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
 800f0e6:	6a3b      	ldr	r3, [r7, #32]
 800f0e8:	68fa      	ldr	r2, [r7, #12]
 800f0ea:	4313      	orrs	r3, r2
 800f0ec:	60fb      	str	r3, [r7, #12]
#endif
  tmpreg |= (Init.ClockEdge           |\
 800f0ee:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 800f0f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  tmpreg |= (Init.ClockEdge           |\
 800f0f2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800f0f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800f0f6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800f0f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800f0fa:	431a      	orrs	r2, r3
             Init.ClockDiv
 800f0fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800f0fe:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800f100:	68fa      	ldr	r2, [r7, #12]
 800f102:	4313      	orrs	r3, r2
 800f104:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	685b      	ldr	r3, [r3, #4]
 800f10a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800f10e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800f112:	68fa      	ldr	r2, [r7, #12]
 800f114:	431a      	orrs	r2, r3
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800f11a:	2300      	movs	r3, #0
}
 800f11c:	4618      	mov	r0, r3
 800f11e:	3714      	adds	r7, #20
 800f120:	46bd      	mov	sp, r7
 800f122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f126:	b004      	add	sp, #16
 800f128:	4770      	bx	lr

0800f12a <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800f12a:	b480      	push	{r7}
 800f12c:	b083      	sub	sp, #12
 800f12e:	af00      	add	r7, sp, #0
 800f130:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800f138:	4618      	mov	r0, r3
 800f13a:	370c      	adds	r7, #12
 800f13c:	46bd      	mov	sp, r7
 800f13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f142:	4770      	bx	lr

0800f144 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800f144:	b580      	push	{r7, lr}
 800f146:	b082      	sub	sp, #8
 800f148:	af00      	add	r7, sp, #0
 800f14a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
#else
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	2203      	movs	r2, #3
 800f150:	601a      	str	r2, [r3, #0]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800f152:	2002      	movs	r0, #2
 800f154:	f7f7 fc00 	bl	8006958 <HAL_Delay>

  return HAL_OK;
 800f158:	2300      	movs	r3, #0
}
 800f15a:	4618      	mov	r0, r3
 800f15c:	3708      	adds	r7, #8
 800f15e:	46bd      	mov	sp, r7
 800f160:	bd80      	pop	{r7, pc}

0800f162 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 800f162:	b480      	push	{r7}
 800f164:	b083      	sub	sp, #12
 800f166:	af00      	add	r7, sp, #0
 800f168:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	681b      	ldr	r3, [r3, #0]
 800f16e:	f003 0303 	and.w	r3, r3, #3
}
 800f172:	4618      	mov	r0, r3
 800f174:	370c      	adds	r7, #12
 800f176:	46bd      	mov	sp, r7
 800f178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f17c:	4770      	bx	lr

0800f17e <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800f17e:	b480      	push	{r7}
 800f180:	b085      	sub	sp, #20
 800f182:	af00      	add	r7, sp, #0
 800f184:	6078      	str	r0, [r7, #4]
 800f186:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800f188:	2300      	movs	r3, #0
 800f18a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800f18c:	683b      	ldr	r3, [r7, #0]
 800f18e:	681a      	ldr	r2, [r3, #0]
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800f194:	683b      	ldr	r3, [r7, #0]
 800f196:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800f198:	683b      	ldr	r3, [r7, #0]
 800f19a:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800f19c:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800f19e:	683b      	ldr	r3, [r7, #0]
 800f1a0:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800f1a2:	431a      	orrs	r2, r3
                       Command->CPSM);
 800f1a4:	683b      	ldr	r3, [r7, #0]
 800f1a6:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800f1a8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800f1aa:	68fa      	ldr	r2, [r7, #12]
 800f1ac:	4313      	orrs	r3, r2
 800f1ae:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	68db      	ldr	r3, [r3, #12]
 800f1b4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800f1b8:	f023 030f 	bic.w	r3, r3, #15
 800f1bc:	68fa      	ldr	r2, [r7, #12]
 800f1be:	431a      	orrs	r2, r3
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800f1c4:	2300      	movs	r3, #0
}
 800f1c6:	4618      	mov	r0, r3
 800f1c8:	3714      	adds	r7, #20
 800f1ca:	46bd      	mov	sp, r7
 800f1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1d0:	4770      	bx	lr

0800f1d2 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800f1d2:	b480      	push	{r7}
 800f1d4:	b083      	sub	sp, #12
 800f1d6:	af00      	add	r7, sp, #0
 800f1d8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	691b      	ldr	r3, [r3, #16]
 800f1de:	b2db      	uxtb	r3, r3
}
 800f1e0:	4618      	mov	r0, r3
 800f1e2:	370c      	adds	r7, #12
 800f1e4:	46bd      	mov	sp, r7
 800f1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ea:	4770      	bx	lr

0800f1ec <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800f1ec:	b480      	push	{r7}
 800f1ee:	b085      	sub	sp, #20
 800f1f0:	af00      	add	r7, sp, #0
 800f1f2:	6078      	str	r0, [r7, #4]
 800f1f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	3314      	adds	r3, #20
 800f1fa:	461a      	mov	r2, r3
 800f1fc:	683b      	ldr	r3, [r7, #0]
 800f1fe:	4413      	add	r3, r2
 800f200:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	681b      	ldr	r3, [r3, #0]
}
 800f206:	4618      	mov	r0, r3
 800f208:	3714      	adds	r7, #20
 800f20a:	46bd      	mov	sp, r7
 800f20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f210:	4770      	bx	lr

0800f212 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800f212:	b480      	push	{r7}
 800f214:	b085      	sub	sp, #20
 800f216:	af00      	add	r7, sp, #0
 800f218:	6078      	str	r0, [r7, #4]
 800f21a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800f21c:	2300      	movs	r3, #0
 800f21e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800f220:	683b      	ldr	r3, [r7, #0]
 800f222:	681a      	ldr	r2, [r3, #0]
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800f228:	683b      	ldr	r3, [r7, #0]
 800f22a:	685a      	ldr	r2, [r3, #4]
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800f230:	683b      	ldr	r3, [r7, #0]
 800f232:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800f234:	683b      	ldr	r3, [r7, #0]
 800f236:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800f238:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800f23a:	683b      	ldr	r3, [r7, #0]
 800f23c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800f23e:	431a      	orrs	r2, r3
                       Data->DPSM);
 800f240:	683b      	ldr	r3, [r7, #0]
 800f242:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800f244:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800f246:	68fa      	ldr	r2, [r7, #12]
 800f248:	4313      	orrs	r3, r2
 800f24a:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f250:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	431a      	orrs	r2, r3
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800f25c:	2300      	movs	r3, #0

}
 800f25e:	4618      	mov	r0, r3
 800f260:	3714      	adds	r7, #20
 800f262:	46bd      	mov	sp, r7
 800f264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f268:	4770      	bx	lr

0800f26a <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800f26a:	b580      	push	{r7, lr}
 800f26c:	b088      	sub	sp, #32
 800f26e:	af00      	add	r7, sp, #0
 800f270:	6078      	str	r0, [r7, #4]
 800f272:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800f274:	683b      	ldr	r3, [r7, #0]
 800f276:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800f278:	2310      	movs	r3, #16
 800f27a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f27c:	2340      	movs	r3, #64	; 0x40
 800f27e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f280:	2300      	movs	r3, #0
 800f282:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f284:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f288:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f28a:	f107 0308 	add.w	r3, r7, #8
 800f28e:	4619      	mov	r1, r3
 800f290:	6878      	ldr	r0, [r7, #4]
 800f292:	f7ff ff74 	bl	800f17e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800f296:	f241 3288 	movw	r2, #5000	; 0x1388
 800f29a:	2110      	movs	r1, #16
 800f29c:	6878      	ldr	r0, [r7, #4]
 800f29e:	f000 f94d 	bl	800f53c <SDMMC_GetCmdResp1>
 800f2a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f2a4:	69fb      	ldr	r3, [r7, #28]
}
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	3720      	adds	r7, #32
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	bd80      	pop	{r7, pc}

0800f2ae <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800f2ae:	b580      	push	{r7, lr}
 800f2b0:	b08a      	sub	sp, #40	; 0x28
 800f2b2:	af00      	add	r7, sp, #0
 800f2b4:	60f8      	str	r0, [r7, #12]
 800f2b6:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800f2ba:	683b      	ldr	r3, [r7, #0]
 800f2bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800f2be:	2307      	movs	r3, #7
 800f2c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f2c2:	2340      	movs	r3, #64	; 0x40
 800f2c4:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f2c6:	2300      	movs	r3, #0
 800f2c8:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f2ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f2ce:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f2d0:	f107 0310 	add.w	r3, r7, #16
 800f2d4:	4619      	mov	r1, r3
 800f2d6:	68f8      	ldr	r0, [r7, #12]
 800f2d8:	f7ff ff51 	bl	800f17e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800f2dc:	f241 3288 	movw	r2, #5000	; 0x1388
 800f2e0:	2107      	movs	r1, #7
 800f2e2:	68f8      	ldr	r0, [r7, #12]
 800f2e4:	f000 f92a 	bl	800f53c <SDMMC_GetCmdResp1>
 800f2e8:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800f2ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f2ec:	4618      	mov	r0, r3
 800f2ee:	3728      	adds	r7, #40	; 0x28
 800f2f0:	46bd      	mov	sp, r7
 800f2f2:	bd80      	pop	{r7, pc}

0800f2f4 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800f2f4:	b580      	push	{r7, lr}
 800f2f6:	b088      	sub	sp, #32
 800f2f8:	af00      	add	r7, sp, #0
 800f2fa:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800f2fc:	2300      	movs	r3, #0
 800f2fe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800f300:	2300      	movs	r3, #0
 800f302:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800f304:	2300      	movs	r3, #0
 800f306:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f308:	2300      	movs	r3, #0
 800f30a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f30c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f310:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f312:	f107 0308 	add.w	r3, r7, #8
 800f316:	4619      	mov	r1, r3
 800f318:	6878      	ldr	r0, [r7, #4]
 800f31a:	f7ff ff30 	bl	800f17e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800f31e:	6878      	ldr	r0, [r7, #4]
 800f320:	f000 fb44 	bl	800f9ac <SDMMC_GetCmdError>
 800f324:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f326:	69fb      	ldr	r3, [r7, #28]
}
 800f328:	4618      	mov	r0, r3
 800f32a:	3720      	adds	r7, #32
 800f32c:	46bd      	mov	sp, r7
 800f32e:	bd80      	pop	{r7, pc}

0800f330 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800f330:	b580      	push	{r7, lr}
 800f332:	b088      	sub	sp, #32
 800f334:	af00      	add	r7, sp, #0
 800f336:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800f338:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800f33c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800f33e:	2308      	movs	r3, #8
 800f340:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f342:	2340      	movs	r3, #64	; 0x40
 800f344:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f346:	2300      	movs	r3, #0
 800f348:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f34a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f34e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f350:	f107 0308 	add.w	r3, r7, #8
 800f354:	4619      	mov	r1, r3
 800f356:	6878      	ldr	r0, [r7, #4]
 800f358:	f7ff ff11 	bl	800f17e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800f35c:	6878      	ldr	r0, [r7, #4]
 800f35e:	f000 fad7 	bl	800f910 <SDMMC_GetCmdResp7>
 800f362:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f364:	69fb      	ldr	r3, [r7, #28]
}
 800f366:	4618      	mov	r0, r3
 800f368:	3720      	adds	r7, #32
 800f36a:	46bd      	mov	sp, r7
 800f36c:	bd80      	pop	{r7, pc}

0800f36e <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800f36e:	b580      	push	{r7, lr}
 800f370:	b088      	sub	sp, #32
 800f372:	af00      	add	r7, sp, #0
 800f374:	6078      	str	r0, [r7, #4]
 800f376:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800f378:	683b      	ldr	r3, [r7, #0]
 800f37a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800f37c:	2337      	movs	r3, #55	; 0x37
 800f37e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f380:	2340      	movs	r3, #64	; 0x40
 800f382:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f384:	2300      	movs	r3, #0
 800f386:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f388:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f38c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f38e:	f107 0308 	add.w	r3, r7, #8
 800f392:	4619      	mov	r1, r3
 800f394:	6878      	ldr	r0, [r7, #4]
 800f396:	f7ff fef2 	bl	800f17e <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800f39a:	f241 3288 	movw	r2, #5000	; 0x1388
 800f39e:	2137      	movs	r1, #55	; 0x37
 800f3a0:	6878      	ldr	r0, [r7, #4]
 800f3a2:	f000 f8cb 	bl	800f53c <SDMMC_GetCmdResp1>
 800f3a6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f3a8:	69fb      	ldr	r3, [r7, #28]
}
 800f3aa:	4618      	mov	r0, r3
 800f3ac:	3720      	adds	r7, #32
 800f3ae:	46bd      	mov	sp, r7
 800f3b0:	bd80      	pop	{r7, pc}

0800f3b2 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800f3b2:	b580      	push	{r7, lr}
 800f3b4:	b088      	sub	sp, #32
 800f3b6:	af00      	add	r7, sp, #0
 800f3b8:	6078      	str	r0, [r7, #4]
 800f3ba:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800f3bc:	683b      	ldr	r3, [r7, #0]
 800f3be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800f3c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f3c6:	60bb      	str	r3, [r7, #8]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800f3c8:	2329      	movs	r3, #41	; 0x29
 800f3ca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f3cc:	2340      	movs	r3, #64	; 0x40
 800f3ce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f3d0:	2300      	movs	r3, #0
 800f3d2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f3d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f3d8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f3da:	f107 0308 	add.w	r3, r7, #8
 800f3de:	4619      	mov	r1, r3
 800f3e0:	6878      	ldr	r0, [r7, #4]
 800f3e2:	f7ff fecc 	bl	800f17e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800f3e6:	6878      	ldr	r0, [r7, #4]
 800f3e8:	f000 f9de 	bl	800f7a8 <SDMMC_GetCmdResp3>
 800f3ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f3ee:	69fb      	ldr	r3, [r7, #28]
}
 800f3f0:	4618      	mov	r0, r3
 800f3f2:	3720      	adds	r7, #32
 800f3f4:	46bd      	mov	sp, r7
 800f3f6:	bd80      	pop	{r7, pc}

0800f3f8 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  BusWidth BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800f3f8:	b580      	push	{r7, lr}
 800f3fa:	b088      	sub	sp, #32
 800f3fc:	af00      	add	r7, sp, #0
 800f3fe:	6078      	str	r0, [r7, #4]
 800f400:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800f402:	683b      	ldr	r3, [r7, #0]
 800f404:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800f406:	2306      	movs	r3, #6
 800f408:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f40a:	2340      	movs	r3, #64	; 0x40
 800f40c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f40e:	2300      	movs	r3, #0
 800f410:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f412:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f416:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f418:	f107 0308 	add.w	r3, r7, #8
 800f41c:	4619      	mov	r1, r3
 800f41e:	6878      	ldr	r0, [r7, #4]
 800f420:	f7ff fead 	bl	800f17e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800f424:	f241 3288 	movw	r2, #5000	; 0x1388
 800f428:	2106      	movs	r1, #6
 800f42a:	6878      	ldr	r0, [r7, #4]
 800f42c:	f000 f886 	bl	800f53c <SDMMC_GetCmdResp1>
 800f430:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f432:	69fb      	ldr	r3, [r7, #28]
}
 800f434:	4618      	mov	r0, r3
 800f436:	3720      	adds	r7, #32
 800f438:	46bd      	mov	sp, r7
 800f43a:	bd80      	pop	{r7, pc}

0800f43c <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800f43c:	b580      	push	{r7, lr}
 800f43e:	b088      	sub	sp, #32
 800f440:	af00      	add	r7, sp, #0
 800f442:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800f444:	2300      	movs	r3, #0
 800f446:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800f448:	2333      	movs	r3, #51	; 0x33
 800f44a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f44c:	2340      	movs	r3, #64	; 0x40
 800f44e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f450:	2300      	movs	r3, #0
 800f452:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f454:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f458:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f45a:	f107 0308 	add.w	r3, r7, #8
 800f45e:	4619      	mov	r1, r3
 800f460:	6878      	ldr	r0, [r7, #4]
 800f462:	f7ff fe8c 	bl	800f17e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800f466:	f241 3288 	movw	r2, #5000	; 0x1388
 800f46a:	2133      	movs	r1, #51	; 0x33
 800f46c:	6878      	ldr	r0, [r7, #4]
 800f46e:	f000 f865 	bl	800f53c <SDMMC_GetCmdResp1>
 800f472:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f474:	69fb      	ldr	r3, [r7, #28]
}
 800f476:	4618      	mov	r0, r3
 800f478:	3720      	adds	r7, #32
 800f47a:	46bd      	mov	sp, r7
 800f47c:	bd80      	pop	{r7, pc}

0800f47e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800f47e:	b580      	push	{r7, lr}
 800f480:	b088      	sub	sp, #32
 800f482:	af00      	add	r7, sp, #0
 800f484:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800f486:	2300      	movs	r3, #0
 800f488:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800f48a:	2302      	movs	r3, #2
 800f48c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800f48e:	23c0      	movs	r3, #192	; 0xc0
 800f490:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f492:	2300      	movs	r3, #0
 800f494:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f496:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f49a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f49c:	f107 0308 	add.w	r3, r7, #8
 800f4a0:	4619      	mov	r1, r3
 800f4a2:	6878      	ldr	r0, [r7, #4]
 800f4a4:	f7ff fe6b 	bl	800f17e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800f4a8:	6878      	ldr	r0, [r7, #4]
 800f4aa:	f000 f935 	bl	800f718 <SDMMC_GetCmdResp2>
 800f4ae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f4b0:	69fb      	ldr	r3, [r7, #28]
}
 800f4b2:	4618      	mov	r0, r3
 800f4b4:	3720      	adds	r7, #32
 800f4b6:	46bd      	mov	sp, r7
 800f4b8:	bd80      	pop	{r7, pc}

0800f4ba <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800f4ba:	b580      	push	{r7, lr}
 800f4bc:	b088      	sub	sp, #32
 800f4be:	af00      	add	r7, sp, #0
 800f4c0:	6078      	str	r0, [r7, #4]
 800f4c2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800f4c4:	683b      	ldr	r3, [r7, #0]
 800f4c6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800f4c8:	2309      	movs	r3, #9
 800f4ca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800f4cc:	23c0      	movs	r3, #192	; 0xc0
 800f4ce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f4d0:	2300      	movs	r3, #0
 800f4d2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f4d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f4d8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f4da:	f107 0308 	add.w	r3, r7, #8
 800f4de:	4619      	mov	r1, r3
 800f4e0:	6878      	ldr	r0, [r7, #4]
 800f4e2:	f7ff fe4c 	bl	800f17e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800f4e6:	6878      	ldr	r0, [r7, #4]
 800f4e8:	f000 f916 	bl	800f718 <SDMMC_GetCmdResp2>
 800f4ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f4ee:	69fb      	ldr	r3, [r7, #28]
}
 800f4f0:	4618      	mov	r0, r3
 800f4f2:	3720      	adds	r7, #32
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	bd80      	pop	{r7, pc}

0800f4f8 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800f4f8:	b580      	push	{r7, lr}
 800f4fa:	b088      	sub	sp, #32
 800f4fc:	af00      	add	r7, sp, #0
 800f4fe:	6078      	str	r0, [r7, #4]
 800f500:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800f502:	2300      	movs	r3, #0
 800f504:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800f506:	2303      	movs	r3, #3
 800f508:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f50a:	2340      	movs	r3, #64	; 0x40
 800f50c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f50e:	2300      	movs	r3, #0
 800f510:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f512:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f516:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f518:	f107 0308 	add.w	r3, r7, #8
 800f51c:	4619      	mov	r1, r3
 800f51e:	6878      	ldr	r0, [r7, #4]
 800f520:	f7ff fe2d 	bl	800f17e <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800f524:	683a      	ldr	r2, [r7, #0]
 800f526:	2103      	movs	r1, #3
 800f528:	6878      	ldr	r0, [r7, #4]
 800f52a:	f000 f97b 	bl	800f824 <SDMMC_GetCmdResp6>
 800f52e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f530:	69fb      	ldr	r3, [r7, #28]
}
 800f532:	4618      	mov	r0, r3
 800f534:	3720      	adds	r7, #32
 800f536:	46bd      	mov	sp, r7
 800f538:	bd80      	pop	{r7, pc}
	...

0800f53c <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800f53c:	b580      	push	{r7, lr}
 800f53e:	b088      	sub	sp, #32
 800f540:	af00      	add	r7, sp, #0
 800f542:	60f8      	str	r0, [r7, #12]
 800f544:	460b      	mov	r3, r1
 800f546:	607a      	str	r2, [r7, #4]
 800f548:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800f54a:	4b70      	ldr	r3, [pc, #448]	; (800f70c <SDMMC_GetCmdResp1+0x1d0>)
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	4a70      	ldr	r2, [pc, #448]	; (800f710 <SDMMC_GetCmdResp1+0x1d4>)
 800f550:	fba2 2303 	umull	r2, r3, r2, r3
 800f554:	0a5a      	lsrs	r2, r3, #9
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	fb02 f303 	mul.w	r3, r2, r3
 800f55c:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800f55e:	69fb      	ldr	r3, [r7, #28]
 800f560:	1e5a      	subs	r2, r3, #1
 800f562:	61fa      	str	r2, [r7, #28]
 800f564:	2b00      	cmp	r3, #0
 800f566:	d102      	bne.n	800f56e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f568:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f56c:	e0c9      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800f56e:	68fb      	ldr	r3, [r7, #12]
 800f570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f572:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f574:	69bb      	ldr	r3, [r7, #24]
 800f576:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	d0ef      	beq.n	800f55e <SDMMC_GetCmdResp1+0x22>
 800f57e:	69bb      	ldr	r3, [r7, #24]
 800f580:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f584:	2b00      	cmp	r3, #0
 800f586:	d1ea      	bne.n	800f55e <SDMMC_GetCmdResp1+0x22>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f58c:	f003 0304 	and.w	r3, r3, #4
 800f590:	2b00      	cmp	r3, #0
 800f592:	d004      	beq.n	800f59e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	2204      	movs	r2, #4
 800f598:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f59a:	2304      	movs	r3, #4
 800f59c:	e0b1      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f5a2:	f003 0301 	and.w	r3, r3, #1
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d004      	beq.n	800f5b4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800f5aa:	68fb      	ldr	r3, [r7, #12]
 800f5ac:	2201      	movs	r2, #1
 800f5ae:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f5b0:	2301      	movs	r3, #1
 800f5b2:	e0a6      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	22c5      	movs	r2, #197	; 0xc5
 800f5b8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800f5ba:	68f8      	ldr	r0, [r7, #12]
 800f5bc:	f7ff fe09 	bl	800f1d2 <SDMMC_GetCommandResponse>
 800f5c0:	4603      	mov	r3, r0
 800f5c2:	461a      	mov	r2, r3
 800f5c4:	7afb      	ldrb	r3, [r7, #11]
 800f5c6:	4293      	cmp	r3, r2
 800f5c8:	d001      	beq.n	800f5ce <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f5ca:	2301      	movs	r3, #1
 800f5cc:	e099      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800f5ce:	2100      	movs	r1, #0
 800f5d0:	68f8      	ldr	r0, [r7, #12]
 800f5d2:	f7ff fe0b 	bl	800f1ec <SDMMC_GetResponse>
 800f5d6:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800f5d8:	697a      	ldr	r2, [r7, #20]
 800f5da:	4b4e      	ldr	r3, [pc, #312]	; (800f714 <SDMMC_GetCmdResp1+0x1d8>)
 800f5dc:	4013      	ands	r3, r2
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	d101      	bne.n	800f5e6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800f5e2:	2300      	movs	r3, #0
 800f5e4:	e08d      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800f5e6:	697b      	ldr	r3, [r7, #20]
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	da02      	bge.n	800f5f2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800f5ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800f5f0:	e087      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800f5f2:	697b      	ldr	r3, [r7, #20]
 800f5f4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d001      	beq.n	800f600 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800f5fc:	2340      	movs	r3, #64	; 0x40
 800f5fe:	e080      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800f600:	697b      	ldr	r3, [r7, #20]
 800f602:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800f606:	2b00      	cmp	r3, #0
 800f608:	d001      	beq.n	800f60e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800f60a:	2380      	movs	r3, #128	; 0x80
 800f60c:	e079      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800f60e:	697b      	ldr	r3, [r7, #20]
 800f610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f614:	2b00      	cmp	r3, #0
 800f616:	d002      	beq.n	800f61e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800f618:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f61c:	e071      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800f61e:	697b      	ldr	r3, [r7, #20]
 800f620:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f624:	2b00      	cmp	r3, #0
 800f626:	d002      	beq.n	800f62e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800f628:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f62c:	e069      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800f62e:	697b      	ldr	r3, [r7, #20]
 800f630:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800f634:	2b00      	cmp	r3, #0
 800f636:	d002      	beq.n	800f63e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800f638:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f63c:	e061      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800f63e:	697b      	ldr	r3, [r7, #20]
 800f640:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f644:	2b00      	cmp	r3, #0
 800f646:	d002      	beq.n	800f64e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800f648:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f64c:	e059      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800f64e:	697b      	ldr	r3, [r7, #20]
 800f650:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f654:	2b00      	cmp	r3, #0
 800f656:	d002      	beq.n	800f65e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800f658:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f65c:	e051      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800f65e:	697b      	ldr	r3, [r7, #20]
 800f660:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f664:	2b00      	cmp	r3, #0
 800f666:	d002      	beq.n	800f66e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800f668:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f66c:	e049      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800f66e:	697b      	ldr	r3, [r7, #20]
 800f670:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f674:	2b00      	cmp	r3, #0
 800f676:	d002      	beq.n	800f67e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800f678:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f67c:	e041      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800f67e:	697b      	ldr	r3, [r7, #20]
 800f680:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f684:	2b00      	cmp	r3, #0
 800f686:	d002      	beq.n	800f68e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800f688:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f68c:	e039      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800f68e:	697b      	ldr	r3, [r7, #20]
 800f690:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f694:	2b00      	cmp	r3, #0
 800f696:	d002      	beq.n	800f69e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800f698:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800f69c:	e031      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800f69e:	697b      	ldr	r3, [r7, #20]
 800f6a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d002      	beq.n	800f6ae <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800f6a8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800f6ac:	e029      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800f6ae:	697b      	ldr	r3, [r7, #20]
 800f6b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d002      	beq.n	800f6be <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800f6b8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800f6bc:	e021      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800f6be:	697b      	ldr	r3, [r7, #20]
 800f6c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d002      	beq.n	800f6ce <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800f6c8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800f6cc:	e019      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800f6ce:	697b      	ldr	r3, [r7, #20]
 800f6d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d002      	beq.n	800f6de <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800f6d8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800f6dc:	e011      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800f6de:	697b      	ldr	r3, [r7, #20]
 800f6e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d002      	beq.n	800f6ee <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800f6e8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800f6ec:	e009      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800f6ee:	697b      	ldr	r3, [r7, #20]
 800f6f0:	f003 0308 	and.w	r3, r3, #8
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d002      	beq.n	800f6fe <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800f6f8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800f6fc:	e001      	b.n	800f702 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800f6fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800f702:	4618      	mov	r0, r3
 800f704:	3720      	adds	r7, #32
 800f706:	46bd      	mov	sp, r7
 800f708:	bd80      	pop	{r7, pc}
 800f70a:	bf00      	nop
 800f70c:	200000a4 	.word	0x200000a4
 800f710:	10624dd3 	.word	0x10624dd3
 800f714:	fdffe008 	.word	0xfdffe008

0800f718 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800f718:	b480      	push	{r7}
 800f71a:	b085      	sub	sp, #20
 800f71c:	af00      	add	r7, sp, #0
 800f71e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f720:	4b1f      	ldr	r3, [pc, #124]	; (800f7a0 <SDMMC_GetCmdResp2+0x88>)
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	4a1f      	ldr	r2, [pc, #124]	; (800f7a4 <SDMMC_GetCmdResp2+0x8c>)
 800f726:	fba2 2303 	umull	r2, r3, r2, r3
 800f72a:	0a5b      	lsrs	r3, r3, #9
 800f72c:	f241 3288 	movw	r2, #5000	; 0x1388
 800f730:	fb02 f303 	mul.w	r3, r2, r3
 800f734:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800f736:	68fb      	ldr	r3, [r7, #12]
 800f738:	1e5a      	subs	r2, r3, #1
 800f73a:	60fa      	str	r2, [r7, #12]
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d102      	bne.n	800f746 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f740:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f744:	e026      	b.n	800f794 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f74a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f74c:	68bb      	ldr	r3, [r7, #8]
 800f74e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800f752:	2b00      	cmp	r3, #0
 800f754:	d0ef      	beq.n	800f736 <SDMMC_GetCmdResp2+0x1e>
 800f756:	68bb      	ldr	r3, [r7, #8]
 800f758:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	d1ea      	bne.n	800f736 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f764:	f003 0304 	and.w	r3, r3, #4
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d004      	beq.n	800f776 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	2204      	movs	r2, #4
 800f770:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f772:	2304      	movs	r3, #4
 800f774:	e00e      	b.n	800f794 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f77a:	f003 0301 	and.w	r3, r3, #1
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d004      	beq.n	800f78c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	2201      	movs	r2, #1
 800f786:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f788:	2301      	movs	r3, #1
 800f78a:	e003      	b.n	800f794 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	22c5      	movs	r2, #197	; 0xc5
 800f790:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800f792:	2300      	movs	r3, #0
}
 800f794:	4618      	mov	r0, r3
 800f796:	3714      	adds	r7, #20
 800f798:	46bd      	mov	sp, r7
 800f79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f79e:	4770      	bx	lr
 800f7a0:	200000a4 	.word	0x200000a4
 800f7a4:	10624dd3 	.word	0x10624dd3

0800f7a8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800f7a8:	b480      	push	{r7}
 800f7aa:	b085      	sub	sp, #20
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f7b0:	4b1a      	ldr	r3, [pc, #104]	; (800f81c <SDMMC_GetCmdResp3+0x74>)
 800f7b2:	681b      	ldr	r3, [r3, #0]
 800f7b4:	4a1a      	ldr	r2, [pc, #104]	; (800f820 <SDMMC_GetCmdResp3+0x78>)
 800f7b6:	fba2 2303 	umull	r2, r3, r2, r3
 800f7ba:	0a5b      	lsrs	r3, r3, #9
 800f7bc:	f241 3288 	movw	r2, #5000	; 0x1388
 800f7c0:	fb02 f303 	mul.w	r3, r2, r3
 800f7c4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	1e5a      	subs	r2, r3, #1
 800f7ca:	60fa      	str	r2, [r7, #12]
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d102      	bne.n	800f7d6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f7d0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f7d4:	e01b      	b.n	800f80e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f7da:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f7dc:	68bb      	ldr	r3, [r7, #8]
 800f7de:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d0ef      	beq.n	800f7c6 <SDMMC_GetCmdResp3+0x1e>
 800f7e6:	68bb      	ldr	r3, [r7, #8]
 800f7e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d1ea      	bne.n	800f7c6 <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f7f4:	f003 0304 	and.w	r3, r3, #4
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d004      	beq.n	800f806 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	2204      	movs	r2, #4
 800f800:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f802:	2304      	movs	r3, #4
 800f804:	e003      	b.n	800f80e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	22c5      	movs	r2, #197	; 0xc5
 800f80a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800f80c:	2300      	movs	r3, #0
}
 800f80e:	4618      	mov	r0, r3
 800f810:	3714      	adds	r7, #20
 800f812:	46bd      	mov	sp, r7
 800f814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f818:	4770      	bx	lr
 800f81a:	bf00      	nop
 800f81c:	200000a4 	.word	0x200000a4
 800f820:	10624dd3 	.word	0x10624dd3

0800f824 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800f824:	b580      	push	{r7, lr}
 800f826:	b088      	sub	sp, #32
 800f828:	af00      	add	r7, sp, #0
 800f82a:	60f8      	str	r0, [r7, #12]
 800f82c:	460b      	mov	r3, r1
 800f82e:	607a      	str	r2, [r7, #4]
 800f830:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f832:	4b35      	ldr	r3, [pc, #212]	; (800f908 <SDMMC_GetCmdResp6+0xe4>)
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	4a35      	ldr	r2, [pc, #212]	; (800f90c <SDMMC_GetCmdResp6+0xe8>)
 800f838:	fba2 2303 	umull	r2, r3, r2, r3
 800f83c:	0a5b      	lsrs	r3, r3, #9
 800f83e:	f241 3288 	movw	r2, #5000	; 0x1388
 800f842:	fb02 f303 	mul.w	r3, r2, r3
 800f846:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800f848:	69fb      	ldr	r3, [r7, #28]
 800f84a:	1e5a      	subs	r2, r3, #1
 800f84c:	61fa      	str	r2, [r7, #28]
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d102      	bne.n	800f858 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f852:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f856:	e052      	b.n	800f8fe <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800f858:	68fb      	ldr	r3, [r7, #12]
 800f85a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f85c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f85e:	69bb      	ldr	r3, [r7, #24]
 800f860:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800f864:	2b00      	cmp	r3, #0
 800f866:	d0ef      	beq.n	800f848 <SDMMC_GetCmdResp6+0x24>
 800f868:	69bb      	ldr	r3, [r7, #24]
 800f86a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d1ea      	bne.n	800f848 <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f876:	f003 0304 	and.w	r3, r3, #4
 800f87a:	2b00      	cmp	r3, #0
 800f87c:	d004      	beq.n	800f888 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f87e:	68fb      	ldr	r3, [r7, #12]
 800f880:	2204      	movs	r2, #4
 800f882:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f884:	2304      	movs	r3, #4
 800f886:	e03a      	b.n	800f8fe <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800f888:	68fb      	ldr	r3, [r7, #12]
 800f88a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f88c:	f003 0301 	and.w	r3, r3, #1
 800f890:	2b00      	cmp	r3, #0
 800f892:	d004      	beq.n	800f89e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800f894:	68fb      	ldr	r3, [r7, #12]
 800f896:	2201      	movs	r2, #1
 800f898:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f89a:	2301      	movs	r3, #1
 800f89c:	e02f      	b.n	800f8fe <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800f89e:	68f8      	ldr	r0, [r7, #12]
 800f8a0:	f7ff fc97 	bl	800f1d2 <SDMMC_GetCommandResponse>
 800f8a4:	4603      	mov	r3, r0
 800f8a6:	461a      	mov	r2, r3
 800f8a8:	7afb      	ldrb	r3, [r7, #11]
 800f8aa:	4293      	cmp	r3, r2
 800f8ac:	d001      	beq.n	800f8b2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f8ae:	2301      	movs	r3, #1
 800f8b0:	e025      	b.n	800f8fe <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f8b2:	68fb      	ldr	r3, [r7, #12]
 800f8b4:	22c5      	movs	r2, #197	; 0xc5
 800f8b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800f8b8:	2100      	movs	r1, #0
 800f8ba:	68f8      	ldr	r0, [r7, #12]
 800f8bc:	f7ff fc96 	bl	800f1ec <SDMMC_GetResponse>
 800f8c0:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800f8c2:	697b      	ldr	r3, [r7, #20]
 800f8c4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d106      	bne.n	800f8da <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800f8cc:	697b      	ldr	r3, [r7, #20]
 800f8ce:	0c1b      	lsrs	r3, r3, #16
 800f8d0:	b29a      	uxth	r2, r3
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800f8d6:	2300      	movs	r3, #0
 800f8d8:	e011      	b.n	800f8fe <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800f8da:	697b      	ldr	r3, [r7, #20]
 800f8dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	d002      	beq.n	800f8ea <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800f8e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f8e8:	e009      	b.n	800f8fe <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800f8ea:	697b      	ldr	r3, [r7, #20]
 800f8ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d002      	beq.n	800f8fa <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800f8f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f8f8:	e001      	b.n	800f8fe <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800f8fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800f8fe:	4618      	mov	r0, r3
 800f900:	3720      	adds	r7, #32
 800f902:	46bd      	mov	sp, r7
 800f904:	bd80      	pop	{r7, pc}
 800f906:	bf00      	nop
 800f908:	200000a4 	.word	0x200000a4
 800f90c:	10624dd3 	.word	0x10624dd3

0800f910 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800f910:	b480      	push	{r7}
 800f912:	b085      	sub	sp, #20
 800f914:	af00      	add	r7, sp, #0
 800f916:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f918:	4b22      	ldr	r3, [pc, #136]	; (800f9a4 <SDMMC_GetCmdResp7+0x94>)
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	4a22      	ldr	r2, [pc, #136]	; (800f9a8 <SDMMC_GetCmdResp7+0x98>)
 800f91e:	fba2 2303 	umull	r2, r3, r2, r3
 800f922:	0a5b      	lsrs	r3, r3, #9
 800f924:	f241 3288 	movw	r2, #5000	; 0x1388
 800f928:	fb02 f303 	mul.w	r3, r2, r3
 800f92c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	1e5a      	subs	r2, r3, #1
 800f932:	60fa      	str	r2, [r7, #12]
 800f934:	2b00      	cmp	r3, #0
 800f936:	d102      	bne.n	800f93e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f938:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f93c:	e02c      	b.n	800f998 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f942:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f944:	68bb      	ldr	r3, [r7, #8]
 800f946:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d0ef      	beq.n	800f92e <SDMMC_GetCmdResp7+0x1e>
 800f94e:	68bb      	ldr	r3, [r7, #8]
 800f950:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f954:	2b00      	cmp	r3, #0
 800f956:	d1ea      	bne.n	800f92e <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f95c:	f003 0304 	and.w	r3, r3, #4
 800f960:	2b00      	cmp	r3, #0
 800f962:	d004      	beq.n	800f96e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	2204      	movs	r2, #4
 800f968:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f96a:	2304      	movs	r3, #4
 800f96c:	e014      	b.n	800f998 <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f972:	f003 0301 	and.w	r3, r3, #1
 800f976:	2b00      	cmp	r3, #0
 800f978:	d004      	beq.n	800f984 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	2201      	movs	r2, #1
 800f97e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f980:	2301      	movs	r3, #1
 800f982:	e009      	b.n	800f998 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d002      	beq.n	800f996 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	2240      	movs	r2, #64	; 0x40
 800f994:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800f996:	2300      	movs	r3, #0

}
 800f998:	4618      	mov	r0, r3
 800f99a:	3714      	adds	r7, #20
 800f99c:	46bd      	mov	sp, r7
 800f99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a2:	4770      	bx	lr
 800f9a4:	200000a4 	.word	0x200000a4
 800f9a8:	10624dd3 	.word	0x10624dd3

0800f9ac <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800f9ac:	b480      	push	{r7}
 800f9ae:	b085      	sub	sp, #20
 800f9b0:	af00      	add	r7, sp, #0
 800f9b2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f9b4:	4b11      	ldr	r3, [pc, #68]	; (800f9fc <SDMMC_GetCmdError+0x50>)
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	4a11      	ldr	r2, [pc, #68]	; (800fa00 <SDMMC_GetCmdError+0x54>)
 800f9ba:	fba2 2303 	umull	r2, r3, r2, r3
 800f9be:	0a5b      	lsrs	r3, r3, #9
 800f9c0:	f241 3288 	movw	r2, #5000	; 0x1388
 800f9c4:	fb02 f303 	mul.w	r3, r2, r3
 800f9c8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	1e5a      	subs	r2, r3, #1
 800f9ce:	60fa      	str	r2, [r7, #12]
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d102      	bne.n	800f9da <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f9d4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f9d8:	e009      	b.n	800f9ee <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f9de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d0f1      	beq.n	800f9ca <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	22c5      	movs	r2, #197	; 0xc5
 800f9ea:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 800f9ec:	2300      	movs	r3, #0
}
 800f9ee:	4618      	mov	r0, r3
 800f9f0:	3714      	adds	r7, #20
 800f9f2:	46bd      	mov	sp, r7
 800f9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9f8:	4770      	bx	lr
 800f9fa:	bf00      	nop
 800f9fc:	200000a4 	.word	0x200000a4
 800fa00:	10624dd3 	.word	0x10624dd3

0800fa04 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800fa04:	b084      	sub	sp, #16
 800fa06:	b580      	push	{r7, lr}
 800fa08:	b084      	sub	sp, #16
 800fa0a:	af00      	add	r7, sp, #0
 800fa0c:	6078      	str	r0, [r7, #4]
 800fa0e:	f107 001c 	add.w	r0, r7, #28
 800fa12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	68db      	ldr	r3, [r3, #12]
 800fa1a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800fa22:	6878      	ldr	r0, [r7, #4]
 800fa24:	f001 faf6 	bl	8011014 <USB_CoreReset>
 800fa28:	4603      	mov	r3, r0
 800fa2a:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800fa2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d106      	bne.n	800fa40 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fa36:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	639a      	str	r2, [r3, #56]	; 0x38
 800fa3e:	e005      	b.n	800fa4c <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fa44:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 800fa4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa4e:	4618      	mov	r0, r3
 800fa50:	3710      	adds	r7, #16
 800fa52:	46bd      	mov	sp, r7
 800fa54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800fa58:	b004      	add	sp, #16
 800fa5a:	4770      	bx	lr

0800fa5c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800fa5c:	b480      	push	{r7}
 800fa5e:	b087      	sub	sp, #28
 800fa60:	af00      	add	r7, sp, #0
 800fa62:	60f8      	str	r0, [r7, #12]
 800fa64:	60b9      	str	r1, [r7, #8]
 800fa66:	4613      	mov	r3, r2
 800fa68:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800fa6a:	79fb      	ldrb	r3, [r7, #7]
 800fa6c:	2b02      	cmp	r3, #2
 800fa6e:	d165      	bne.n	800fb3c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800fa70:	68bb      	ldr	r3, [r7, #8]
 800fa72:	4a3e      	ldr	r2, [pc, #248]	; (800fb6c <USB_SetTurnaroundTime+0x110>)
 800fa74:	4293      	cmp	r3, r2
 800fa76:	d906      	bls.n	800fa86 <USB_SetTurnaroundTime+0x2a>
 800fa78:	68bb      	ldr	r3, [r7, #8]
 800fa7a:	4a3d      	ldr	r2, [pc, #244]	; (800fb70 <USB_SetTurnaroundTime+0x114>)
 800fa7c:	4293      	cmp	r3, r2
 800fa7e:	d202      	bcs.n	800fa86 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800fa80:	230f      	movs	r3, #15
 800fa82:	617b      	str	r3, [r7, #20]
 800fa84:	e05c      	b.n	800fb40 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800fa86:	68bb      	ldr	r3, [r7, #8]
 800fa88:	4a39      	ldr	r2, [pc, #228]	; (800fb70 <USB_SetTurnaroundTime+0x114>)
 800fa8a:	4293      	cmp	r3, r2
 800fa8c:	d306      	bcc.n	800fa9c <USB_SetTurnaroundTime+0x40>
 800fa8e:	68bb      	ldr	r3, [r7, #8]
 800fa90:	4a38      	ldr	r2, [pc, #224]	; (800fb74 <USB_SetTurnaroundTime+0x118>)
 800fa92:	4293      	cmp	r3, r2
 800fa94:	d202      	bcs.n	800fa9c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800fa96:	230e      	movs	r3, #14
 800fa98:	617b      	str	r3, [r7, #20]
 800fa9a:	e051      	b.n	800fb40 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800fa9c:	68bb      	ldr	r3, [r7, #8]
 800fa9e:	4a35      	ldr	r2, [pc, #212]	; (800fb74 <USB_SetTurnaroundTime+0x118>)
 800faa0:	4293      	cmp	r3, r2
 800faa2:	d306      	bcc.n	800fab2 <USB_SetTurnaroundTime+0x56>
 800faa4:	68bb      	ldr	r3, [r7, #8]
 800faa6:	4a34      	ldr	r2, [pc, #208]	; (800fb78 <USB_SetTurnaroundTime+0x11c>)
 800faa8:	4293      	cmp	r3, r2
 800faaa:	d202      	bcs.n	800fab2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800faac:	230d      	movs	r3, #13
 800faae:	617b      	str	r3, [r7, #20]
 800fab0:	e046      	b.n	800fb40 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800fab2:	68bb      	ldr	r3, [r7, #8]
 800fab4:	4a30      	ldr	r2, [pc, #192]	; (800fb78 <USB_SetTurnaroundTime+0x11c>)
 800fab6:	4293      	cmp	r3, r2
 800fab8:	d306      	bcc.n	800fac8 <USB_SetTurnaroundTime+0x6c>
 800faba:	68bb      	ldr	r3, [r7, #8]
 800fabc:	4a2f      	ldr	r2, [pc, #188]	; (800fb7c <USB_SetTurnaroundTime+0x120>)
 800fabe:	4293      	cmp	r3, r2
 800fac0:	d802      	bhi.n	800fac8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800fac2:	230c      	movs	r3, #12
 800fac4:	617b      	str	r3, [r7, #20]
 800fac6:	e03b      	b.n	800fb40 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800fac8:	68bb      	ldr	r3, [r7, #8]
 800faca:	4a2c      	ldr	r2, [pc, #176]	; (800fb7c <USB_SetTurnaroundTime+0x120>)
 800facc:	4293      	cmp	r3, r2
 800face:	d906      	bls.n	800fade <USB_SetTurnaroundTime+0x82>
 800fad0:	68bb      	ldr	r3, [r7, #8]
 800fad2:	4a2b      	ldr	r2, [pc, #172]	; (800fb80 <USB_SetTurnaroundTime+0x124>)
 800fad4:	4293      	cmp	r3, r2
 800fad6:	d802      	bhi.n	800fade <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800fad8:	230b      	movs	r3, #11
 800fada:	617b      	str	r3, [r7, #20]
 800fadc:	e030      	b.n	800fb40 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800fade:	68bb      	ldr	r3, [r7, #8]
 800fae0:	4a27      	ldr	r2, [pc, #156]	; (800fb80 <USB_SetTurnaroundTime+0x124>)
 800fae2:	4293      	cmp	r3, r2
 800fae4:	d906      	bls.n	800faf4 <USB_SetTurnaroundTime+0x98>
 800fae6:	68bb      	ldr	r3, [r7, #8]
 800fae8:	4a26      	ldr	r2, [pc, #152]	; (800fb84 <USB_SetTurnaroundTime+0x128>)
 800faea:	4293      	cmp	r3, r2
 800faec:	d802      	bhi.n	800faf4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800faee:	230a      	movs	r3, #10
 800faf0:	617b      	str	r3, [r7, #20]
 800faf2:	e025      	b.n	800fb40 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800faf4:	68bb      	ldr	r3, [r7, #8]
 800faf6:	4a23      	ldr	r2, [pc, #140]	; (800fb84 <USB_SetTurnaroundTime+0x128>)
 800faf8:	4293      	cmp	r3, r2
 800fafa:	d906      	bls.n	800fb0a <USB_SetTurnaroundTime+0xae>
 800fafc:	68bb      	ldr	r3, [r7, #8]
 800fafe:	4a22      	ldr	r2, [pc, #136]	; (800fb88 <USB_SetTurnaroundTime+0x12c>)
 800fb00:	4293      	cmp	r3, r2
 800fb02:	d202      	bcs.n	800fb0a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800fb04:	2309      	movs	r3, #9
 800fb06:	617b      	str	r3, [r7, #20]
 800fb08:	e01a      	b.n	800fb40 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800fb0a:	68bb      	ldr	r3, [r7, #8]
 800fb0c:	4a1e      	ldr	r2, [pc, #120]	; (800fb88 <USB_SetTurnaroundTime+0x12c>)
 800fb0e:	4293      	cmp	r3, r2
 800fb10:	d306      	bcc.n	800fb20 <USB_SetTurnaroundTime+0xc4>
 800fb12:	68bb      	ldr	r3, [r7, #8]
 800fb14:	4a1d      	ldr	r2, [pc, #116]	; (800fb8c <USB_SetTurnaroundTime+0x130>)
 800fb16:	4293      	cmp	r3, r2
 800fb18:	d802      	bhi.n	800fb20 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800fb1a:	2308      	movs	r3, #8
 800fb1c:	617b      	str	r3, [r7, #20]
 800fb1e:	e00f      	b.n	800fb40 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800fb20:	68bb      	ldr	r3, [r7, #8]
 800fb22:	4a1a      	ldr	r2, [pc, #104]	; (800fb8c <USB_SetTurnaroundTime+0x130>)
 800fb24:	4293      	cmp	r3, r2
 800fb26:	d906      	bls.n	800fb36 <USB_SetTurnaroundTime+0xda>
 800fb28:	68bb      	ldr	r3, [r7, #8]
 800fb2a:	4a19      	ldr	r2, [pc, #100]	; (800fb90 <USB_SetTurnaroundTime+0x134>)
 800fb2c:	4293      	cmp	r3, r2
 800fb2e:	d202      	bcs.n	800fb36 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800fb30:	2307      	movs	r3, #7
 800fb32:	617b      	str	r3, [r7, #20]
 800fb34:	e004      	b.n	800fb40 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800fb36:	2306      	movs	r3, #6
 800fb38:	617b      	str	r3, [r7, #20]
 800fb3a:	e001      	b.n	800fb40 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800fb3c:	2309      	movs	r3, #9
 800fb3e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	68db      	ldr	r3, [r3, #12]
 800fb44:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800fb4c:	68fb      	ldr	r3, [r7, #12]
 800fb4e:	68da      	ldr	r2, [r3, #12]
 800fb50:	697b      	ldr	r3, [r7, #20]
 800fb52:	029b      	lsls	r3, r3, #10
 800fb54:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800fb58:	431a      	orrs	r2, r3
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800fb5e:	2300      	movs	r3, #0
}
 800fb60:	4618      	mov	r0, r3
 800fb62:	371c      	adds	r7, #28
 800fb64:	46bd      	mov	sp, r7
 800fb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb6a:	4770      	bx	lr
 800fb6c:	00d8acbf 	.word	0x00d8acbf
 800fb70:	00e4e1c0 	.word	0x00e4e1c0
 800fb74:	00f42400 	.word	0x00f42400
 800fb78:	01067380 	.word	0x01067380
 800fb7c:	011a499f 	.word	0x011a499f
 800fb80:	01312cff 	.word	0x01312cff
 800fb84:	014ca43f 	.word	0x014ca43f
 800fb88:	016e3600 	.word	0x016e3600
 800fb8c:	01a6ab1f 	.word	0x01a6ab1f
 800fb90:	01e84800 	.word	0x01e84800

0800fb94 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800fb94:	b480      	push	{r7}
 800fb96:	b083      	sub	sp, #12
 800fb98:	af00      	add	r7, sp, #0
 800fb9a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	689b      	ldr	r3, [r3, #8]
 800fba0:	f043 0201 	orr.w	r2, r3, #1
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800fba8:	2300      	movs	r3, #0
}
 800fbaa:	4618      	mov	r0, r3
 800fbac:	370c      	adds	r7, #12
 800fbae:	46bd      	mov	sp, r7
 800fbb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb4:	4770      	bx	lr

0800fbb6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800fbb6:	b480      	push	{r7}
 800fbb8:	b083      	sub	sp, #12
 800fbba:	af00      	add	r7, sp, #0
 800fbbc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	689b      	ldr	r3, [r3, #8]
 800fbc2:	f023 0201 	bic.w	r2, r3, #1
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800fbca:	2300      	movs	r3, #0
}
 800fbcc:	4618      	mov	r0, r3
 800fbce:	370c      	adds	r7, #12
 800fbd0:	46bd      	mov	sp, r7
 800fbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd6:	4770      	bx	lr

0800fbd8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800fbd8:	b580      	push	{r7, lr}
 800fbda:	b084      	sub	sp, #16
 800fbdc:	af00      	add	r7, sp, #0
 800fbde:	6078      	str	r0, [r7, #4]
 800fbe0:	460b      	mov	r3, r1
 800fbe2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800fbe4:	2300      	movs	r3, #0
 800fbe6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	68db      	ldr	r3, [r3, #12]
 800fbec:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800fbf4:	78fb      	ldrb	r3, [r7, #3]
 800fbf6:	2b01      	cmp	r3, #1
 800fbf8:	d115      	bne.n	800fc26 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	68db      	ldr	r3, [r3, #12]
 800fbfe:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800fc06:	2001      	movs	r0, #1
 800fc08:	f7f6 fea6 	bl	8006958 <HAL_Delay>
      ms++;
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	3301      	adds	r3, #1
 800fc10:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800fc12:	6878      	ldr	r0, [r7, #4]
 800fc14:	f001 f985 	bl	8010f22 <USB_GetMode>
 800fc18:	4603      	mov	r3, r0
 800fc1a:	2b01      	cmp	r3, #1
 800fc1c:	d01e      	beq.n	800fc5c <USB_SetCurrentMode+0x84>
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	2b31      	cmp	r3, #49	; 0x31
 800fc22:	d9f0      	bls.n	800fc06 <USB_SetCurrentMode+0x2e>
 800fc24:	e01a      	b.n	800fc5c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800fc26:	78fb      	ldrb	r3, [r7, #3]
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	d115      	bne.n	800fc58 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	68db      	ldr	r3, [r3, #12]
 800fc30:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800fc38:	2001      	movs	r0, #1
 800fc3a:	f7f6 fe8d 	bl	8006958 <HAL_Delay>
      ms++;
 800fc3e:	68fb      	ldr	r3, [r7, #12]
 800fc40:	3301      	adds	r3, #1
 800fc42:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800fc44:	6878      	ldr	r0, [r7, #4]
 800fc46:	f001 f96c 	bl	8010f22 <USB_GetMode>
 800fc4a:	4603      	mov	r3, r0
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d005      	beq.n	800fc5c <USB_SetCurrentMode+0x84>
 800fc50:	68fb      	ldr	r3, [r7, #12]
 800fc52:	2b31      	cmp	r3, #49	; 0x31
 800fc54:	d9f0      	bls.n	800fc38 <USB_SetCurrentMode+0x60>
 800fc56:	e001      	b.n	800fc5c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800fc58:	2301      	movs	r3, #1
 800fc5a:	e005      	b.n	800fc68 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	2b32      	cmp	r3, #50	; 0x32
 800fc60:	d101      	bne.n	800fc66 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800fc62:	2301      	movs	r3, #1
 800fc64:	e000      	b.n	800fc68 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800fc66:	2300      	movs	r3, #0
}
 800fc68:	4618      	mov	r0, r3
 800fc6a:	3710      	adds	r7, #16
 800fc6c:	46bd      	mov	sp, r7
 800fc6e:	bd80      	pop	{r7, pc}

0800fc70 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800fc70:	b084      	sub	sp, #16
 800fc72:	b580      	push	{r7, lr}
 800fc74:	b086      	sub	sp, #24
 800fc76:	af00      	add	r7, sp, #0
 800fc78:	6078      	str	r0, [r7, #4]
 800fc7a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800fc7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800fc82:	2300      	movs	r3, #0
 800fc84:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800fc8a:	2300      	movs	r3, #0
 800fc8c:	613b      	str	r3, [r7, #16]
 800fc8e:	e009      	b.n	800fca4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800fc90:	687a      	ldr	r2, [r7, #4]
 800fc92:	693b      	ldr	r3, [r7, #16]
 800fc94:	3340      	adds	r3, #64	; 0x40
 800fc96:	009b      	lsls	r3, r3, #2
 800fc98:	4413      	add	r3, r2
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800fc9e:	693b      	ldr	r3, [r7, #16]
 800fca0:	3301      	adds	r3, #1
 800fca2:	613b      	str	r3, [r7, #16]
 800fca4:	693b      	ldr	r3, [r7, #16]
 800fca6:	2b0e      	cmp	r3, #14
 800fca8:	d9f2      	bls.n	800fc90 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800fcaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d11c      	bne.n	800fcea <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fcb6:	685b      	ldr	r3, [r3, #4]
 800fcb8:	68fa      	ldr	r2, [r7, #12]
 800fcba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fcbe:	f043 0302 	orr.w	r3, r3, #2
 800fcc2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fcc8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	601a      	str	r2, [r3, #0]
 800fce8:	e005      	b.n	800fcf6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fcee:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800fcfc:	461a      	mov	r2, r3
 800fcfe:	2300      	movs	r3, #0
 800fd00:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fd08:	4619      	mov	r1, r3
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fd10:	461a      	mov	r2, r3
 800fd12:	680b      	ldr	r3, [r1, #0]
 800fd14:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800fd16:	2103      	movs	r1, #3
 800fd18:	6878      	ldr	r0, [r7, #4]
 800fd1a:	f000 f959 	bl	800ffd0 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800fd1e:	2110      	movs	r1, #16
 800fd20:	6878      	ldr	r0, [r7, #4]
 800fd22:	f000 f8f1 	bl	800ff08 <USB_FlushTxFifo>
 800fd26:	4603      	mov	r3, r0
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d001      	beq.n	800fd30 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 800fd2c:	2301      	movs	r3, #1
 800fd2e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800fd30:	6878      	ldr	r0, [r7, #4]
 800fd32:	f000 f91d 	bl	800ff70 <USB_FlushRxFifo>
 800fd36:	4603      	mov	r3, r0
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d001      	beq.n	800fd40 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 800fd3c:	2301      	movs	r3, #1
 800fd3e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fd46:	461a      	mov	r2, r3
 800fd48:	2300      	movs	r3, #0
 800fd4a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800fd4c:	68fb      	ldr	r3, [r7, #12]
 800fd4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fd52:	461a      	mov	r2, r3
 800fd54:	2300      	movs	r3, #0
 800fd56:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800fd58:	68fb      	ldr	r3, [r7, #12]
 800fd5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fd5e:	461a      	mov	r2, r3
 800fd60:	2300      	movs	r3, #0
 800fd62:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fd64:	2300      	movs	r3, #0
 800fd66:	613b      	str	r3, [r7, #16]
 800fd68:	e043      	b.n	800fdf2 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800fd6a:	693b      	ldr	r3, [r7, #16]
 800fd6c:	015a      	lsls	r2, r3, #5
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	4413      	add	r3, r2
 800fd72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd76:	681b      	ldr	r3, [r3, #0]
 800fd78:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fd7c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fd80:	d118      	bne.n	800fdb4 <USB_DevInit+0x144>
    {
      if (i == 0U)
 800fd82:	693b      	ldr	r3, [r7, #16]
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	d10a      	bne.n	800fd9e <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800fd88:	693b      	ldr	r3, [r7, #16]
 800fd8a:	015a      	lsls	r2, r3, #5
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	4413      	add	r3, r2
 800fd90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd94:	461a      	mov	r2, r3
 800fd96:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800fd9a:	6013      	str	r3, [r2, #0]
 800fd9c:	e013      	b.n	800fdc6 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800fd9e:	693b      	ldr	r3, [r7, #16]
 800fda0:	015a      	lsls	r2, r3, #5
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	4413      	add	r3, r2
 800fda6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdaa:	461a      	mov	r2, r3
 800fdac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800fdb0:	6013      	str	r3, [r2, #0]
 800fdb2:	e008      	b.n	800fdc6 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800fdb4:	693b      	ldr	r3, [r7, #16]
 800fdb6:	015a      	lsls	r2, r3, #5
 800fdb8:	68fb      	ldr	r3, [r7, #12]
 800fdba:	4413      	add	r3, r2
 800fdbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdc0:	461a      	mov	r2, r3
 800fdc2:	2300      	movs	r3, #0
 800fdc4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800fdc6:	693b      	ldr	r3, [r7, #16]
 800fdc8:	015a      	lsls	r2, r3, #5
 800fdca:	68fb      	ldr	r3, [r7, #12]
 800fdcc:	4413      	add	r3, r2
 800fdce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdd2:	461a      	mov	r2, r3
 800fdd4:	2300      	movs	r3, #0
 800fdd6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800fdd8:	693b      	ldr	r3, [r7, #16]
 800fdda:	015a      	lsls	r2, r3, #5
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	4413      	add	r3, r2
 800fde0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fde4:	461a      	mov	r2, r3
 800fde6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800fdea:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fdec:	693b      	ldr	r3, [r7, #16]
 800fdee:	3301      	adds	r3, #1
 800fdf0:	613b      	str	r3, [r7, #16]
 800fdf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdf4:	693a      	ldr	r2, [r7, #16]
 800fdf6:	429a      	cmp	r2, r3
 800fdf8:	d3b7      	bcc.n	800fd6a <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fdfa:	2300      	movs	r3, #0
 800fdfc:	613b      	str	r3, [r7, #16]
 800fdfe:	e043      	b.n	800fe88 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fe00:	693b      	ldr	r3, [r7, #16]
 800fe02:	015a      	lsls	r2, r3, #5
 800fe04:	68fb      	ldr	r3, [r7, #12]
 800fe06:	4413      	add	r3, r2
 800fe08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe0c:	681b      	ldr	r3, [r3, #0]
 800fe0e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fe12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fe16:	d118      	bne.n	800fe4a <USB_DevInit+0x1da>
    {
      if (i == 0U)
 800fe18:	693b      	ldr	r3, [r7, #16]
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d10a      	bne.n	800fe34 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800fe1e:	693b      	ldr	r3, [r7, #16]
 800fe20:	015a      	lsls	r2, r3, #5
 800fe22:	68fb      	ldr	r3, [r7, #12]
 800fe24:	4413      	add	r3, r2
 800fe26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe2a:	461a      	mov	r2, r3
 800fe2c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800fe30:	6013      	str	r3, [r2, #0]
 800fe32:	e013      	b.n	800fe5c <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800fe34:	693b      	ldr	r3, [r7, #16]
 800fe36:	015a      	lsls	r2, r3, #5
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	4413      	add	r3, r2
 800fe3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe40:	461a      	mov	r2, r3
 800fe42:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800fe46:	6013      	str	r3, [r2, #0]
 800fe48:	e008      	b.n	800fe5c <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800fe4a:	693b      	ldr	r3, [r7, #16]
 800fe4c:	015a      	lsls	r2, r3, #5
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	4413      	add	r3, r2
 800fe52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe56:	461a      	mov	r2, r3
 800fe58:	2300      	movs	r3, #0
 800fe5a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800fe5c:	693b      	ldr	r3, [r7, #16]
 800fe5e:	015a      	lsls	r2, r3, #5
 800fe60:	68fb      	ldr	r3, [r7, #12]
 800fe62:	4413      	add	r3, r2
 800fe64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe68:	461a      	mov	r2, r3
 800fe6a:	2300      	movs	r3, #0
 800fe6c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800fe6e:	693b      	ldr	r3, [r7, #16]
 800fe70:	015a      	lsls	r2, r3, #5
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	4413      	add	r3, r2
 800fe76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe7a:	461a      	mov	r2, r3
 800fe7c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800fe80:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fe82:	693b      	ldr	r3, [r7, #16]
 800fe84:	3301      	adds	r3, #1
 800fe86:	613b      	str	r3, [r7, #16]
 800fe88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe8a:	693a      	ldr	r2, [r7, #16]
 800fe8c:	429a      	cmp	r2, r3
 800fe8e:	d3b7      	bcc.n	800fe00 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800fe90:	68fb      	ldr	r3, [r7, #12]
 800fe92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fe96:	691b      	ldr	r3, [r3, #16]
 800fe98:	68fa      	ldr	r2, [r7, #12]
 800fe9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fe9e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fea2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	2200      	movs	r2, #0
 800fea8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800feb0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	699b      	ldr	r3, [r3, #24]
 800feb6:	f043 0210 	orr.w	r2, r3, #16
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	699a      	ldr	r2, [r3, #24]
 800fec2:	4b10      	ldr	r3, [pc, #64]	; (800ff04 <USB_DevInit+0x294>)
 800fec4:	4313      	orrs	r3, r2
 800fec6:	687a      	ldr	r2, [r7, #4]
 800fec8:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800feca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d005      	beq.n	800fedc <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	699b      	ldr	r3, [r3, #24]
 800fed4:	f043 0208 	orr.w	r2, r3, #8
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800fedc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fede:	2b01      	cmp	r3, #1
 800fee0:	d107      	bne.n	800fef2 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	699b      	ldr	r3, [r3, #24]
 800fee6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800feea:	f043 0304 	orr.w	r3, r3, #4
 800feee:	687a      	ldr	r2, [r7, #4]
 800fef0:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800fef2:	7dfb      	ldrb	r3, [r7, #23]
}
 800fef4:	4618      	mov	r0, r3
 800fef6:	3718      	adds	r7, #24
 800fef8:	46bd      	mov	sp, r7
 800fefa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800fefe:	b004      	add	sp, #16
 800ff00:	4770      	bx	lr
 800ff02:	bf00      	nop
 800ff04:	803c3800 	.word	0x803c3800

0800ff08 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ff08:	b480      	push	{r7}
 800ff0a:	b085      	sub	sp, #20
 800ff0c:	af00      	add	r7, sp, #0
 800ff0e:	6078      	str	r0, [r7, #4]
 800ff10:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ff12:	2300      	movs	r3, #0
 800ff14:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ff16:	68fb      	ldr	r3, [r7, #12]
 800ff18:	3301      	adds	r3, #1
 800ff1a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	4a13      	ldr	r2, [pc, #76]	; (800ff6c <USB_FlushTxFifo+0x64>)
 800ff20:	4293      	cmp	r3, r2
 800ff22:	d901      	bls.n	800ff28 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800ff24:	2303      	movs	r3, #3
 800ff26:	e01b      	b.n	800ff60 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	691b      	ldr	r3, [r3, #16]
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	daf2      	bge.n	800ff16 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800ff30:	2300      	movs	r3, #0
 800ff32:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ff34:	683b      	ldr	r3, [r7, #0]
 800ff36:	019b      	lsls	r3, r3, #6
 800ff38:	f043 0220 	orr.w	r2, r3, #32
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	3301      	adds	r3, #1
 800ff44:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	4a08      	ldr	r2, [pc, #32]	; (800ff6c <USB_FlushTxFifo+0x64>)
 800ff4a:	4293      	cmp	r3, r2
 800ff4c:	d901      	bls.n	800ff52 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800ff4e:	2303      	movs	r3, #3
 800ff50:	e006      	b.n	800ff60 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	691b      	ldr	r3, [r3, #16]
 800ff56:	f003 0320 	and.w	r3, r3, #32
 800ff5a:	2b20      	cmp	r3, #32
 800ff5c:	d0f0      	beq.n	800ff40 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800ff5e:	2300      	movs	r3, #0
}
 800ff60:	4618      	mov	r0, r3
 800ff62:	3714      	adds	r7, #20
 800ff64:	46bd      	mov	sp, r7
 800ff66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff6a:	4770      	bx	lr
 800ff6c:	00030d40 	.word	0x00030d40

0800ff70 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ff70:	b480      	push	{r7}
 800ff72:	b085      	sub	sp, #20
 800ff74:	af00      	add	r7, sp, #0
 800ff76:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ff78:	2300      	movs	r3, #0
 800ff7a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ff7c:	68fb      	ldr	r3, [r7, #12]
 800ff7e:	3301      	adds	r3, #1
 800ff80:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	4a11      	ldr	r2, [pc, #68]	; (800ffcc <USB_FlushRxFifo+0x5c>)
 800ff86:	4293      	cmp	r3, r2
 800ff88:	d901      	bls.n	800ff8e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800ff8a:	2303      	movs	r3, #3
 800ff8c:	e018      	b.n	800ffc0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	691b      	ldr	r3, [r3, #16]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	daf2      	bge.n	800ff7c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800ff96:	2300      	movs	r3, #0
 800ff98:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	2210      	movs	r2, #16
 800ff9e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ffa0:	68fb      	ldr	r3, [r7, #12]
 800ffa2:	3301      	adds	r3, #1
 800ffa4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	4a08      	ldr	r2, [pc, #32]	; (800ffcc <USB_FlushRxFifo+0x5c>)
 800ffaa:	4293      	cmp	r3, r2
 800ffac:	d901      	bls.n	800ffb2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800ffae:	2303      	movs	r3, #3
 800ffb0:	e006      	b.n	800ffc0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	691b      	ldr	r3, [r3, #16]
 800ffb6:	f003 0310 	and.w	r3, r3, #16
 800ffba:	2b10      	cmp	r3, #16
 800ffbc:	d0f0      	beq.n	800ffa0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800ffbe:	2300      	movs	r3, #0
}
 800ffc0:	4618      	mov	r0, r3
 800ffc2:	3714      	adds	r7, #20
 800ffc4:	46bd      	mov	sp, r7
 800ffc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffca:	4770      	bx	lr
 800ffcc:	00030d40 	.word	0x00030d40

0800ffd0 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ffd0:	b480      	push	{r7}
 800ffd2:	b085      	sub	sp, #20
 800ffd4:	af00      	add	r7, sp, #0
 800ffd6:	6078      	str	r0, [r7, #4]
 800ffd8:	460b      	mov	r3, r1
 800ffda:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ffe0:	68fb      	ldr	r3, [r7, #12]
 800ffe2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ffe6:	681a      	ldr	r2, [r3, #0]
 800ffe8:	78fb      	ldrb	r3, [r7, #3]
 800ffea:	68f9      	ldr	r1, [r7, #12]
 800ffec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fff0:	4313      	orrs	r3, r2
 800fff2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800fff4:	2300      	movs	r3, #0
}
 800fff6:	4618      	mov	r0, r3
 800fff8:	3714      	adds	r7, #20
 800fffa:	46bd      	mov	sp, r7
 800fffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010000:	4770      	bx	lr

08010002 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8010002:	b480      	push	{r7}
 8010004:	b087      	sub	sp, #28
 8010006:	af00      	add	r7, sp, #0
 8010008:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 801000e:	693b      	ldr	r3, [r7, #16]
 8010010:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010014:	689b      	ldr	r3, [r3, #8]
 8010016:	f003 0306 	and.w	r3, r3, #6
 801001a:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	2b02      	cmp	r3, #2
 8010020:	d002      	beq.n	8010028 <USB_GetDevSpeed+0x26>
 8010022:	68fb      	ldr	r3, [r7, #12]
 8010024:	2b06      	cmp	r3, #6
 8010026:	d102      	bne.n	801002e <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8010028:	2302      	movs	r3, #2
 801002a:	75fb      	strb	r3, [r7, #23]
 801002c:	e001      	b.n	8010032 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 801002e:	230f      	movs	r3, #15
 8010030:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8010032:	7dfb      	ldrb	r3, [r7, #23]
}
 8010034:	4618      	mov	r0, r3
 8010036:	371c      	adds	r7, #28
 8010038:	46bd      	mov	sp, r7
 801003a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801003e:	4770      	bx	lr

08010040 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010040:	b480      	push	{r7}
 8010042:	b085      	sub	sp, #20
 8010044:	af00      	add	r7, sp, #0
 8010046:	6078      	str	r0, [r7, #4]
 8010048:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801004e:	683b      	ldr	r3, [r7, #0]
 8010050:	781b      	ldrb	r3, [r3, #0]
 8010052:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8010054:	683b      	ldr	r3, [r7, #0]
 8010056:	785b      	ldrb	r3, [r3, #1]
 8010058:	2b01      	cmp	r3, #1
 801005a:	d13a      	bne.n	80100d2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010062:	69da      	ldr	r2, [r3, #28]
 8010064:	683b      	ldr	r3, [r7, #0]
 8010066:	781b      	ldrb	r3, [r3, #0]
 8010068:	f003 030f 	and.w	r3, r3, #15
 801006c:	2101      	movs	r1, #1
 801006e:	fa01 f303 	lsl.w	r3, r1, r3
 8010072:	b29b      	uxth	r3, r3
 8010074:	68f9      	ldr	r1, [r7, #12]
 8010076:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801007a:	4313      	orrs	r3, r2
 801007c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801007e:	68bb      	ldr	r3, [r7, #8]
 8010080:	015a      	lsls	r2, r3, #5
 8010082:	68fb      	ldr	r3, [r7, #12]
 8010084:	4413      	add	r3, r2
 8010086:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010090:	2b00      	cmp	r3, #0
 8010092:	d155      	bne.n	8010140 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010094:	68bb      	ldr	r3, [r7, #8]
 8010096:	015a      	lsls	r2, r3, #5
 8010098:	68fb      	ldr	r3, [r7, #12]
 801009a:	4413      	add	r3, r2
 801009c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80100a0:	681a      	ldr	r2, [r3, #0]
 80100a2:	683b      	ldr	r3, [r7, #0]
 80100a4:	68db      	ldr	r3, [r3, #12]
 80100a6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80100aa:	683b      	ldr	r3, [r7, #0]
 80100ac:	791b      	ldrb	r3, [r3, #4]
 80100ae:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80100b0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80100b2:	68bb      	ldr	r3, [r7, #8]
 80100b4:	059b      	lsls	r3, r3, #22
 80100b6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80100b8:	4313      	orrs	r3, r2
 80100ba:	68ba      	ldr	r2, [r7, #8]
 80100bc:	0151      	lsls	r1, r2, #5
 80100be:	68fa      	ldr	r2, [r7, #12]
 80100c0:	440a      	add	r2, r1
 80100c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80100c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80100ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80100ce:	6013      	str	r3, [r2, #0]
 80100d0:	e036      	b.n	8010140 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80100d8:	69da      	ldr	r2, [r3, #28]
 80100da:	683b      	ldr	r3, [r7, #0]
 80100dc:	781b      	ldrb	r3, [r3, #0]
 80100de:	f003 030f 	and.w	r3, r3, #15
 80100e2:	2101      	movs	r1, #1
 80100e4:	fa01 f303 	lsl.w	r3, r1, r3
 80100e8:	041b      	lsls	r3, r3, #16
 80100ea:	68f9      	ldr	r1, [r7, #12]
 80100ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80100f0:	4313      	orrs	r3, r2
 80100f2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80100f4:	68bb      	ldr	r3, [r7, #8]
 80100f6:	015a      	lsls	r2, r3, #5
 80100f8:	68fb      	ldr	r3, [r7, #12]
 80100fa:	4413      	add	r3, r2
 80100fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010100:	681b      	ldr	r3, [r3, #0]
 8010102:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010106:	2b00      	cmp	r3, #0
 8010108:	d11a      	bne.n	8010140 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801010a:	68bb      	ldr	r3, [r7, #8]
 801010c:	015a      	lsls	r2, r3, #5
 801010e:	68fb      	ldr	r3, [r7, #12]
 8010110:	4413      	add	r3, r2
 8010112:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010116:	681a      	ldr	r2, [r3, #0]
 8010118:	683b      	ldr	r3, [r7, #0]
 801011a:	68db      	ldr	r3, [r3, #12]
 801011c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8010120:	683b      	ldr	r3, [r7, #0]
 8010122:	791b      	ldrb	r3, [r3, #4]
 8010124:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8010126:	430b      	orrs	r3, r1
 8010128:	4313      	orrs	r3, r2
 801012a:	68ba      	ldr	r2, [r7, #8]
 801012c:	0151      	lsls	r1, r2, #5
 801012e:	68fa      	ldr	r2, [r7, #12]
 8010130:	440a      	add	r2, r1
 8010132:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010136:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801013a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801013e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8010140:	2300      	movs	r3, #0
}
 8010142:	4618      	mov	r0, r3
 8010144:	3714      	adds	r7, #20
 8010146:	46bd      	mov	sp, r7
 8010148:	f85d 7b04 	ldr.w	r7, [sp], #4
 801014c:	4770      	bx	lr
	...

08010150 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010150:	b480      	push	{r7}
 8010152:	b085      	sub	sp, #20
 8010154:	af00      	add	r7, sp, #0
 8010156:	6078      	str	r0, [r7, #4]
 8010158:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801015e:	683b      	ldr	r3, [r7, #0]
 8010160:	781b      	ldrb	r3, [r3, #0]
 8010162:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8010164:	683b      	ldr	r3, [r7, #0]
 8010166:	785b      	ldrb	r3, [r3, #1]
 8010168:	2b01      	cmp	r3, #1
 801016a:	d161      	bne.n	8010230 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801016c:	68bb      	ldr	r3, [r7, #8]
 801016e:	015a      	lsls	r2, r3, #5
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	4413      	add	r3, r2
 8010174:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801017e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010182:	d11f      	bne.n	80101c4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8010184:	68bb      	ldr	r3, [r7, #8]
 8010186:	015a      	lsls	r2, r3, #5
 8010188:	68fb      	ldr	r3, [r7, #12]
 801018a:	4413      	add	r3, r2
 801018c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	68ba      	ldr	r2, [r7, #8]
 8010194:	0151      	lsls	r1, r2, #5
 8010196:	68fa      	ldr	r2, [r7, #12]
 8010198:	440a      	add	r2, r1
 801019a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801019e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80101a2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80101a4:	68bb      	ldr	r3, [r7, #8]
 80101a6:	015a      	lsls	r2, r3, #5
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	4413      	add	r3, r2
 80101ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80101b0:	681b      	ldr	r3, [r3, #0]
 80101b2:	68ba      	ldr	r2, [r7, #8]
 80101b4:	0151      	lsls	r1, r2, #5
 80101b6:	68fa      	ldr	r2, [r7, #12]
 80101b8:	440a      	add	r2, r1
 80101ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80101be:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80101c2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80101c4:	68fb      	ldr	r3, [r7, #12]
 80101c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80101ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80101cc:	683b      	ldr	r3, [r7, #0]
 80101ce:	781b      	ldrb	r3, [r3, #0]
 80101d0:	f003 030f 	and.w	r3, r3, #15
 80101d4:	2101      	movs	r1, #1
 80101d6:	fa01 f303 	lsl.w	r3, r1, r3
 80101da:	b29b      	uxth	r3, r3
 80101dc:	43db      	mvns	r3, r3
 80101de:	68f9      	ldr	r1, [r7, #12]
 80101e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80101e4:	4013      	ands	r3, r2
 80101e6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80101e8:	68fb      	ldr	r3, [r7, #12]
 80101ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80101ee:	69da      	ldr	r2, [r3, #28]
 80101f0:	683b      	ldr	r3, [r7, #0]
 80101f2:	781b      	ldrb	r3, [r3, #0]
 80101f4:	f003 030f 	and.w	r3, r3, #15
 80101f8:	2101      	movs	r1, #1
 80101fa:	fa01 f303 	lsl.w	r3, r1, r3
 80101fe:	b29b      	uxth	r3, r3
 8010200:	43db      	mvns	r3, r3
 8010202:	68f9      	ldr	r1, [r7, #12]
 8010204:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010208:	4013      	ands	r3, r2
 801020a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 801020c:	68bb      	ldr	r3, [r7, #8]
 801020e:	015a      	lsls	r2, r3, #5
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	4413      	add	r3, r2
 8010214:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010218:	681a      	ldr	r2, [r3, #0]
 801021a:	68bb      	ldr	r3, [r7, #8]
 801021c:	0159      	lsls	r1, r3, #5
 801021e:	68fb      	ldr	r3, [r7, #12]
 8010220:	440b      	add	r3, r1
 8010222:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010226:	4619      	mov	r1, r3
 8010228:	4b35      	ldr	r3, [pc, #212]	; (8010300 <USB_DeactivateEndpoint+0x1b0>)
 801022a:	4013      	ands	r3, r2
 801022c:	600b      	str	r3, [r1, #0]
 801022e:	e060      	b.n	80102f2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010230:	68bb      	ldr	r3, [r7, #8]
 8010232:	015a      	lsls	r2, r3, #5
 8010234:	68fb      	ldr	r3, [r7, #12]
 8010236:	4413      	add	r3, r2
 8010238:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801023c:	681b      	ldr	r3, [r3, #0]
 801023e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010242:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010246:	d11f      	bne.n	8010288 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8010248:	68bb      	ldr	r3, [r7, #8]
 801024a:	015a      	lsls	r2, r3, #5
 801024c:	68fb      	ldr	r3, [r7, #12]
 801024e:	4413      	add	r3, r2
 8010250:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	68ba      	ldr	r2, [r7, #8]
 8010258:	0151      	lsls	r1, r2, #5
 801025a:	68fa      	ldr	r2, [r7, #12]
 801025c:	440a      	add	r2, r1
 801025e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010262:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8010266:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8010268:	68bb      	ldr	r3, [r7, #8]
 801026a:	015a      	lsls	r2, r3, #5
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	4413      	add	r3, r2
 8010270:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	68ba      	ldr	r2, [r7, #8]
 8010278:	0151      	lsls	r1, r2, #5
 801027a:	68fa      	ldr	r2, [r7, #12]
 801027c:	440a      	add	r2, r1
 801027e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010282:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010286:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8010288:	68fb      	ldr	r3, [r7, #12]
 801028a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801028e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8010290:	683b      	ldr	r3, [r7, #0]
 8010292:	781b      	ldrb	r3, [r3, #0]
 8010294:	f003 030f 	and.w	r3, r3, #15
 8010298:	2101      	movs	r1, #1
 801029a:	fa01 f303 	lsl.w	r3, r1, r3
 801029e:	041b      	lsls	r3, r3, #16
 80102a0:	43db      	mvns	r3, r3
 80102a2:	68f9      	ldr	r1, [r7, #12]
 80102a4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80102a8:	4013      	ands	r3, r2
 80102aa:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80102ac:	68fb      	ldr	r3, [r7, #12]
 80102ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80102b2:	69da      	ldr	r2, [r3, #28]
 80102b4:	683b      	ldr	r3, [r7, #0]
 80102b6:	781b      	ldrb	r3, [r3, #0]
 80102b8:	f003 030f 	and.w	r3, r3, #15
 80102bc:	2101      	movs	r1, #1
 80102be:	fa01 f303 	lsl.w	r3, r1, r3
 80102c2:	041b      	lsls	r3, r3, #16
 80102c4:	43db      	mvns	r3, r3
 80102c6:	68f9      	ldr	r1, [r7, #12]
 80102c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80102cc:	4013      	ands	r3, r2
 80102ce:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80102d0:	68bb      	ldr	r3, [r7, #8]
 80102d2:	015a      	lsls	r2, r3, #5
 80102d4:	68fb      	ldr	r3, [r7, #12]
 80102d6:	4413      	add	r3, r2
 80102d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80102dc:	681a      	ldr	r2, [r3, #0]
 80102de:	68bb      	ldr	r3, [r7, #8]
 80102e0:	0159      	lsls	r1, r3, #5
 80102e2:	68fb      	ldr	r3, [r7, #12]
 80102e4:	440b      	add	r3, r1
 80102e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80102ea:	4619      	mov	r1, r3
 80102ec:	4b05      	ldr	r3, [pc, #20]	; (8010304 <USB_DeactivateEndpoint+0x1b4>)
 80102ee:	4013      	ands	r3, r2
 80102f0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80102f2:	2300      	movs	r3, #0
}
 80102f4:	4618      	mov	r0, r3
 80102f6:	3714      	adds	r7, #20
 80102f8:	46bd      	mov	sp, r7
 80102fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102fe:	4770      	bx	lr
 8010300:	ec337800 	.word	0xec337800
 8010304:	eff37800 	.word	0xeff37800

08010308 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010308:	b580      	push	{r7, lr}
 801030a:	b086      	sub	sp, #24
 801030c:	af00      	add	r7, sp, #0
 801030e:	6078      	str	r0, [r7, #4]
 8010310:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8010316:	683b      	ldr	r3, [r7, #0]
 8010318:	781b      	ldrb	r3, [r3, #0]
 801031a:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 801031c:	683b      	ldr	r3, [r7, #0]
 801031e:	785b      	ldrb	r3, [r3, #1]
 8010320:	2b01      	cmp	r3, #1
 8010322:	f040 810a 	bne.w	801053a <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8010326:	683b      	ldr	r3, [r7, #0]
 8010328:	699b      	ldr	r3, [r3, #24]
 801032a:	2b00      	cmp	r3, #0
 801032c:	d132      	bne.n	8010394 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801032e:	693b      	ldr	r3, [r7, #16]
 8010330:	015a      	lsls	r2, r3, #5
 8010332:	697b      	ldr	r3, [r7, #20]
 8010334:	4413      	add	r3, r2
 8010336:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801033a:	691b      	ldr	r3, [r3, #16]
 801033c:	693a      	ldr	r2, [r7, #16]
 801033e:	0151      	lsls	r1, r2, #5
 8010340:	697a      	ldr	r2, [r7, #20]
 8010342:	440a      	add	r2, r1
 8010344:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010348:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801034c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010350:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8010352:	693b      	ldr	r3, [r7, #16]
 8010354:	015a      	lsls	r2, r3, #5
 8010356:	697b      	ldr	r3, [r7, #20]
 8010358:	4413      	add	r3, r2
 801035a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801035e:	691b      	ldr	r3, [r3, #16]
 8010360:	693a      	ldr	r2, [r7, #16]
 8010362:	0151      	lsls	r1, r2, #5
 8010364:	697a      	ldr	r2, [r7, #20]
 8010366:	440a      	add	r2, r1
 8010368:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801036c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010370:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010372:	693b      	ldr	r3, [r7, #16]
 8010374:	015a      	lsls	r2, r3, #5
 8010376:	697b      	ldr	r3, [r7, #20]
 8010378:	4413      	add	r3, r2
 801037a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801037e:	691b      	ldr	r3, [r3, #16]
 8010380:	693a      	ldr	r2, [r7, #16]
 8010382:	0151      	lsls	r1, r2, #5
 8010384:	697a      	ldr	r2, [r7, #20]
 8010386:	440a      	add	r2, r1
 8010388:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801038c:	0cdb      	lsrs	r3, r3, #19
 801038e:	04db      	lsls	r3, r3, #19
 8010390:	6113      	str	r3, [r2, #16]
 8010392:	e074      	b.n	801047e <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010394:	693b      	ldr	r3, [r7, #16]
 8010396:	015a      	lsls	r2, r3, #5
 8010398:	697b      	ldr	r3, [r7, #20]
 801039a:	4413      	add	r3, r2
 801039c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80103a0:	691b      	ldr	r3, [r3, #16]
 80103a2:	693a      	ldr	r2, [r7, #16]
 80103a4:	0151      	lsls	r1, r2, #5
 80103a6:	697a      	ldr	r2, [r7, #20]
 80103a8:	440a      	add	r2, r1
 80103aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80103ae:	0cdb      	lsrs	r3, r3, #19
 80103b0:	04db      	lsls	r3, r3, #19
 80103b2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80103b4:	693b      	ldr	r3, [r7, #16]
 80103b6:	015a      	lsls	r2, r3, #5
 80103b8:	697b      	ldr	r3, [r7, #20]
 80103ba:	4413      	add	r3, r2
 80103bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80103c0:	691b      	ldr	r3, [r3, #16]
 80103c2:	693a      	ldr	r2, [r7, #16]
 80103c4:	0151      	lsls	r1, r2, #5
 80103c6:	697a      	ldr	r2, [r7, #20]
 80103c8:	440a      	add	r2, r1
 80103ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80103ce:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80103d2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80103d6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80103d8:	693b      	ldr	r3, [r7, #16]
 80103da:	015a      	lsls	r2, r3, #5
 80103dc:	697b      	ldr	r3, [r7, #20]
 80103de:	4413      	add	r3, r2
 80103e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80103e4:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80103e6:	683b      	ldr	r3, [r7, #0]
 80103e8:	6999      	ldr	r1, [r3, #24]
 80103ea:	683b      	ldr	r3, [r7, #0]
 80103ec:	68db      	ldr	r3, [r3, #12]
 80103ee:	440b      	add	r3, r1
 80103f0:	1e59      	subs	r1, r3, #1
 80103f2:	683b      	ldr	r3, [r7, #0]
 80103f4:	68db      	ldr	r3, [r3, #12]
 80103f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80103fa:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80103fc:	4b9e      	ldr	r3, [pc, #632]	; (8010678 <USB_EPStartXfer+0x370>)
 80103fe:	400b      	ands	r3, r1
 8010400:	6939      	ldr	r1, [r7, #16]
 8010402:	0148      	lsls	r0, r1, #5
 8010404:	6979      	ldr	r1, [r7, #20]
 8010406:	4401      	add	r1, r0
 8010408:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 801040c:	4313      	orrs	r3, r2
 801040e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8010410:	693b      	ldr	r3, [r7, #16]
 8010412:	015a      	lsls	r2, r3, #5
 8010414:	697b      	ldr	r3, [r7, #20]
 8010416:	4413      	add	r3, r2
 8010418:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801041c:	691a      	ldr	r2, [r3, #16]
 801041e:	683b      	ldr	r3, [r7, #0]
 8010420:	699b      	ldr	r3, [r3, #24]
 8010422:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010426:	6939      	ldr	r1, [r7, #16]
 8010428:	0148      	lsls	r0, r1, #5
 801042a:	6979      	ldr	r1, [r7, #20]
 801042c:	4401      	add	r1, r0
 801042e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8010432:	4313      	orrs	r3, r2
 8010434:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8010436:	683b      	ldr	r3, [r7, #0]
 8010438:	791b      	ldrb	r3, [r3, #4]
 801043a:	2b01      	cmp	r3, #1
 801043c:	d11f      	bne.n	801047e <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 801043e:	693b      	ldr	r3, [r7, #16]
 8010440:	015a      	lsls	r2, r3, #5
 8010442:	697b      	ldr	r3, [r7, #20]
 8010444:	4413      	add	r3, r2
 8010446:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801044a:	691b      	ldr	r3, [r3, #16]
 801044c:	693a      	ldr	r2, [r7, #16]
 801044e:	0151      	lsls	r1, r2, #5
 8010450:	697a      	ldr	r2, [r7, #20]
 8010452:	440a      	add	r2, r1
 8010454:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010458:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 801045c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 801045e:	693b      	ldr	r3, [r7, #16]
 8010460:	015a      	lsls	r2, r3, #5
 8010462:	697b      	ldr	r3, [r7, #20]
 8010464:	4413      	add	r3, r2
 8010466:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801046a:	691b      	ldr	r3, [r3, #16]
 801046c:	693a      	ldr	r2, [r7, #16]
 801046e:	0151      	lsls	r1, r2, #5
 8010470:	697a      	ldr	r2, [r7, #20]
 8010472:	440a      	add	r2, r1
 8010474:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010478:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801047c:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801047e:	693b      	ldr	r3, [r7, #16]
 8010480:	015a      	lsls	r2, r3, #5
 8010482:	697b      	ldr	r3, [r7, #20]
 8010484:	4413      	add	r3, r2
 8010486:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801048a:	681b      	ldr	r3, [r3, #0]
 801048c:	693a      	ldr	r2, [r7, #16]
 801048e:	0151      	lsls	r1, r2, #5
 8010490:	697a      	ldr	r2, [r7, #20]
 8010492:	440a      	add	r2, r1
 8010494:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010498:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801049c:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 801049e:	683b      	ldr	r3, [r7, #0]
 80104a0:	791b      	ldrb	r3, [r3, #4]
 80104a2:	2b01      	cmp	r3, #1
 80104a4:	d015      	beq.n	80104d2 <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80104a6:	683b      	ldr	r3, [r7, #0]
 80104a8:	699b      	ldr	r3, [r3, #24]
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	f000 8106 	beq.w	80106bc <USB_EPStartXfer+0x3b4>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80104b0:	697b      	ldr	r3, [r7, #20]
 80104b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80104b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80104b8:	683b      	ldr	r3, [r7, #0]
 80104ba:	781b      	ldrb	r3, [r3, #0]
 80104bc:	f003 030f 	and.w	r3, r3, #15
 80104c0:	2101      	movs	r1, #1
 80104c2:	fa01 f303 	lsl.w	r3, r1, r3
 80104c6:	6979      	ldr	r1, [r7, #20]
 80104c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80104cc:	4313      	orrs	r3, r2
 80104ce:	634b      	str	r3, [r1, #52]	; 0x34
 80104d0:	e0f4      	b.n	80106bc <USB_EPStartXfer+0x3b4>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80104d2:	697b      	ldr	r3, [r7, #20]
 80104d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80104d8:	689b      	ldr	r3, [r3, #8]
 80104da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d110      	bne.n	8010504 <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80104e2:	693b      	ldr	r3, [r7, #16]
 80104e4:	015a      	lsls	r2, r3, #5
 80104e6:	697b      	ldr	r3, [r7, #20]
 80104e8:	4413      	add	r3, r2
 80104ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80104ee:	681b      	ldr	r3, [r3, #0]
 80104f0:	693a      	ldr	r2, [r7, #16]
 80104f2:	0151      	lsls	r1, r2, #5
 80104f4:	697a      	ldr	r2, [r7, #20]
 80104f6:	440a      	add	r2, r1
 80104f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80104fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010500:	6013      	str	r3, [r2, #0]
 8010502:	e00f      	b.n	8010524 <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8010504:	693b      	ldr	r3, [r7, #16]
 8010506:	015a      	lsls	r2, r3, #5
 8010508:	697b      	ldr	r3, [r7, #20]
 801050a:	4413      	add	r3, r2
 801050c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	693a      	ldr	r2, [r7, #16]
 8010514:	0151      	lsls	r1, r2, #5
 8010516:	697a      	ldr	r2, [r7, #20]
 8010518:	440a      	add	r2, r1
 801051a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801051e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010522:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8010524:	683b      	ldr	r3, [r7, #0]
 8010526:	6919      	ldr	r1, [r3, #16]
 8010528:	683b      	ldr	r3, [r7, #0]
 801052a:	781a      	ldrb	r2, [r3, #0]
 801052c:	683b      	ldr	r3, [r7, #0]
 801052e:	699b      	ldr	r3, [r3, #24]
 8010530:	b29b      	uxth	r3, r3
 8010532:	6878      	ldr	r0, [r7, #4]
 8010534:	f000 fa94 	bl	8010a60 <USB_WritePacket>
 8010538:	e0c0      	b.n	80106bc <USB_EPStartXfer+0x3b4>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 801053a:	693b      	ldr	r3, [r7, #16]
 801053c:	015a      	lsls	r2, r3, #5
 801053e:	697b      	ldr	r3, [r7, #20]
 8010540:	4413      	add	r3, r2
 8010542:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010546:	691b      	ldr	r3, [r3, #16]
 8010548:	693a      	ldr	r2, [r7, #16]
 801054a:	0151      	lsls	r1, r2, #5
 801054c:	697a      	ldr	r2, [r7, #20]
 801054e:	440a      	add	r2, r1
 8010550:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010554:	0cdb      	lsrs	r3, r3, #19
 8010556:	04db      	lsls	r3, r3, #19
 8010558:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 801055a:	693b      	ldr	r3, [r7, #16]
 801055c:	015a      	lsls	r2, r3, #5
 801055e:	697b      	ldr	r3, [r7, #20]
 8010560:	4413      	add	r3, r2
 8010562:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010566:	691b      	ldr	r3, [r3, #16]
 8010568:	693a      	ldr	r2, [r7, #16]
 801056a:	0151      	lsls	r1, r2, #5
 801056c:	697a      	ldr	r2, [r7, #20]
 801056e:	440a      	add	r2, r1
 8010570:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010574:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010578:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 801057c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 801057e:	683b      	ldr	r3, [r7, #0]
 8010580:	699b      	ldr	r3, [r3, #24]
 8010582:	2b00      	cmp	r3, #0
 8010584:	d123      	bne.n	80105ce <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8010586:	693b      	ldr	r3, [r7, #16]
 8010588:	015a      	lsls	r2, r3, #5
 801058a:	697b      	ldr	r3, [r7, #20]
 801058c:	4413      	add	r3, r2
 801058e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010592:	691a      	ldr	r2, [r3, #16]
 8010594:	683b      	ldr	r3, [r7, #0]
 8010596:	68db      	ldr	r3, [r3, #12]
 8010598:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801059c:	6939      	ldr	r1, [r7, #16]
 801059e:	0148      	lsls	r0, r1, #5
 80105a0:	6979      	ldr	r1, [r7, #20]
 80105a2:	4401      	add	r1, r0
 80105a4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80105a8:	4313      	orrs	r3, r2
 80105aa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80105ac:	693b      	ldr	r3, [r7, #16]
 80105ae:	015a      	lsls	r2, r3, #5
 80105b0:	697b      	ldr	r3, [r7, #20]
 80105b2:	4413      	add	r3, r2
 80105b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80105b8:	691b      	ldr	r3, [r3, #16]
 80105ba:	693a      	ldr	r2, [r7, #16]
 80105bc:	0151      	lsls	r1, r2, #5
 80105be:	697a      	ldr	r2, [r7, #20]
 80105c0:	440a      	add	r2, r1
 80105c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80105c6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80105ca:	6113      	str	r3, [r2, #16]
 80105cc:	e037      	b.n	801063e <USB_EPStartXfer+0x336>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80105ce:	683b      	ldr	r3, [r7, #0]
 80105d0:	699a      	ldr	r2, [r3, #24]
 80105d2:	683b      	ldr	r3, [r7, #0]
 80105d4:	68db      	ldr	r3, [r3, #12]
 80105d6:	4413      	add	r3, r2
 80105d8:	1e5a      	subs	r2, r3, #1
 80105da:	683b      	ldr	r3, [r7, #0]
 80105dc:	68db      	ldr	r3, [r3, #12]
 80105de:	fbb2 f3f3 	udiv	r3, r2, r3
 80105e2:	81fb      	strh	r3, [r7, #14]
      ep->xfer_size = ep->maxpacket * pktcnt;
 80105e4:	683b      	ldr	r3, [r7, #0]
 80105e6:	68db      	ldr	r3, [r3, #12]
 80105e8:	89fa      	ldrh	r2, [r7, #14]
 80105ea:	fb03 f202 	mul.w	r2, r3, r2
 80105ee:	683b      	ldr	r3, [r7, #0]
 80105f0:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80105f2:	693b      	ldr	r3, [r7, #16]
 80105f4:	015a      	lsls	r2, r3, #5
 80105f6:	697b      	ldr	r3, [r7, #20]
 80105f8:	4413      	add	r3, r2
 80105fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80105fe:	691a      	ldr	r2, [r3, #16]
 8010600:	89fb      	ldrh	r3, [r7, #14]
 8010602:	04d9      	lsls	r1, r3, #19
 8010604:	4b1c      	ldr	r3, [pc, #112]	; (8010678 <USB_EPStartXfer+0x370>)
 8010606:	400b      	ands	r3, r1
 8010608:	6939      	ldr	r1, [r7, #16]
 801060a:	0148      	lsls	r0, r1, #5
 801060c:	6979      	ldr	r1, [r7, #20]
 801060e:	4401      	add	r1, r0
 8010610:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010614:	4313      	orrs	r3, r2
 8010616:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8010618:	693b      	ldr	r3, [r7, #16]
 801061a:	015a      	lsls	r2, r3, #5
 801061c:	697b      	ldr	r3, [r7, #20]
 801061e:	4413      	add	r3, r2
 8010620:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010624:	691a      	ldr	r2, [r3, #16]
 8010626:	683b      	ldr	r3, [r7, #0]
 8010628:	69db      	ldr	r3, [r3, #28]
 801062a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801062e:	6939      	ldr	r1, [r7, #16]
 8010630:	0148      	lsls	r0, r1, #5
 8010632:	6979      	ldr	r1, [r7, #20]
 8010634:	4401      	add	r1, r0
 8010636:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801063a:	4313      	orrs	r3, r2
 801063c:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 801063e:	683b      	ldr	r3, [r7, #0]
 8010640:	791b      	ldrb	r3, [r3, #4]
 8010642:	2b01      	cmp	r3, #1
 8010644:	d12a      	bne.n	801069c <USB_EPStartXfer+0x394>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010646:	697b      	ldr	r3, [r7, #20]
 8010648:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801064c:	689b      	ldr	r3, [r3, #8]
 801064e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010652:	2b00      	cmp	r3, #0
 8010654:	d112      	bne.n	801067c <USB_EPStartXfer+0x374>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8010656:	693b      	ldr	r3, [r7, #16]
 8010658:	015a      	lsls	r2, r3, #5
 801065a:	697b      	ldr	r3, [r7, #20]
 801065c:	4413      	add	r3, r2
 801065e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	693a      	ldr	r2, [r7, #16]
 8010666:	0151      	lsls	r1, r2, #5
 8010668:	697a      	ldr	r2, [r7, #20]
 801066a:	440a      	add	r2, r1
 801066c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010670:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010674:	6013      	str	r3, [r2, #0]
 8010676:	e011      	b.n	801069c <USB_EPStartXfer+0x394>
 8010678:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 801067c:	693b      	ldr	r3, [r7, #16]
 801067e:	015a      	lsls	r2, r3, #5
 8010680:	697b      	ldr	r3, [r7, #20]
 8010682:	4413      	add	r3, r2
 8010684:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	693a      	ldr	r2, [r7, #16]
 801068c:	0151      	lsls	r1, r2, #5
 801068e:	697a      	ldr	r2, [r7, #20]
 8010690:	440a      	add	r2, r1
 8010692:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010696:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801069a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801069c:	693b      	ldr	r3, [r7, #16]
 801069e:	015a      	lsls	r2, r3, #5
 80106a0:	697b      	ldr	r3, [r7, #20]
 80106a2:	4413      	add	r3, r2
 80106a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80106a8:	681b      	ldr	r3, [r3, #0]
 80106aa:	693a      	ldr	r2, [r7, #16]
 80106ac:	0151      	lsls	r1, r2, #5
 80106ae:	697a      	ldr	r2, [r7, #20]
 80106b0:	440a      	add	r2, r1
 80106b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80106b6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80106ba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80106bc:	2300      	movs	r3, #0
}
 80106be:	4618      	mov	r0, r3
 80106c0:	3718      	adds	r7, #24
 80106c2:	46bd      	mov	sp, r7
 80106c4:	bd80      	pop	{r7, pc}
 80106c6:	bf00      	nop

080106c8 <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80106c8:	b480      	push	{r7}
 80106ca:	b085      	sub	sp, #20
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	6078      	str	r0, [r7, #4]
 80106d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80106d6:	683b      	ldr	r3, [r7, #0]
 80106d8:	781b      	ldrb	r3, [r3, #0]
 80106da:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80106dc:	683b      	ldr	r3, [r7, #0]
 80106de:	785b      	ldrb	r3, [r3, #1]
 80106e0:	2b01      	cmp	r3, #1
 80106e2:	f040 80ab 	bne.w	801083c <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80106e6:	683b      	ldr	r3, [r7, #0]
 80106e8:	699b      	ldr	r3, [r3, #24]
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	d132      	bne.n	8010754 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80106ee:	68bb      	ldr	r3, [r7, #8]
 80106f0:	015a      	lsls	r2, r3, #5
 80106f2:	68fb      	ldr	r3, [r7, #12]
 80106f4:	4413      	add	r3, r2
 80106f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80106fa:	691b      	ldr	r3, [r3, #16]
 80106fc:	68ba      	ldr	r2, [r7, #8]
 80106fe:	0151      	lsls	r1, r2, #5
 8010700:	68fa      	ldr	r2, [r7, #12]
 8010702:	440a      	add	r2, r1
 8010704:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010708:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801070c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010710:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8010712:	68bb      	ldr	r3, [r7, #8]
 8010714:	015a      	lsls	r2, r3, #5
 8010716:	68fb      	ldr	r3, [r7, #12]
 8010718:	4413      	add	r3, r2
 801071a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801071e:	691b      	ldr	r3, [r3, #16]
 8010720:	68ba      	ldr	r2, [r7, #8]
 8010722:	0151      	lsls	r1, r2, #5
 8010724:	68fa      	ldr	r2, [r7, #12]
 8010726:	440a      	add	r2, r1
 8010728:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801072c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010730:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010732:	68bb      	ldr	r3, [r7, #8]
 8010734:	015a      	lsls	r2, r3, #5
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	4413      	add	r3, r2
 801073a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801073e:	691b      	ldr	r3, [r3, #16]
 8010740:	68ba      	ldr	r2, [r7, #8]
 8010742:	0151      	lsls	r1, r2, #5
 8010744:	68fa      	ldr	r2, [r7, #12]
 8010746:	440a      	add	r2, r1
 8010748:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801074c:	0cdb      	lsrs	r3, r3, #19
 801074e:	04db      	lsls	r3, r3, #19
 8010750:	6113      	str	r3, [r2, #16]
 8010752:	e04e      	b.n	80107f2 <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010754:	68bb      	ldr	r3, [r7, #8]
 8010756:	015a      	lsls	r2, r3, #5
 8010758:	68fb      	ldr	r3, [r7, #12]
 801075a:	4413      	add	r3, r2
 801075c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010760:	691b      	ldr	r3, [r3, #16]
 8010762:	68ba      	ldr	r2, [r7, #8]
 8010764:	0151      	lsls	r1, r2, #5
 8010766:	68fa      	ldr	r2, [r7, #12]
 8010768:	440a      	add	r2, r1
 801076a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801076e:	0cdb      	lsrs	r3, r3, #19
 8010770:	04db      	lsls	r3, r3, #19
 8010772:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010774:	68bb      	ldr	r3, [r7, #8]
 8010776:	015a      	lsls	r2, r3, #5
 8010778:	68fb      	ldr	r3, [r7, #12]
 801077a:	4413      	add	r3, r2
 801077c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010780:	691b      	ldr	r3, [r3, #16]
 8010782:	68ba      	ldr	r2, [r7, #8]
 8010784:	0151      	lsls	r1, r2, #5
 8010786:	68fa      	ldr	r2, [r7, #12]
 8010788:	440a      	add	r2, r1
 801078a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801078e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010792:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010796:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8010798:	683b      	ldr	r3, [r7, #0]
 801079a:	699a      	ldr	r2, [r3, #24]
 801079c:	683b      	ldr	r3, [r7, #0]
 801079e:	68db      	ldr	r3, [r3, #12]
 80107a0:	429a      	cmp	r2, r3
 80107a2:	d903      	bls.n	80107ac <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 80107a4:	683b      	ldr	r3, [r7, #0]
 80107a6:	68da      	ldr	r2, [r3, #12]
 80107a8:	683b      	ldr	r3, [r7, #0]
 80107aa:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80107ac:	68bb      	ldr	r3, [r7, #8]
 80107ae:	015a      	lsls	r2, r3, #5
 80107b0:	68fb      	ldr	r3, [r7, #12]
 80107b2:	4413      	add	r3, r2
 80107b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80107b8:	691b      	ldr	r3, [r3, #16]
 80107ba:	68ba      	ldr	r2, [r7, #8]
 80107bc:	0151      	lsls	r1, r2, #5
 80107be:	68fa      	ldr	r2, [r7, #12]
 80107c0:	440a      	add	r2, r1
 80107c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80107c6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80107ca:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80107cc:	68bb      	ldr	r3, [r7, #8]
 80107ce:	015a      	lsls	r2, r3, #5
 80107d0:	68fb      	ldr	r3, [r7, #12]
 80107d2:	4413      	add	r3, r2
 80107d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80107d8:	691a      	ldr	r2, [r3, #16]
 80107da:	683b      	ldr	r3, [r7, #0]
 80107dc:	699b      	ldr	r3, [r3, #24]
 80107de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80107e2:	68b9      	ldr	r1, [r7, #8]
 80107e4:	0148      	lsls	r0, r1, #5
 80107e6:	68f9      	ldr	r1, [r7, #12]
 80107e8:	4401      	add	r1, r0
 80107ea:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80107ee:	4313      	orrs	r3, r2
 80107f0:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80107f2:	68bb      	ldr	r3, [r7, #8]
 80107f4:	015a      	lsls	r2, r3, #5
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	4413      	add	r3, r2
 80107fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80107fe:	681b      	ldr	r3, [r3, #0]
 8010800:	68ba      	ldr	r2, [r7, #8]
 8010802:	0151      	lsls	r1, r2, #5
 8010804:	68fa      	ldr	r2, [r7, #12]
 8010806:	440a      	add	r2, r1
 8010808:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801080c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010810:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 8010812:	683b      	ldr	r3, [r7, #0]
 8010814:	699b      	ldr	r3, [r3, #24]
 8010816:	2b00      	cmp	r3, #0
 8010818:	d071      	beq.n	80108fe <USB_EP0StartXfer+0x236>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010820:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010822:	683b      	ldr	r3, [r7, #0]
 8010824:	781b      	ldrb	r3, [r3, #0]
 8010826:	f003 030f 	and.w	r3, r3, #15
 801082a:	2101      	movs	r1, #1
 801082c:	fa01 f303 	lsl.w	r3, r1, r3
 8010830:	68f9      	ldr	r1, [r7, #12]
 8010832:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010836:	4313      	orrs	r3, r2
 8010838:	634b      	str	r3, [r1, #52]	; 0x34
 801083a:	e060      	b.n	80108fe <USB_EP0StartXfer+0x236>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 801083c:	68bb      	ldr	r3, [r7, #8]
 801083e:	015a      	lsls	r2, r3, #5
 8010840:	68fb      	ldr	r3, [r7, #12]
 8010842:	4413      	add	r3, r2
 8010844:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010848:	691b      	ldr	r3, [r3, #16]
 801084a:	68ba      	ldr	r2, [r7, #8]
 801084c:	0151      	lsls	r1, r2, #5
 801084e:	68fa      	ldr	r2, [r7, #12]
 8010850:	440a      	add	r2, r1
 8010852:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010856:	0cdb      	lsrs	r3, r3, #19
 8010858:	04db      	lsls	r3, r3, #19
 801085a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 801085c:	68bb      	ldr	r3, [r7, #8]
 801085e:	015a      	lsls	r2, r3, #5
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	4413      	add	r3, r2
 8010864:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010868:	691b      	ldr	r3, [r3, #16]
 801086a:	68ba      	ldr	r2, [r7, #8]
 801086c:	0151      	lsls	r1, r2, #5
 801086e:	68fa      	ldr	r2, [r7, #12]
 8010870:	440a      	add	r2, r1
 8010872:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010876:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801087a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 801087e:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8010880:	683b      	ldr	r3, [r7, #0]
 8010882:	699b      	ldr	r3, [r3, #24]
 8010884:	2b00      	cmp	r3, #0
 8010886:	d003      	beq.n	8010890 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 8010888:	683b      	ldr	r3, [r7, #0]
 801088a:	68da      	ldr	r2, [r3, #12]
 801088c:	683b      	ldr	r3, [r7, #0]
 801088e:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8010890:	683b      	ldr	r3, [r7, #0]
 8010892:	68da      	ldr	r2, [r3, #12]
 8010894:	683b      	ldr	r3, [r7, #0]
 8010896:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010898:	68bb      	ldr	r3, [r7, #8]
 801089a:	015a      	lsls	r2, r3, #5
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	4413      	add	r3, r2
 80108a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80108a4:	691b      	ldr	r3, [r3, #16]
 80108a6:	68ba      	ldr	r2, [r7, #8]
 80108a8:	0151      	lsls	r1, r2, #5
 80108aa:	68fa      	ldr	r2, [r7, #12]
 80108ac:	440a      	add	r2, r1
 80108ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80108b2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80108b6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80108b8:	68bb      	ldr	r3, [r7, #8]
 80108ba:	015a      	lsls	r2, r3, #5
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	4413      	add	r3, r2
 80108c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80108c4:	691a      	ldr	r2, [r3, #16]
 80108c6:	683b      	ldr	r3, [r7, #0]
 80108c8:	69db      	ldr	r3, [r3, #28]
 80108ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80108ce:	68b9      	ldr	r1, [r7, #8]
 80108d0:	0148      	lsls	r0, r1, #5
 80108d2:	68f9      	ldr	r1, [r7, #12]
 80108d4:	4401      	add	r1, r0
 80108d6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80108da:	4313      	orrs	r3, r2
 80108dc:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80108de:	68bb      	ldr	r3, [r7, #8]
 80108e0:	015a      	lsls	r2, r3, #5
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	4413      	add	r3, r2
 80108e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80108ea:	681b      	ldr	r3, [r3, #0]
 80108ec:	68ba      	ldr	r2, [r7, #8]
 80108ee:	0151      	lsls	r1, r2, #5
 80108f0:	68fa      	ldr	r2, [r7, #12]
 80108f2:	440a      	add	r2, r1
 80108f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80108f8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80108fc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80108fe:	2300      	movs	r3, #0
}
 8010900:	4618      	mov	r0, r3
 8010902:	3714      	adds	r7, #20
 8010904:	46bd      	mov	sp, r7
 8010906:	f85d 7b04 	ldr.w	r7, [sp], #4
 801090a:	4770      	bx	lr

0801090c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801090c:	b480      	push	{r7}
 801090e:	b087      	sub	sp, #28
 8010910:	af00      	add	r7, sp, #0
 8010912:	6078      	str	r0, [r7, #4]
 8010914:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8010916:	2300      	movs	r3, #0
 8010918:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 801091a:	2300      	movs	r3, #0
 801091c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8010922:	683b      	ldr	r3, [r7, #0]
 8010924:	785b      	ldrb	r3, [r3, #1]
 8010926:	2b01      	cmp	r3, #1
 8010928:	d14a      	bne.n	80109c0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801092a:	683b      	ldr	r3, [r7, #0]
 801092c:	781b      	ldrb	r3, [r3, #0]
 801092e:	015a      	lsls	r2, r3, #5
 8010930:	693b      	ldr	r3, [r7, #16]
 8010932:	4413      	add	r3, r2
 8010934:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010938:	681b      	ldr	r3, [r3, #0]
 801093a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801093e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010942:	f040 8086 	bne.w	8010a52 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8010946:	683b      	ldr	r3, [r7, #0]
 8010948:	781b      	ldrb	r3, [r3, #0]
 801094a:	015a      	lsls	r2, r3, #5
 801094c:	693b      	ldr	r3, [r7, #16]
 801094e:	4413      	add	r3, r2
 8010950:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010954:	681b      	ldr	r3, [r3, #0]
 8010956:	683a      	ldr	r2, [r7, #0]
 8010958:	7812      	ldrb	r2, [r2, #0]
 801095a:	0151      	lsls	r1, r2, #5
 801095c:	693a      	ldr	r2, [r7, #16]
 801095e:	440a      	add	r2, r1
 8010960:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010964:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8010968:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 801096a:	683b      	ldr	r3, [r7, #0]
 801096c:	781b      	ldrb	r3, [r3, #0]
 801096e:	015a      	lsls	r2, r3, #5
 8010970:	693b      	ldr	r3, [r7, #16]
 8010972:	4413      	add	r3, r2
 8010974:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010978:	681b      	ldr	r3, [r3, #0]
 801097a:	683a      	ldr	r2, [r7, #0]
 801097c:	7812      	ldrb	r2, [r2, #0]
 801097e:	0151      	lsls	r1, r2, #5
 8010980:	693a      	ldr	r2, [r7, #16]
 8010982:	440a      	add	r2, r1
 8010984:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010988:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801098c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	3301      	adds	r3, #1
 8010992:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8010994:	68fb      	ldr	r3, [r7, #12]
 8010996:	f242 7210 	movw	r2, #10000	; 0x2710
 801099a:	4293      	cmp	r3, r2
 801099c:	d902      	bls.n	80109a4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 801099e:	2301      	movs	r3, #1
 80109a0:	75fb      	strb	r3, [r7, #23]
          break;
 80109a2:	e056      	b.n	8010a52 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80109a4:	683b      	ldr	r3, [r7, #0]
 80109a6:	781b      	ldrb	r3, [r3, #0]
 80109a8:	015a      	lsls	r2, r3, #5
 80109aa:	693b      	ldr	r3, [r7, #16]
 80109ac:	4413      	add	r3, r2
 80109ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80109b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80109bc:	d0e7      	beq.n	801098e <USB_EPStopXfer+0x82>
 80109be:	e048      	b.n	8010a52 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80109c0:	683b      	ldr	r3, [r7, #0]
 80109c2:	781b      	ldrb	r3, [r3, #0]
 80109c4:	015a      	lsls	r2, r3, #5
 80109c6:	693b      	ldr	r3, [r7, #16]
 80109c8:	4413      	add	r3, r2
 80109ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80109d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80109d8:	d13b      	bne.n	8010a52 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80109da:	683b      	ldr	r3, [r7, #0]
 80109dc:	781b      	ldrb	r3, [r3, #0]
 80109de:	015a      	lsls	r2, r3, #5
 80109e0:	693b      	ldr	r3, [r7, #16]
 80109e2:	4413      	add	r3, r2
 80109e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	683a      	ldr	r2, [r7, #0]
 80109ec:	7812      	ldrb	r2, [r2, #0]
 80109ee:	0151      	lsls	r1, r2, #5
 80109f0:	693a      	ldr	r2, [r7, #16]
 80109f2:	440a      	add	r2, r1
 80109f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80109f8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80109fc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80109fe:	683b      	ldr	r3, [r7, #0]
 8010a00:	781b      	ldrb	r3, [r3, #0]
 8010a02:	015a      	lsls	r2, r3, #5
 8010a04:	693b      	ldr	r3, [r7, #16]
 8010a06:	4413      	add	r3, r2
 8010a08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010a0c:	681b      	ldr	r3, [r3, #0]
 8010a0e:	683a      	ldr	r2, [r7, #0]
 8010a10:	7812      	ldrb	r2, [r2, #0]
 8010a12:	0151      	lsls	r1, r2, #5
 8010a14:	693a      	ldr	r2, [r7, #16]
 8010a16:	440a      	add	r2, r1
 8010a18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010a1c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010a20:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	3301      	adds	r3, #1
 8010a26:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8010a28:	68fb      	ldr	r3, [r7, #12]
 8010a2a:	f242 7210 	movw	r2, #10000	; 0x2710
 8010a2e:	4293      	cmp	r3, r2
 8010a30:	d902      	bls.n	8010a38 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8010a32:	2301      	movs	r3, #1
 8010a34:	75fb      	strb	r3, [r7, #23]
          break;
 8010a36:	e00c      	b.n	8010a52 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8010a38:	683b      	ldr	r3, [r7, #0]
 8010a3a:	781b      	ldrb	r3, [r3, #0]
 8010a3c:	015a      	lsls	r2, r3, #5
 8010a3e:	693b      	ldr	r3, [r7, #16]
 8010a40:	4413      	add	r3, r2
 8010a42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010a46:	681b      	ldr	r3, [r3, #0]
 8010a48:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010a4c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010a50:	d0e7      	beq.n	8010a22 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8010a52:	7dfb      	ldrb	r3, [r7, #23]
}
 8010a54:	4618      	mov	r0, r3
 8010a56:	371c      	adds	r7, #28
 8010a58:	46bd      	mov	sp, r7
 8010a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a5e:	4770      	bx	lr

08010a60 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8010a60:	b480      	push	{r7}
 8010a62:	b089      	sub	sp, #36	; 0x24
 8010a64:	af00      	add	r7, sp, #0
 8010a66:	60f8      	str	r0, [r7, #12]
 8010a68:	60b9      	str	r1, [r7, #8]
 8010a6a:	4611      	mov	r1, r2
 8010a6c:	461a      	mov	r2, r3
 8010a6e:	460b      	mov	r3, r1
 8010a70:	71fb      	strb	r3, [r7, #7]
 8010a72:	4613      	mov	r3, r2
 8010a74:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010a76:	68fb      	ldr	r3, [r7, #12]
 8010a78:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8010a7a:	68bb      	ldr	r3, [r7, #8]
 8010a7c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8010a7e:	88bb      	ldrh	r3, [r7, #4]
 8010a80:	3303      	adds	r3, #3
 8010a82:	089b      	lsrs	r3, r3, #2
 8010a84:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8010a86:	2300      	movs	r3, #0
 8010a88:	61bb      	str	r3, [r7, #24]
 8010a8a:	e018      	b.n	8010abe <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8010a8c:	79fb      	ldrb	r3, [r7, #7]
 8010a8e:	031a      	lsls	r2, r3, #12
 8010a90:	697b      	ldr	r3, [r7, #20]
 8010a92:	4413      	add	r3, r2
 8010a94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010a98:	461a      	mov	r2, r3
 8010a9a:	69fb      	ldr	r3, [r7, #28]
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	6013      	str	r3, [r2, #0]
    pSrc++;
 8010aa0:	69fb      	ldr	r3, [r7, #28]
 8010aa2:	3301      	adds	r3, #1
 8010aa4:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8010aa6:	69fb      	ldr	r3, [r7, #28]
 8010aa8:	3301      	adds	r3, #1
 8010aaa:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8010aac:	69fb      	ldr	r3, [r7, #28]
 8010aae:	3301      	adds	r3, #1
 8010ab0:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8010ab2:	69fb      	ldr	r3, [r7, #28]
 8010ab4:	3301      	adds	r3, #1
 8010ab6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8010ab8:	69bb      	ldr	r3, [r7, #24]
 8010aba:	3301      	adds	r3, #1
 8010abc:	61bb      	str	r3, [r7, #24]
 8010abe:	69ba      	ldr	r2, [r7, #24]
 8010ac0:	693b      	ldr	r3, [r7, #16]
 8010ac2:	429a      	cmp	r2, r3
 8010ac4:	d3e2      	bcc.n	8010a8c <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8010ac6:	2300      	movs	r3, #0
}
 8010ac8:	4618      	mov	r0, r3
 8010aca:	3724      	adds	r7, #36	; 0x24
 8010acc:	46bd      	mov	sp, r7
 8010ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ad2:	4770      	bx	lr

08010ad4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8010ad4:	b480      	push	{r7}
 8010ad6:	b08b      	sub	sp, #44	; 0x2c
 8010ad8:	af00      	add	r7, sp, #0
 8010ada:	60f8      	str	r0, [r7, #12]
 8010adc:	60b9      	str	r1, [r7, #8]
 8010ade:	4613      	mov	r3, r2
 8010ae0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8010ae6:	68bb      	ldr	r3, [r7, #8]
 8010ae8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8010aea:	88fb      	ldrh	r3, [r7, #6]
 8010aec:	089b      	lsrs	r3, r3, #2
 8010aee:	b29b      	uxth	r3, r3
 8010af0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8010af2:	88fb      	ldrh	r3, [r7, #6]
 8010af4:	f003 0303 	and.w	r3, r3, #3
 8010af8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8010afa:	2300      	movs	r3, #0
 8010afc:	623b      	str	r3, [r7, #32]
 8010afe:	e014      	b.n	8010b2a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8010b00:	69bb      	ldr	r3, [r7, #24]
 8010b02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010b06:	681a      	ldr	r2, [r3, #0]
 8010b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b0a:	601a      	str	r2, [r3, #0]
    pDest++;
 8010b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b0e:	3301      	adds	r3, #1
 8010b10:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8010b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b14:	3301      	adds	r3, #1
 8010b16:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8010b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b1a:	3301      	adds	r3, #1
 8010b1c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8010b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b20:	3301      	adds	r3, #1
 8010b22:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8010b24:	6a3b      	ldr	r3, [r7, #32]
 8010b26:	3301      	adds	r3, #1
 8010b28:	623b      	str	r3, [r7, #32]
 8010b2a:	6a3a      	ldr	r2, [r7, #32]
 8010b2c:	697b      	ldr	r3, [r7, #20]
 8010b2e:	429a      	cmp	r2, r3
 8010b30:	d3e6      	bcc.n	8010b00 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8010b32:	8bfb      	ldrh	r3, [r7, #30]
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d01e      	beq.n	8010b76 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8010b38:	2300      	movs	r3, #0
 8010b3a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8010b3c:	69bb      	ldr	r3, [r7, #24]
 8010b3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010b42:	461a      	mov	r2, r3
 8010b44:	f107 0310 	add.w	r3, r7, #16
 8010b48:	6812      	ldr	r2, [r2, #0]
 8010b4a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8010b4c:	693a      	ldr	r2, [r7, #16]
 8010b4e:	6a3b      	ldr	r3, [r7, #32]
 8010b50:	b2db      	uxtb	r3, r3
 8010b52:	00db      	lsls	r3, r3, #3
 8010b54:	fa22 f303 	lsr.w	r3, r2, r3
 8010b58:	b2da      	uxtb	r2, r3
 8010b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b5c:	701a      	strb	r2, [r3, #0]
      i++;
 8010b5e:	6a3b      	ldr	r3, [r7, #32]
 8010b60:	3301      	adds	r3, #1
 8010b62:	623b      	str	r3, [r7, #32]
      pDest++;
 8010b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b66:	3301      	adds	r3, #1
 8010b68:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8010b6a:	8bfb      	ldrh	r3, [r7, #30]
 8010b6c:	3b01      	subs	r3, #1
 8010b6e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8010b70:	8bfb      	ldrh	r3, [r7, #30]
 8010b72:	2b00      	cmp	r3, #0
 8010b74:	d1ea      	bne.n	8010b4c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8010b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8010b78:	4618      	mov	r0, r3
 8010b7a:	372c      	adds	r7, #44	; 0x2c
 8010b7c:	46bd      	mov	sp, r7
 8010b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b82:	4770      	bx	lr

08010b84 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010b84:	b480      	push	{r7}
 8010b86:	b085      	sub	sp, #20
 8010b88:	af00      	add	r7, sp, #0
 8010b8a:	6078      	str	r0, [r7, #4]
 8010b8c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010b92:	683b      	ldr	r3, [r7, #0]
 8010b94:	781b      	ldrb	r3, [r3, #0]
 8010b96:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8010b98:	683b      	ldr	r3, [r7, #0]
 8010b9a:	785b      	ldrb	r3, [r3, #1]
 8010b9c:	2b01      	cmp	r3, #1
 8010b9e:	d12c      	bne.n	8010bfa <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8010ba0:	68bb      	ldr	r3, [r7, #8]
 8010ba2:	015a      	lsls	r2, r3, #5
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	4413      	add	r3, r2
 8010ba8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010bac:	681b      	ldr	r3, [r3, #0]
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	db12      	blt.n	8010bd8 <USB_EPSetStall+0x54>
 8010bb2:	68bb      	ldr	r3, [r7, #8]
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	d00f      	beq.n	8010bd8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8010bb8:	68bb      	ldr	r3, [r7, #8]
 8010bba:	015a      	lsls	r2, r3, #5
 8010bbc:	68fb      	ldr	r3, [r7, #12]
 8010bbe:	4413      	add	r3, r2
 8010bc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010bc4:	681b      	ldr	r3, [r3, #0]
 8010bc6:	68ba      	ldr	r2, [r7, #8]
 8010bc8:	0151      	lsls	r1, r2, #5
 8010bca:	68fa      	ldr	r2, [r7, #12]
 8010bcc:	440a      	add	r2, r1
 8010bce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010bd2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8010bd6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8010bd8:	68bb      	ldr	r3, [r7, #8]
 8010bda:	015a      	lsls	r2, r3, #5
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	4413      	add	r3, r2
 8010be0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010be4:	681b      	ldr	r3, [r3, #0]
 8010be6:	68ba      	ldr	r2, [r7, #8]
 8010be8:	0151      	lsls	r1, r2, #5
 8010bea:	68fa      	ldr	r2, [r7, #12]
 8010bec:	440a      	add	r2, r1
 8010bee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010bf2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8010bf6:	6013      	str	r3, [r2, #0]
 8010bf8:	e02b      	b.n	8010c52 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8010bfa:	68bb      	ldr	r3, [r7, #8]
 8010bfc:	015a      	lsls	r2, r3, #5
 8010bfe:	68fb      	ldr	r3, [r7, #12]
 8010c00:	4413      	add	r3, r2
 8010c02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010c06:	681b      	ldr	r3, [r3, #0]
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	db12      	blt.n	8010c32 <USB_EPSetStall+0xae>
 8010c0c:	68bb      	ldr	r3, [r7, #8]
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	d00f      	beq.n	8010c32 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8010c12:	68bb      	ldr	r3, [r7, #8]
 8010c14:	015a      	lsls	r2, r3, #5
 8010c16:	68fb      	ldr	r3, [r7, #12]
 8010c18:	4413      	add	r3, r2
 8010c1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	68ba      	ldr	r2, [r7, #8]
 8010c22:	0151      	lsls	r1, r2, #5
 8010c24:	68fa      	ldr	r2, [r7, #12]
 8010c26:	440a      	add	r2, r1
 8010c28:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010c2c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8010c30:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8010c32:	68bb      	ldr	r3, [r7, #8]
 8010c34:	015a      	lsls	r2, r3, #5
 8010c36:	68fb      	ldr	r3, [r7, #12]
 8010c38:	4413      	add	r3, r2
 8010c3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010c3e:	681b      	ldr	r3, [r3, #0]
 8010c40:	68ba      	ldr	r2, [r7, #8]
 8010c42:	0151      	lsls	r1, r2, #5
 8010c44:	68fa      	ldr	r2, [r7, #12]
 8010c46:	440a      	add	r2, r1
 8010c48:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010c4c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8010c50:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010c52:	2300      	movs	r3, #0
}
 8010c54:	4618      	mov	r0, r3
 8010c56:	3714      	adds	r7, #20
 8010c58:	46bd      	mov	sp, r7
 8010c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c5e:	4770      	bx	lr

08010c60 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010c60:	b480      	push	{r7}
 8010c62:	b085      	sub	sp, #20
 8010c64:	af00      	add	r7, sp, #0
 8010c66:	6078      	str	r0, [r7, #4]
 8010c68:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010c6e:	683b      	ldr	r3, [r7, #0]
 8010c70:	781b      	ldrb	r3, [r3, #0]
 8010c72:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8010c74:	683b      	ldr	r3, [r7, #0]
 8010c76:	785b      	ldrb	r3, [r3, #1]
 8010c78:	2b01      	cmp	r3, #1
 8010c7a:	d128      	bne.n	8010cce <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8010c7c:	68bb      	ldr	r3, [r7, #8]
 8010c7e:	015a      	lsls	r2, r3, #5
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	4413      	add	r3, r2
 8010c84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010c88:	681b      	ldr	r3, [r3, #0]
 8010c8a:	68ba      	ldr	r2, [r7, #8]
 8010c8c:	0151      	lsls	r1, r2, #5
 8010c8e:	68fa      	ldr	r2, [r7, #12]
 8010c90:	440a      	add	r2, r1
 8010c92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010c96:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8010c9a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8010c9c:	683b      	ldr	r3, [r7, #0]
 8010c9e:	791b      	ldrb	r3, [r3, #4]
 8010ca0:	2b03      	cmp	r3, #3
 8010ca2:	d003      	beq.n	8010cac <USB_EPClearStall+0x4c>
 8010ca4:	683b      	ldr	r3, [r7, #0]
 8010ca6:	791b      	ldrb	r3, [r3, #4]
 8010ca8:	2b02      	cmp	r3, #2
 8010caa:	d138      	bne.n	8010d1e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8010cac:	68bb      	ldr	r3, [r7, #8]
 8010cae:	015a      	lsls	r2, r3, #5
 8010cb0:	68fb      	ldr	r3, [r7, #12]
 8010cb2:	4413      	add	r3, r2
 8010cb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010cb8:	681b      	ldr	r3, [r3, #0]
 8010cba:	68ba      	ldr	r2, [r7, #8]
 8010cbc:	0151      	lsls	r1, r2, #5
 8010cbe:	68fa      	ldr	r2, [r7, #12]
 8010cc0:	440a      	add	r2, r1
 8010cc2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010cc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010cca:	6013      	str	r3, [r2, #0]
 8010ccc:	e027      	b.n	8010d1e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8010cce:	68bb      	ldr	r3, [r7, #8]
 8010cd0:	015a      	lsls	r2, r3, #5
 8010cd2:	68fb      	ldr	r3, [r7, #12]
 8010cd4:	4413      	add	r3, r2
 8010cd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010cda:	681b      	ldr	r3, [r3, #0]
 8010cdc:	68ba      	ldr	r2, [r7, #8]
 8010cde:	0151      	lsls	r1, r2, #5
 8010ce0:	68fa      	ldr	r2, [r7, #12]
 8010ce2:	440a      	add	r2, r1
 8010ce4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010ce8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8010cec:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8010cee:	683b      	ldr	r3, [r7, #0]
 8010cf0:	791b      	ldrb	r3, [r3, #4]
 8010cf2:	2b03      	cmp	r3, #3
 8010cf4:	d003      	beq.n	8010cfe <USB_EPClearStall+0x9e>
 8010cf6:	683b      	ldr	r3, [r7, #0]
 8010cf8:	791b      	ldrb	r3, [r3, #4]
 8010cfa:	2b02      	cmp	r3, #2
 8010cfc:	d10f      	bne.n	8010d1e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8010cfe:	68bb      	ldr	r3, [r7, #8]
 8010d00:	015a      	lsls	r2, r3, #5
 8010d02:	68fb      	ldr	r3, [r7, #12]
 8010d04:	4413      	add	r3, r2
 8010d06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010d0a:	681b      	ldr	r3, [r3, #0]
 8010d0c:	68ba      	ldr	r2, [r7, #8]
 8010d0e:	0151      	lsls	r1, r2, #5
 8010d10:	68fa      	ldr	r2, [r7, #12]
 8010d12:	440a      	add	r2, r1
 8010d14:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010d18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010d1c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8010d1e:	2300      	movs	r3, #0
}
 8010d20:	4618      	mov	r0, r3
 8010d22:	3714      	adds	r7, #20
 8010d24:	46bd      	mov	sp, r7
 8010d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d2a:	4770      	bx	lr

08010d2c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8010d2c:	b480      	push	{r7}
 8010d2e:	b085      	sub	sp, #20
 8010d30:	af00      	add	r7, sp, #0
 8010d32:	6078      	str	r0, [r7, #4]
 8010d34:	460b      	mov	r3, r1
 8010d36:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8010d3c:	68fb      	ldr	r3, [r7, #12]
 8010d3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010d42:	681b      	ldr	r3, [r3, #0]
 8010d44:	68fa      	ldr	r2, [r7, #12]
 8010d46:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010d4a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8010d4e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8010d50:	68fb      	ldr	r3, [r7, #12]
 8010d52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010d56:	681a      	ldr	r2, [r3, #0]
 8010d58:	78fb      	ldrb	r3, [r7, #3]
 8010d5a:	011b      	lsls	r3, r3, #4
 8010d5c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8010d60:	68f9      	ldr	r1, [r7, #12]
 8010d62:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010d66:	4313      	orrs	r3, r2
 8010d68:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8010d6a:	2300      	movs	r3, #0
}
 8010d6c:	4618      	mov	r0, r3
 8010d6e:	3714      	adds	r7, #20
 8010d70:	46bd      	mov	sp, r7
 8010d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d76:	4770      	bx	lr

08010d78 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8010d78:	b480      	push	{r7}
 8010d7a:	b085      	sub	sp, #20
 8010d7c:	af00      	add	r7, sp, #0
 8010d7e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010d8a:	681b      	ldr	r3, [r3, #0]
 8010d8c:	68fa      	ldr	r2, [r7, #12]
 8010d8e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010d92:	f023 0303 	bic.w	r3, r3, #3
 8010d96:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8010d98:	68fb      	ldr	r3, [r7, #12]
 8010d9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010d9e:	685b      	ldr	r3, [r3, #4]
 8010da0:	68fa      	ldr	r2, [r7, #12]
 8010da2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010da6:	f023 0302 	bic.w	r3, r3, #2
 8010daa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010dac:	2300      	movs	r3, #0
}
 8010dae:	4618      	mov	r0, r3
 8010db0:	3714      	adds	r7, #20
 8010db2:	46bd      	mov	sp, r7
 8010db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010db8:	4770      	bx	lr

08010dba <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8010dba:	b480      	push	{r7}
 8010dbc:	b085      	sub	sp, #20
 8010dbe:	af00      	add	r7, sp, #0
 8010dc0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8010dc6:	68fb      	ldr	r3, [r7, #12]
 8010dc8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010dcc:	681b      	ldr	r3, [r3, #0]
 8010dce:	68fa      	ldr	r2, [r7, #12]
 8010dd0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010dd4:	f023 0303 	bic.w	r3, r3, #3
 8010dd8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010dda:	68fb      	ldr	r3, [r7, #12]
 8010ddc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010de0:	685b      	ldr	r3, [r3, #4]
 8010de2:	68fa      	ldr	r2, [r7, #12]
 8010de4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010de8:	f043 0302 	orr.w	r3, r3, #2
 8010dec:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010dee:	2300      	movs	r3, #0
}
 8010df0:	4618      	mov	r0, r3
 8010df2:	3714      	adds	r7, #20
 8010df4:	46bd      	mov	sp, r7
 8010df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dfa:	4770      	bx	lr

08010dfc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8010dfc:	b480      	push	{r7}
 8010dfe:	b085      	sub	sp, #20
 8010e00:	af00      	add	r7, sp, #0
 8010e02:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	695b      	ldr	r3, [r3, #20]
 8010e08:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	699b      	ldr	r3, [r3, #24]
 8010e0e:	68fa      	ldr	r2, [r7, #12]
 8010e10:	4013      	ands	r3, r2
 8010e12:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8010e14:	68fb      	ldr	r3, [r7, #12]
}
 8010e16:	4618      	mov	r0, r3
 8010e18:	3714      	adds	r7, #20
 8010e1a:	46bd      	mov	sp, r7
 8010e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e20:	4770      	bx	lr

08010e22 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8010e22:	b480      	push	{r7}
 8010e24:	b085      	sub	sp, #20
 8010e26:	af00      	add	r7, sp, #0
 8010e28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010e2e:	68fb      	ldr	r3, [r7, #12]
 8010e30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010e34:	699b      	ldr	r3, [r3, #24]
 8010e36:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010e38:	68fb      	ldr	r3, [r7, #12]
 8010e3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010e3e:	69db      	ldr	r3, [r3, #28]
 8010e40:	68ba      	ldr	r2, [r7, #8]
 8010e42:	4013      	ands	r3, r2
 8010e44:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8010e46:	68bb      	ldr	r3, [r7, #8]
 8010e48:	0c1b      	lsrs	r3, r3, #16
}
 8010e4a:	4618      	mov	r0, r3
 8010e4c:	3714      	adds	r7, #20
 8010e4e:	46bd      	mov	sp, r7
 8010e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e54:	4770      	bx	lr

08010e56 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8010e56:	b480      	push	{r7}
 8010e58:	b085      	sub	sp, #20
 8010e5a:	af00      	add	r7, sp, #0
 8010e5c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010e62:	68fb      	ldr	r3, [r7, #12]
 8010e64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010e68:	699b      	ldr	r3, [r3, #24]
 8010e6a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010e6c:	68fb      	ldr	r3, [r7, #12]
 8010e6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010e72:	69db      	ldr	r3, [r3, #28]
 8010e74:	68ba      	ldr	r2, [r7, #8]
 8010e76:	4013      	ands	r3, r2
 8010e78:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8010e7a:	68bb      	ldr	r3, [r7, #8]
 8010e7c:	b29b      	uxth	r3, r3
}
 8010e7e:	4618      	mov	r0, r3
 8010e80:	3714      	adds	r7, #20
 8010e82:	46bd      	mov	sp, r7
 8010e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e88:	4770      	bx	lr

08010e8a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8010e8a:	b480      	push	{r7}
 8010e8c:	b085      	sub	sp, #20
 8010e8e:	af00      	add	r7, sp, #0
 8010e90:	6078      	str	r0, [r7, #4]
 8010e92:	460b      	mov	r3, r1
 8010e94:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8010e9a:	78fb      	ldrb	r3, [r7, #3]
 8010e9c:	015a      	lsls	r2, r3, #5
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	4413      	add	r3, r2
 8010ea2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010ea6:	689b      	ldr	r3, [r3, #8]
 8010ea8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8010eaa:	68fb      	ldr	r3, [r7, #12]
 8010eac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010eb0:	695b      	ldr	r3, [r3, #20]
 8010eb2:	68ba      	ldr	r2, [r7, #8]
 8010eb4:	4013      	ands	r3, r2
 8010eb6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010eb8:	68bb      	ldr	r3, [r7, #8]
}
 8010eba:	4618      	mov	r0, r3
 8010ebc:	3714      	adds	r7, #20
 8010ebe:	46bd      	mov	sp, r7
 8010ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ec4:	4770      	bx	lr

08010ec6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8010ec6:	b480      	push	{r7}
 8010ec8:	b087      	sub	sp, #28
 8010eca:	af00      	add	r7, sp, #0
 8010ecc:	6078      	str	r0, [r7, #4]
 8010ece:	460b      	mov	r3, r1
 8010ed0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8010ed6:	697b      	ldr	r3, [r7, #20]
 8010ed8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010edc:	691b      	ldr	r3, [r3, #16]
 8010ede:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8010ee0:	697b      	ldr	r3, [r7, #20]
 8010ee2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010ee6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010ee8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8010eea:	78fb      	ldrb	r3, [r7, #3]
 8010eec:	f003 030f 	and.w	r3, r3, #15
 8010ef0:	68fa      	ldr	r2, [r7, #12]
 8010ef2:	fa22 f303 	lsr.w	r3, r2, r3
 8010ef6:	01db      	lsls	r3, r3, #7
 8010ef8:	b2db      	uxtb	r3, r3
 8010efa:	693a      	ldr	r2, [r7, #16]
 8010efc:	4313      	orrs	r3, r2
 8010efe:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8010f00:	78fb      	ldrb	r3, [r7, #3]
 8010f02:	015a      	lsls	r2, r3, #5
 8010f04:	697b      	ldr	r3, [r7, #20]
 8010f06:	4413      	add	r3, r2
 8010f08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010f0c:	689b      	ldr	r3, [r3, #8]
 8010f0e:	693a      	ldr	r2, [r7, #16]
 8010f10:	4013      	ands	r3, r2
 8010f12:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010f14:	68bb      	ldr	r3, [r7, #8]
}
 8010f16:	4618      	mov	r0, r3
 8010f18:	371c      	adds	r7, #28
 8010f1a:	46bd      	mov	sp, r7
 8010f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f20:	4770      	bx	lr

08010f22 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8010f22:	b480      	push	{r7}
 8010f24:	b083      	sub	sp, #12
 8010f26:	af00      	add	r7, sp, #0
 8010f28:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	695b      	ldr	r3, [r3, #20]
 8010f2e:	f003 0301 	and.w	r3, r3, #1
}
 8010f32:	4618      	mov	r0, r3
 8010f34:	370c      	adds	r7, #12
 8010f36:	46bd      	mov	sp, r7
 8010f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f3c:	4770      	bx	lr

08010f3e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8010f3e:	b480      	push	{r7}
 8010f40:	b085      	sub	sp, #20
 8010f42:	af00      	add	r7, sp, #0
 8010f44:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8010f4a:	68fb      	ldr	r3, [r7, #12]
 8010f4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	68fa      	ldr	r2, [r7, #12]
 8010f54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010f58:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8010f5c:	f023 0307 	bic.w	r3, r3, #7
 8010f60:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8010f62:	68fb      	ldr	r3, [r7, #12]
 8010f64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010f68:	685b      	ldr	r3, [r3, #4]
 8010f6a:	68fa      	ldr	r2, [r7, #12]
 8010f6c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010f70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010f74:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010f76:	2300      	movs	r3, #0
}
 8010f78:	4618      	mov	r0, r3
 8010f7a:	3714      	adds	r7, #20
 8010f7c:	46bd      	mov	sp, r7
 8010f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f82:	4770      	bx	lr

08010f84 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8010f84:	b480      	push	{r7}
 8010f86:	b085      	sub	sp, #20
 8010f88:	af00      	add	r7, sp, #0
 8010f8a:	6078      	str	r0, [r7, #4]
 8010f8c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	333c      	adds	r3, #60	; 0x3c
 8010f96:	3304      	adds	r3, #4
 8010f98:	681b      	ldr	r3, [r3, #0]
 8010f9a:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8010f9c:	68bb      	ldr	r3, [r7, #8]
 8010f9e:	4a1c      	ldr	r2, [pc, #112]	; (8011010 <USB_EP0_OutStart+0x8c>)
 8010fa0:	4293      	cmp	r3, r2
 8010fa2:	d90a      	bls.n	8010fba <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010fa4:	68fb      	ldr	r3, [r7, #12]
 8010fa6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010faa:	681b      	ldr	r3, [r3, #0]
 8010fac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010fb0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010fb4:	d101      	bne.n	8010fba <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8010fb6:	2300      	movs	r3, #0
 8010fb8:	e024      	b.n	8011004 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8010fba:	68fb      	ldr	r3, [r7, #12]
 8010fbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010fc0:	461a      	mov	r2, r3
 8010fc2:	2300      	movs	r3, #0
 8010fc4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010fcc:	691b      	ldr	r3, [r3, #16]
 8010fce:	68fa      	ldr	r2, [r7, #12]
 8010fd0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010fd4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010fd8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8010fda:	68fb      	ldr	r3, [r7, #12]
 8010fdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010fe0:	691b      	ldr	r3, [r3, #16]
 8010fe2:	68fa      	ldr	r2, [r7, #12]
 8010fe4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010fe8:	f043 0318 	orr.w	r3, r3, #24
 8010fec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010ff4:	691b      	ldr	r3, [r3, #16]
 8010ff6:	68fa      	ldr	r2, [r7, #12]
 8010ff8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010ffc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8011000:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8011002:	2300      	movs	r3, #0
}
 8011004:	4618      	mov	r0, r3
 8011006:	3714      	adds	r7, #20
 8011008:	46bd      	mov	sp, r7
 801100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801100e:	4770      	bx	lr
 8011010:	4f54300a 	.word	0x4f54300a

08011014 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8011014:	b480      	push	{r7}
 8011016:	b085      	sub	sp, #20
 8011018:	af00      	add	r7, sp, #0
 801101a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801101c:	2300      	movs	r3, #0
 801101e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011020:	68fb      	ldr	r3, [r7, #12]
 8011022:	3301      	adds	r3, #1
 8011024:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8011026:	68fb      	ldr	r3, [r7, #12]
 8011028:	4a13      	ldr	r2, [pc, #76]	; (8011078 <USB_CoreReset+0x64>)
 801102a:	4293      	cmp	r3, r2
 801102c:	d901      	bls.n	8011032 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801102e:	2303      	movs	r3, #3
 8011030:	e01b      	b.n	801106a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	691b      	ldr	r3, [r3, #16]
 8011036:	2b00      	cmp	r3, #0
 8011038:	daf2      	bge.n	8011020 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801103a:	2300      	movs	r3, #0
 801103c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	691b      	ldr	r3, [r3, #16]
 8011042:	f043 0201 	orr.w	r2, r3, #1
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	3301      	adds	r3, #1
 801104e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8011050:	68fb      	ldr	r3, [r7, #12]
 8011052:	4a09      	ldr	r2, [pc, #36]	; (8011078 <USB_CoreReset+0x64>)
 8011054:	4293      	cmp	r3, r2
 8011056:	d901      	bls.n	801105c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8011058:	2303      	movs	r3, #3
 801105a:	e006      	b.n	801106a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	691b      	ldr	r3, [r3, #16]
 8011060:	f003 0301 	and.w	r3, r3, #1
 8011064:	2b01      	cmp	r3, #1
 8011066:	d0f0      	beq.n	801104a <USB_CoreReset+0x36>

  return HAL_OK;
 8011068:	2300      	movs	r3, #0
}
 801106a:	4618      	mov	r0, r3
 801106c:	3714      	adds	r7, #20
 801106e:	46bd      	mov	sp, r7
 8011070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011074:	4770      	bx	lr
 8011076:	bf00      	nop
 8011078:	00030d40 	.word	0x00030d40

0801107c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801107c:	b580      	push	{r7, lr}
 801107e:	b084      	sub	sp, #16
 8011080:	af00      	add	r7, sp, #0
 8011082:	6078      	str	r0, [r7, #4]
 8011084:	460b      	mov	r3, r1
 8011086:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8011088:	f44f 7007 	mov.w	r0, #540	; 0x21c
 801108c:	f002 fa6c 	bl	8013568 <USBD_static_malloc>
 8011090:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8011092:	68fb      	ldr	r3, [r7, #12]
 8011094:	2b00      	cmp	r3, #0
 8011096:	d105      	bne.n	80110a4 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	2200      	movs	r2, #0
 801109c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 80110a0:	2302      	movs	r3, #2
 80110a2:	e066      	b.n	8011172 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80110a4:	687b      	ldr	r3, [r7, #4]
 80110a6:	68fa      	ldr	r2, [r7, #12]
 80110a8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	7c1b      	ldrb	r3, [r3, #16]
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d119      	bne.n	80110e8 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80110b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80110b8:	2202      	movs	r2, #2
 80110ba:	2181      	movs	r1, #129	; 0x81
 80110bc:	6878      	ldr	r0, [r7, #4]
 80110be:	f002 f83f 	bl	8013140 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80110c2:	687b      	ldr	r3, [r7, #4]
 80110c4:	2201      	movs	r2, #1
 80110c6:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80110c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80110cc:	2202      	movs	r2, #2
 80110ce:	2101      	movs	r1, #1
 80110d0:	6878      	ldr	r0, [r7, #4]
 80110d2:	f002 f835 	bl	8013140 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	2201      	movs	r2, #1
 80110da:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	2210      	movs	r2, #16
 80110e2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80110e6:	e016      	b.n	8011116 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80110e8:	2340      	movs	r3, #64	; 0x40
 80110ea:	2202      	movs	r2, #2
 80110ec:	2181      	movs	r1, #129	; 0x81
 80110ee:	6878      	ldr	r0, [r7, #4]
 80110f0:	f002 f826 	bl	8013140 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	2201      	movs	r2, #1
 80110f8:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80110fa:	2340      	movs	r3, #64	; 0x40
 80110fc:	2202      	movs	r2, #2
 80110fe:	2101      	movs	r1, #1
 8011100:	6878      	ldr	r0, [r7, #4]
 8011102:	f002 f81d 	bl	8013140 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	2201      	movs	r2, #1
 801110a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	2210      	movs	r2, #16
 8011112:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8011116:	2308      	movs	r3, #8
 8011118:	2203      	movs	r2, #3
 801111a:	2182      	movs	r1, #130	; 0x82
 801111c:	6878      	ldr	r0, [r7, #4]
 801111e:	f002 f80f 	bl	8013140 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	2201      	movs	r2, #1
 8011126:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011130:	681b      	ldr	r3, [r3, #0]
 8011132:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8011134:	68fb      	ldr	r3, [r7, #12]
 8011136:	2200      	movs	r2, #0
 8011138:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 801113c:	68fb      	ldr	r3, [r7, #12]
 801113e:	2200      	movs	r2, #0
 8011140:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	7c1b      	ldrb	r3, [r3, #16]
 8011148:	2b00      	cmp	r3, #0
 801114a:	d109      	bne.n	8011160 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801114c:	68fb      	ldr	r3, [r7, #12]
 801114e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011152:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011156:	2101      	movs	r1, #1
 8011158:	6878      	ldr	r0, [r7, #4]
 801115a:	f002 f96b 	bl	8013434 <USBD_LL_PrepareReceive>
 801115e:	e007      	b.n	8011170 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011160:	68fb      	ldr	r3, [r7, #12]
 8011162:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011166:	2340      	movs	r3, #64	; 0x40
 8011168:	2101      	movs	r1, #1
 801116a:	6878      	ldr	r0, [r7, #4]
 801116c:	f002 f962 	bl	8013434 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011170:	2300      	movs	r3, #0
}
 8011172:	4618      	mov	r0, r3
 8011174:	3710      	adds	r7, #16
 8011176:	46bd      	mov	sp, r7
 8011178:	bd80      	pop	{r7, pc}

0801117a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801117a:	b580      	push	{r7, lr}
 801117c:	b082      	sub	sp, #8
 801117e:	af00      	add	r7, sp, #0
 8011180:	6078      	str	r0, [r7, #4]
 8011182:	460b      	mov	r3, r1
 8011184:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8011186:	2181      	movs	r1, #129	; 0x81
 8011188:	6878      	ldr	r0, [r7, #4]
 801118a:	f002 f817 	bl	80131bc <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	2200      	movs	r2, #0
 8011192:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8011194:	2101      	movs	r1, #1
 8011196:	6878      	ldr	r0, [r7, #4]
 8011198:	f002 f810 	bl	80131bc <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	2200      	movs	r2, #0
 80111a0:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80111a4:	2182      	movs	r1, #130	; 0x82
 80111a6:	6878      	ldr	r0, [r7, #4]
 80111a8:	f002 f808 	bl	80131bc <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	2200      	movs	r2, #0
 80111b0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	2200      	movs	r2, #0
 80111b8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d00e      	beq.n	80111e4 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80111cc:	685b      	ldr	r3, [r3, #4]
 80111ce:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80111d6:	4618      	mov	r0, r3
 80111d8:	f002 f9d4 	bl	8013584 <USBD_static_free>
    pdev->pClassData = NULL;
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	2200      	movs	r2, #0
 80111e0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80111e4:	2300      	movs	r3, #0
}
 80111e6:	4618      	mov	r0, r3
 80111e8:	3708      	adds	r7, #8
 80111ea:	46bd      	mov	sp, r7
 80111ec:	bd80      	pop	{r7, pc}
	...

080111f0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80111f0:	b580      	push	{r7, lr}
 80111f2:	b086      	sub	sp, #24
 80111f4:	af00      	add	r7, sp, #0
 80111f6:	6078      	str	r0, [r7, #4]
 80111f8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011200:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8011202:	2300      	movs	r3, #0
 8011204:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8011206:	2300      	movs	r3, #0
 8011208:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801120a:	2300      	movs	r3, #0
 801120c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 801120e:	693b      	ldr	r3, [r7, #16]
 8011210:	2b00      	cmp	r3, #0
 8011212:	d101      	bne.n	8011218 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8011214:	2303      	movs	r3, #3
 8011216:	e0af      	b.n	8011378 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011218:	683b      	ldr	r3, [r7, #0]
 801121a:	781b      	ldrb	r3, [r3, #0]
 801121c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011220:	2b00      	cmp	r3, #0
 8011222:	d03f      	beq.n	80112a4 <USBD_CDC_Setup+0xb4>
 8011224:	2b20      	cmp	r3, #32
 8011226:	f040 809f 	bne.w	8011368 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801122a:	683b      	ldr	r3, [r7, #0]
 801122c:	88db      	ldrh	r3, [r3, #6]
 801122e:	2b00      	cmp	r3, #0
 8011230:	d02e      	beq.n	8011290 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8011232:	683b      	ldr	r3, [r7, #0]
 8011234:	781b      	ldrb	r3, [r3, #0]
 8011236:	b25b      	sxtb	r3, r3
 8011238:	2b00      	cmp	r3, #0
 801123a:	da16      	bge.n	801126a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011242:	689b      	ldr	r3, [r3, #8]
 8011244:	683a      	ldr	r2, [r7, #0]
 8011246:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8011248:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801124a:	683a      	ldr	r2, [r7, #0]
 801124c:	88d2      	ldrh	r2, [r2, #6]
 801124e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8011250:	683b      	ldr	r3, [r7, #0]
 8011252:	88db      	ldrh	r3, [r3, #6]
 8011254:	2b07      	cmp	r3, #7
 8011256:	bf28      	it	cs
 8011258:	2307      	movcs	r3, #7
 801125a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801125c:	693b      	ldr	r3, [r7, #16]
 801125e:	89fa      	ldrh	r2, [r7, #14]
 8011260:	4619      	mov	r1, r3
 8011262:	6878      	ldr	r0, [r7, #4]
 8011264:	f001 fb13 	bl	801288e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8011268:	e085      	b.n	8011376 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 801126a:	683b      	ldr	r3, [r7, #0]
 801126c:	785a      	ldrb	r2, [r3, #1]
 801126e:	693b      	ldr	r3, [r7, #16]
 8011270:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8011274:	683b      	ldr	r3, [r7, #0]
 8011276:	88db      	ldrh	r3, [r3, #6]
 8011278:	b2da      	uxtb	r2, r3
 801127a:	693b      	ldr	r3, [r7, #16]
 801127c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8011280:	6939      	ldr	r1, [r7, #16]
 8011282:	683b      	ldr	r3, [r7, #0]
 8011284:	88db      	ldrh	r3, [r3, #6]
 8011286:	461a      	mov	r2, r3
 8011288:	6878      	ldr	r0, [r7, #4]
 801128a:	f001 fb2c 	bl	80128e6 <USBD_CtlPrepareRx>
      break;
 801128e:	e072      	b.n	8011376 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011296:	689b      	ldr	r3, [r3, #8]
 8011298:	683a      	ldr	r2, [r7, #0]
 801129a:	7850      	ldrb	r0, [r2, #1]
 801129c:	2200      	movs	r2, #0
 801129e:	6839      	ldr	r1, [r7, #0]
 80112a0:	4798      	blx	r3
      break;
 80112a2:	e068      	b.n	8011376 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80112a4:	683b      	ldr	r3, [r7, #0]
 80112a6:	785b      	ldrb	r3, [r3, #1]
 80112a8:	2b0b      	cmp	r3, #11
 80112aa:	d852      	bhi.n	8011352 <USBD_CDC_Setup+0x162>
 80112ac:	a201      	add	r2, pc, #4	; (adr r2, 80112b4 <USBD_CDC_Setup+0xc4>)
 80112ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112b2:	bf00      	nop
 80112b4:	080112e5 	.word	0x080112e5
 80112b8:	08011361 	.word	0x08011361
 80112bc:	08011353 	.word	0x08011353
 80112c0:	08011353 	.word	0x08011353
 80112c4:	08011353 	.word	0x08011353
 80112c8:	08011353 	.word	0x08011353
 80112cc:	08011353 	.word	0x08011353
 80112d0:	08011353 	.word	0x08011353
 80112d4:	08011353 	.word	0x08011353
 80112d8:	08011353 	.word	0x08011353
 80112dc:	0801130f 	.word	0x0801130f
 80112e0:	08011339 	.word	0x08011339
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80112ea:	b2db      	uxtb	r3, r3
 80112ec:	2b03      	cmp	r3, #3
 80112ee:	d107      	bne.n	8011300 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80112f0:	f107 030a 	add.w	r3, r7, #10
 80112f4:	2202      	movs	r2, #2
 80112f6:	4619      	mov	r1, r3
 80112f8:	6878      	ldr	r0, [r7, #4]
 80112fa:	f001 fac8 	bl	801288e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80112fe:	e032      	b.n	8011366 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8011300:	6839      	ldr	r1, [r7, #0]
 8011302:	6878      	ldr	r0, [r7, #4]
 8011304:	f001 fa52 	bl	80127ac <USBD_CtlError>
            ret = USBD_FAIL;
 8011308:	2303      	movs	r3, #3
 801130a:	75fb      	strb	r3, [r7, #23]
          break;
 801130c:	e02b      	b.n	8011366 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011314:	b2db      	uxtb	r3, r3
 8011316:	2b03      	cmp	r3, #3
 8011318:	d107      	bne.n	801132a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801131a:	f107 030d 	add.w	r3, r7, #13
 801131e:	2201      	movs	r2, #1
 8011320:	4619      	mov	r1, r3
 8011322:	6878      	ldr	r0, [r7, #4]
 8011324:	f001 fab3 	bl	801288e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011328:	e01d      	b.n	8011366 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 801132a:	6839      	ldr	r1, [r7, #0]
 801132c:	6878      	ldr	r0, [r7, #4]
 801132e:	f001 fa3d 	bl	80127ac <USBD_CtlError>
            ret = USBD_FAIL;
 8011332:	2303      	movs	r3, #3
 8011334:	75fb      	strb	r3, [r7, #23]
          break;
 8011336:	e016      	b.n	8011366 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801133e:	b2db      	uxtb	r3, r3
 8011340:	2b03      	cmp	r3, #3
 8011342:	d00f      	beq.n	8011364 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8011344:	6839      	ldr	r1, [r7, #0]
 8011346:	6878      	ldr	r0, [r7, #4]
 8011348:	f001 fa30 	bl	80127ac <USBD_CtlError>
            ret = USBD_FAIL;
 801134c:	2303      	movs	r3, #3
 801134e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8011350:	e008      	b.n	8011364 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8011352:	6839      	ldr	r1, [r7, #0]
 8011354:	6878      	ldr	r0, [r7, #4]
 8011356:	f001 fa29 	bl	80127ac <USBD_CtlError>
          ret = USBD_FAIL;
 801135a:	2303      	movs	r3, #3
 801135c:	75fb      	strb	r3, [r7, #23]
          break;
 801135e:	e002      	b.n	8011366 <USBD_CDC_Setup+0x176>
          break;
 8011360:	bf00      	nop
 8011362:	e008      	b.n	8011376 <USBD_CDC_Setup+0x186>
          break;
 8011364:	bf00      	nop
      }
      break;
 8011366:	e006      	b.n	8011376 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8011368:	6839      	ldr	r1, [r7, #0]
 801136a:	6878      	ldr	r0, [r7, #4]
 801136c:	f001 fa1e 	bl	80127ac <USBD_CtlError>
      ret = USBD_FAIL;
 8011370:	2303      	movs	r3, #3
 8011372:	75fb      	strb	r3, [r7, #23]
      break;
 8011374:	bf00      	nop
  }

  return (uint8_t)ret;
 8011376:	7dfb      	ldrb	r3, [r7, #23]
}
 8011378:	4618      	mov	r0, r3
 801137a:	3718      	adds	r7, #24
 801137c:	46bd      	mov	sp, r7
 801137e:	bd80      	pop	{r7, pc}

08011380 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011380:	b580      	push	{r7, lr}
 8011382:	b084      	sub	sp, #16
 8011384:	af00      	add	r7, sp, #0
 8011386:	6078      	str	r0, [r7, #4]
 8011388:	460b      	mov	r3, r1
 801138a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011392:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801139a:	2b00      	cmp	r3, #0
 801139c:	d101      	bne.n	80113a2 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801139e:	2303      	movs	r3, #3
 80113a0:	e04f      	b.n	8011442 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80113a8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80113aa:	78fa      	ldrb	r2, [r7, #3]
 80113ac:	6879      	ldr	r1, [r7, #4]
 80113ae:	4613      	mov	r3, r2
 80113b0:	009b      	lsls	r3, r3, #2
 80113b2:	4413      	add	r3, r2
 80113b4:	009b      	lsls	r3, r3, #2
 80113b6:	440b      	add	r3, r1
 80113b8:	3318      	adds	r3, #24
 80113ba:	681b      	ldr	r3, [r3, #0]
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d029      	beq.n	8011414 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80113c0:	78fa      	ldrb	r2, [r7, #3]
 80113c2:	6879      	ldr	r1, [r7, #4]
 80113c4:	4613      	mov	r3, r2
 80113c6:	009b      	lsls	r3, r3, #2
 80113c8:	4413      	add	r3, r2
 80113ca:	009b      	lsls	r3, r3, #2
 80113cc:	440b      	add	r3, r1
 80113ce:	3318      	adds	r3, #24
 80113d0:	681a      	ldr	r2, [r3, #0]
 80113d2:	78f9      	ldrb	r1, [r7, #3]
 80113d4:	68f8      	ldr	r0, [r7, #12]
 80113d6:	460b      	mov	r3, r1
 80113d8:	00db      	lsls	r3, r3, #3
 80113da:	440b      	add	r3, r1
 80113dc:	009b      	lsls	r3, r3, #2
 80113de:	4403      	add	r3, r0
 80113e0:	3348      	adds	r3, #72	; 0x48
 80113e2:	681b      	ldr	r3, [r3, #0]
 80113e4:	fbb2 f1f3 	udiv	r1, r2, r3
 80113e8:	fb01 f303 	mul.w	r3, r1, r3
 80113ec:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	d110      	bne.n	8011414 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80113f2:	78fa      	ldrb	r2, [r7, #3]
 80113f4:	6879      	ldr	r1, [r7, #4]
 80113f6:	4613      	mov	r3, r2
 80113f8:	009b      	lsls	r3, r3, #2
 80113fa:	4413      	add	r3, r2
 80113fc:	009b      	lsls	r3, r3, #2
 80113fe:	440b      	add	r3, r1
 8011400:	3318      	adds	r3, #24
 8011402:	2200      	movs	r2, #0
 8011404:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8011406:	78f9      	ldrb	r1, [r7, #3]
 8011408:	2300      	movs	r3, #0
 801140a:	2200      	movs	r2, #0
 801140c:	6878      	ldr	r0, [r7, #4]
 801140e:	f001 ffd9 	bl	80133c4 <USBD_LL_Transmit>
 8011412:	e015      	b.n	8011440 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8011414:	68bb      	ldr	r3, [r7, #8]
 8011416:	2200      	movs	r2, #0
 8011418:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011422:	691b      	ldr	r3, [r3, #16]
 8011424:	2b00      	cmp	r3, #0
 8011426:	d00b      	beq.n	8011440 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801142e:	691b      	ldr	r3, [r3, #16]
 8011430:	68ba      	ldr	r2, [r7, #8]
 8011432:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8011436:	68ba      	ldr	r2, [r7, #8]
 8011438:	f502 7104 	add.w	r1, r2, #528	; 0x210
 801143c:	78fa      	ldrb	r2, [r7, #3]
 801143e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8011440:	2300      	movs	r3, #0
}
 8011442:	4618      	mov	r0, r3
 8011444:	3710      	adds	r7, #16
 8011446:	46bd      	mov	sp, r7
 8011448:	bd80      	pop	{r7, pc}

0801144a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801144a:	b580      	push	{r7, lr}
 801144c:	b084      	sub	sp, #16
 801144e:	af00      	add	r7, sp, #0
 8011450:	6078      	str	r0, [r7, #4]
 8011452:	460b      	mov	r3, r1
 8011454:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801145c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011464:	2b00      	cmp	r3, #0
 8011466:	d101      	bne.n	801146c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011468:	2303      	movs	r3, #3
 801146a:	e015      	b.n	8011498 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 801146c:	78fb      	ldrb	r3, [r7, #3]
 801146e:	4619      	mov	r1, r3
 8011470:	6878      	ldr	r0, [r7, #4]
 8011472:	f002 f817 	bl	80134a4 <USBD_LL_GetRxDataSize>
 8011476:	4602      	mov	r2, r0
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011484:	68db      	ldr	r3, [r3, #12]
 8011486:	68fa      	ldr	r2, [r7, #12]
 8011488:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 801148c:	68fa      	ldr	r2, [r7, #12]
 801148e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8011492:	4611      	mov	r1, r2
 8011494:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8011496:	2300      	movs	r3, #0
}
 8011498:	4618      	mov	r0, r3
 801149a:	3710      	adds	r7, #16
 801149c:	46bd      	mov	sp, r7
 801149e:	bd80      	pop	{r7, pc}

080114a0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80114a0:	b580      	push	{r7, lr}
 80114a2:	b084      	sub	sp, #16
 80114a4:	af00      	add	r7, sp, #0
 80114a6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80114ae:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80114b0:	68fb      	ldr	r3, [r7, #12]
 80114b2:	2b00      	cmp	r3, #0
 80114b4:	d101      	bne.n	80114ba <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80114b6:	2303      	movs	r3, #3
 80114b8:	e01b      	b.n	80114f2 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d015      	beq.n	80114f0 <USBD_CDC_EP0_RxReady+0x50>
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80114ca:	2bff      	cmp	r3, #255	; 0xff
 80114cc:	d010      	beq.n	80114f0 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80114d4:	689b      	ldr	r3, [r3, #8]
 80114d6:	68fa      	ldr	r2, [r7, #12]
 80114d8:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 80114dc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80114de:	68fa      	ldr	r2, [r7, #12]
 80114e0:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80114e4:	b292      	uxth	r2, r2
 80114e6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80114e8:	68fb      	ldr	r3, [r7, #12]
 80114ea:	22ff      	movs	r2, #255	; 0xff
 80114ec:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80114f0:	2300      	movs	r3, #0
}
 80114f2:	4618      	mov	r0, r3
 80114f4:	3710      	adds	r7, #16
 80114f6:	46bd      	mov	sp, r7
 80114f8:	bd80      	pop	{r7, pc}
	...

080114fc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80114fc:	b480      	push	{r7}
 80114fe:	b083      	sub	sp, #12
 8011500:	af00      	add	r7, sp, #0
 8011502:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	2243      	movs	r2, #67	; 0x43
 8011508:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801150a:	4b03      	ldr	r3, [pc, #12]	; (8011518 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 801150c:	4618      	mov	r0, r3
 801150e:	370c      	adds	r7, #12
 8011510:	46bd      	mov	sp, r7
 8011512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011516:	4770      	bx	lr
 8011518:	20000268 	.word	0x20000268

0801151c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801151c:	b480      	push	{r7}
 801151e:	b083      	sub	sp, #12
 8011520:	af00      	add	r7, sp, #0
 8011522:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	2243      	movs	r2, #67	; 0x43
 8011528:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801152a:	4b03      	ldr	r3, [pc, #12]	; (8011538 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 801152c:	4618      	mov	r0, r3
 801152e:	370c      	adds	r7, #12
 8011530:	46bd      	mov	sp, r7
 8011532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011536:	4770      	bx	lr
 8011538:	20000224 	.word	0x20000224

0801153c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801153c:	b480      	push	{r7}
 801153e:	b083      	sub	sp, #12
 8011540:	af00      	add	r7, sp, #0
 8011542:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	2243      	movs	r2, #67	; 0x43
 8011548:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 801154a:	4b03      	ldr	r3, [pc, #12]	; (8011558 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 801154c:	4618      	mov	r0, r3
 801154e:	370c      	adds	r7, #12
 8011550:	46bd      	mov	sp, r7
 8011552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011556:	4770      	bx	lr
 8011558:	200002ac 	.word	0x200002ac

0801155c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801155c:	b480      	push	{r7}
 801155e:	b083      	sub	sp, #12
 8011560:	af00      	add	r7, sp, #0
 8011562:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	220a      	movs	r2, #10
 8011568:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801156a:	4b03      	ldr	r3, [pc, #12]	; (8011578 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 801156c:	4618      	mov	r0, r3
 801156e:	370c      	adds	r7, #12
 8011570:	46bd      	mov	sp, r7
 8011572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011576:	4770      	bx	lr
 8011578:	200001e0 	.word	0x200001e0

0801157c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 801157c:	b480      	push	{r7}
 801157e:	b083      	sub	sp, #12
 8011580:	af00      	add	r7, sp, #0
 8011582:	6078      	str	r0, [r7, #4]
 8011584:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8011586:	683b      	ldr	r3, [r7, #0]
 8011588:	2b00      	cmp	r3, #0
 801158a:	d101      	bne.n	8011590 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 801158c:	2303      	movs	r3, #3
 801158e:	e004      	b.n	801159a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	683a      	ldr	r2, [r7, #0]
 8011594:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8011598:	2300      	movs	r3, #0
}
 801159a:	4618      	mov	r0, r3
 801159c:	370c      	adds	r7, #12
 801159e:	46bd      	mov	sp, r7
 80115a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115a4:	4770      	bx	lr

080115a6 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80115a6:	b480      	push	{r7}
 80115a8:	b087      	sub	sp, #28
 80115aa:	af00      	add	r7, sp, #0
 80115ac:	60f8      	str	r0, [r7, #12]
 80115ae:	60b9      	str	r1, [r7, #8]
 80115b0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80115b2:	68fb      	ldr	r3, [r7, #12]
 80115b4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80115b8:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80115ba:	697b      	ldr	r3, [r7, #20]
 80115bc:	2b00      	cmp	r3, #0
 80115be:	d101      	bne.n	80115c4 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80115c0:	2303      	movs	r3, #3
 80115c2:	e008      	b.n	80115d6 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80115c4:	697b      	ldr	r3, [r7, #20]
 80115c6:	68ba      	ldr	r2, [r7, #8]
 80115c8:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80115cc:	697b      	ldr	r3, [r7, #20]
 80115ce:	687a      	ldr	r2, [r7, #4]
 80115d0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80115d4:	2300      	movs	r3, #0
}
 80115d6:	4618      	mov	r0, r3
 80115d8:	371c      	adds	r7, #28
 80115da:	46bd      	mov	sp, r7
 80115dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115e0:	4770      	bx	lr

080115e2 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80115e2:	b480      	push	{r7}
 80115e4:	b085      	sub	sp, #20
 80115e6:	af00      	add	r7, sp, #0
 80115e8:	6078      	str	r0, [r7, #4]
 80115ea:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80115f2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80115f4:	68fb      	ldr	r3, [r7, #12]
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d101      	bne.n	80115fe <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 80115fa:	2303      	movs	r3, #3
 80115fc:	e004      	b.n	8011608 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 80115fe:	68fb      	ldr	r3, [r7, #12]
 8011600:	683a      	ldr	r2, [r7, #0]
 8011602:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8011606:	2300      	movs	r3, #0
}
 8011608:	4618      	mov	r0, r3
 801160a:	3714      	adds	r7, #20
 801160c:	46bd      	mov	sp, r7
 801160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011612:	4770      	bx	lr

08011614 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8011614:	b580      	push	{r7, lr}
 8011616:	b084      	sub	sp, #16
 8011618:	af00      	add	r7, sp, #0
 801161a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011622:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801162a:	2b00      	cmp	r3, #0
 801162c:	d101      	bne.n	8011632 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 801162e:	2303      	movs	r3, #3
 8011630:	e016      	b.n	8011660 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	7c1b      	ldrb	r3, [r3, #16]
 8011636:	2b00      	cmp	r3, #0
 8011638:	d109      	bne.n	801164e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011640:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011644:	2101      	movs	r1, #1
 8011646:	6878      	ldr	r0, [r7, #4]
 8011648:	f001 fef4 	bl	8013434 <USBD_LL_PrepareReceive>
 801164c:	e007      	b.n	801165e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801164e:	68fb      	ldr	r3, [r7, #12]
 8011650:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011654:	2340      	movs	r3, #64	; 0x40
 8011656:	2101      	movs	r1, #1
 8011658:	6878      	ldr	r0, [r7, #4]
 801165a:	f001 feeb 	bl	8013434 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801165e:	2300      	movs	r3, #0
}
 8011660:	4618      	mov	r0, r3
 8011662:	3710      	adds	r7, #16
 8011664:	46bd      	mov	sp, r7
 8011666:	bd80      	pop	{r7, pc}

08011668 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8011668:	b580      	push	{r7, lr}
 801166a:	b086      	sub	sp, #24
 801166c:	af00      	add	r7, sp, #0
 801166e:	60f8      	str	r0, [r7, #12]
 8011670:	60b9      	str	r1, [r7, #8]
 8011672:	4613      	mov	r3, r2
 8011674:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8011676:	68fb      	ldr	r3, [r7, #12]
 8011678:	2b00      	cmp	r3, #0
 801167a:	d101      	bne.n	8011680 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 801167c:	2303      	movs	r3, #3
 801167e:	e01f      	b.n	80116c0 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8011680:	68fb      	ldr	r3, [r7, #12]
 8011682:	2200      	movs	r2, #0
 8011684:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8011688:	68fb      	ldr	r3, [r7, #12]
 801168a:	2200      	movs	r2, #0
 801168c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8011690:	68fb      	ldr	r3, [r7, #12]
 8011692:	2200      	movs	r2, #0
 8011694:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8011698:	68bb      	ldr	r3, [r7, #8]
 801169a:	2b00      	cmp	r3, #0
 801169c:	d003      	beq.n	80116a6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801169e:	68fb      	ldr	r3, [r7, #12]
 80116a0:	68ba      	ldr	r2, [r7, #8]
 80116a2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80116a6:	68fb      	ldr	r3, [r7, #12]
 80116a8:	2201      	movs	r2, #1
 80116aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80116ae:	68fb      	ldr	r3, [r7, #12]
 80116b0:	79fa      	ldrb	r2, [r7, #7]
 80116b2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80116b4:	68f8      	ldr	r0, [r7, #12]
 80116b6:	f001 fcc5 	bl	8013044 <USBD_LL_Init>
 80116ba:	4603      	mov	r3, r0
 80116bc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80116be:	7dfb      	ldrb	r3, [r7, #23]
}
 80116c0:	4618      	mov	r0, r3
 80116c2:	3718      	adds	r7, #24
 80116c4:	46bd      	mov	sp, r7
 80116c6:	bd80      	pop	{r7, pc}

080116c8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80116c8:	b580      	push	{r7, lr}
 80116ca:	b084      	sub	sp, #16
 80116cc:	af00      	add	r7, sp, #0
 80116ce:	6078      	str	r0, [r7, #4]
 80116d0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80116d2:	2300      	movs	r3, #0
 80116d4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80116d6:	683b      	ldr	r3, [r7, #0]
 80116d8:	2b00      	cmp	r3, #0
 80116da:	d101      	bne.n	80116e0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80116dc:	2303      	movs	r3, #3
 80116de:	e016      	b.n	801170e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	683a      	ldr	r2, [r7, #0]
 80116e4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80116ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116f0:	2b00      	cmp	r3, #0
 80116f2:	d00b      	beq.n	801170c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80116fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116fc:	f107 020e 	add.w	r2, r7, #14
 8011700:	4610      	mov	r0, r2
 8011702:	4798      	blx	r3
 8011704:	4602      	mov	r2, r0
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 801170c:	2300      	movs	r3, #0
}
 801170e:	4618      	mov	r0, r3
 8011710:	3710      	adds	r7, #16
 8011712:	46bd      	mov	sp, r7
 8011714:	bd80      	pop	{r7, pc}

08011716 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8011716:	b580      	push	{r7, lr}
 8011718:	b082      	sub	sp, #8
 801171a:	af00      	add	r7, sp, #0
 801171c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801171e:	6878      	ldr	r0, [r7, #4]
 8011720:	f001 fcdc 	bl	80130dc <USBD_LL_Start>
 8011724:	4603      	mov	r3, r0
}
 8011726:	4618      	mov	r0, r3
 8011728:	3708      	adds	r7, #8
 801172a:	46bd      	mov	sp, r7
 801172c:	bd80      	pop	{r7, pc}

0801172e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 801172e:	b480      	push	{r7}
 8011730:	b083      	sub	sp, #12
 8011732:	af00      	add	r7, sp, #0
 8011734:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011736:	2300      	movs	r3, #0
}
 8011738:	4618      	mov	r0, r3
 801173a:	370c      	adds	r7, #12
 801173c:	46bd      	mov	sp, r7
 801173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011742:	4770      	bx	lr

08011744 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011744:	b580      	push	{r7, lr}
 8011746:	b084      	sub	sp, #16
 8011748:	af00      	add	r7, sp, #0
 801174a:	6078      	str	r0, [r7, #4]
 801174c:	460b      	mov	r3, r1
 801174e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8011750:	2303      	movs	r3, #3
 8011752:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801175a:	2b00      	cmp	r3, #0
 801175c:	d009      	beq.n	8011772 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	78fa      	ldrb	r2, [r7, #3]
 8011768:	4611      	mov	r1, r2
 801176a:	6878      	ldr	r0, [r7, #4]
 801176c:	4798      	blx	r3
 801176e:	4603      	mov	r3, r0
 8011770:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8011772:	7bfb      	ldrb	r3, [r7, #15]
}
 8011774:	4618      	mov	r0, r3
 8011776:	3710      	adds	r7, #16
 8011778:	46bd      	mov	sp, r7
 801177a:	bd80      	pop	{r7, pc}

0801177c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801177c:	b580      	push	{r7, lr}
 801177e:	b082      	sub	sp, #8
 8011780:	af00      	add	r7, sp, #0
 8011782:	6078      	str	r0, [r7, #4]
 8011784:	460b      	mov	r3, r1
 8011786:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801178e:	2b00      	cmp	r3, #0
 8011790:	d007      	beq.n	80117a2 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011798:	685b      	ldr	r3, [r3, #4]
 801179a:	78fa      	ldrb	r2, [r7, #3]
 801179c:	4611      	mov	r1, r2
 801179e:	6878      	ldr	r0, [r7, #4]
 80117a0:	4798      	blx	r3
  }

  return USBD_OK;
 80117a2:	2300      	movs	r3, #0
}
 80117a4:	4618      	mov	r0, r3
 80117a6:	3708      	adds	r7, #8
 80117a8:	46bd      	mov	sp, r7
 80117aa:	bd80      	pop	{r7, pc}

080117ac <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80117ac:	b580      	push	{r7, lr}
 80117ae:	b084      	sub	sp, #16
 80117b0:	af00      	add	r7, sp, #0
 80117b2:	6078      	str	r0, [r7, #4]
 80117b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80117bc:	6839      	ldr	r1, [r7, #0]
 80117be:	4618      	mov	r0, r3
 80117c0:	f000 ffba 	bl	8012738 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	2201      	movs	r2, #1
 80117c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80117d2:	461a      	mov	r2, r3
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80117e0:	f003 031f 	and.w	r3, r3, #31
 80117e4:	2b02      	cmp	r3, #2
 80117e6:	d01a      	beq.n	801181e <USBD_LL_SetupStage+0x72>
 80117e8:	2b02      	cmp	r3, #2
 80117ea:	d822      	bhi.n	8011832 <USBD_LL_SetupStage+0x86>
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d002      	beq.n	80117f6 <USBD_LL_SetupStage+0x4a>
 80117f0:	2b01      	cmp	r3, #1
 80117f2:	d00a      	beq.n	801180a <USBD_LL_SetupStage+0x5e>
 80117f4:	e01d      	b.n	8011832 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80117fc:	4619      	mov	r1, r3
 80117fe:	6878      	ldr	r0, [r7, #4]
 8011800:	f000 fa62 	bl	8011cc8 <USBD_StdDevReq>
 8011804:	4603      	mov	r3, r0
 8011806:	73fb      	strb	r3, [r7, #15]
      break;
 8011808:	e020      	b.n	801184c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011810:	4619      	mov	r1, r3
 8011812:	6878      	ldr	r0, [r7, #4]
 8011814:	f000 fac6 	bl	8011da4 <USBD_StdItfReq>
 8011818:	4603      	mov	r3, r0
 801181a:	73fb      	strb	r3, [r7, #15]
      break;
 801181c:	e016      	b.n	801184c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011824:	4619      	mov	r1, r3
 8011826:	6878      	ldr	r0, [r7, #4]
 8011828:	f000 fb05 	bl	8011e36 <USBD_StdEPReq>
 801182c:	4603      	mov	r3, r0
 801182e:	73fb      	strb	r3, [r7, #15]
      break;
 8011830:	e00c      	b.n	801184c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011838:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 801183c:	b2db      	uxtb	r3, r3
 801183e:	4619      	mov	r1, r3
 8011840:	6878      	ldr	r0, [r7, #4]
 8011842:	f001 fcf1 	bl	8013228 <USBD_LL_StallEP>
 8011846:	4603      	mov	r3, r0
 8011848:	73fb      	strb	r3, [r7, #15]
      break;
 801184a:	bf00      	nop
  }

  return ret;
 801184c:	7bfb      	ldrb	r3, [r7, #15]
}
 801184e:	4618      	mov	r0, r3
 8011850:	3710      	adds	r7, #16
 8011852:	46bd      	mov	sp, r7
 8011854:	bd80      	pop	{r7, pc}

08011856 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8011856:	b580      	push	{r7, lr}
 8011858:	b086      	sub	sp, #24
 801185a:	af00      	add	r7, sp, #0
 801185c:	60f8      	str	r0, [r7, #12]
 801185e:	460b      	mov	r3, r1
 8011860:	607a      	str	r2, [r7, #4]
 8011862:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011864:	7afb      	ldrb	r3, [r7, #11]
 8011866:	2b00      	cmp	r3, #0
 8011868:	d138      	bne.n	80118dc <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 801186a:	68fb      	ldr	r3, [r7, #12]
 801186c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8011870:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8011872:	68fb      	ldr	r3, [r7, #12]
 8011874:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011878:	2b03      	cmp	r3, #3
 801187a:	d14a      	bne.n	8011912 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 801187c:	693b      	ldr	r3, [r7, #16]
 801187e:	689a      	ldr	r2, [r3, #8]
 8011880:	693b      	ldr	r3, [r7, #16]
 8011882:	68db      	ldr	r3, [r3, #12]
 8011884:	429a      	cmp	r2, r3
 8011886:	d913      	bls.n	80118b0 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011888:	693b      	ldr	r3, [r7, #16]
 801188a:	689a      	ldr	r2, [r3, #8]
 801188c:	693b      	ldr	r3, [r7, #16]
 801188e:	68db      	ldr	r3, [r3, #12]
 8011890:	1ad2      	subs	r2, r2, r3
 8011892:	693b      	ldr	r3, [r7, #16]
 8011894:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8011896:	693b      	ldr	r3, [r7, #16]
 8011898:	68da      	ldr	r2, [r3, #12]
 801189a:	693b      	ldr	r3, [r7, #16]
 801189c:	689b      	ldr	r3, [r3, #8]
 801189e:	4293      	cmp	r3, r2
 80118a0:	bf28      	it	cs
 80118a2:	4613      	movcs	r3, r2
 80118a4:	461a      	mov	r2, r3
 80118a6:	6879      	ldr	r1, [r7, #4]
 80118a8:	68f8      	ldr	r0, [r7, #12]
 80118aa:	f001 f839 	bl	8012920 <USBD_CtlContinueRx>
 80118ae:	e030      	b.n	8011912 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80118b6:	b2db      	uxtb	r3, r3
 80118b8:	2b03      	cmp	r3, #3
 80118ba:	d10b      	bne.n	80118d4 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 80118bc:	68fb      	ldr	r3, [r7, #12]
 80118be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80118c2:	691b      	ldr	r3, [r3, #16]
 80118c4:	2b00      	cmp	r3, #0
 80118c6:	d005      	beq.n	80118d4 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80118c8:	68fb      	ldr	r3, [r7, #12]
 80118ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80118ce:	691b      	ldr	r3, [r3, #16]
 80118d0:	68f8      	ldr	r0, [r7, #12]
 80118d2:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80118d4:	68f8      	ldr	r0, [r7, #12]
 80118d6:	f001 f834 	bl	8012942 <USBD_CtlSendStatus>
 80118da:	e01a      	b.n	8011912 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80118dc:	68fb      	ldr	r3, [r7, #12]
 80118de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80118e2:	b2db      	uxtb	r3, r3
 80118e4:	2b03      	cmp	r3, #3
 80118e6:	d114      	bne.n	8011912 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80118e8:	68fb      	ldr	r3, [r7, #12]
 80118ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80118ee:	699b      	ldr	r3, [r3, #24]
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	d00e      	beq.n	8011912 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80118f4:	68fb      	ldr	r3, [r7, #12]
 80118f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80118fa:	699b      	ldr	r3, [r3, #24]
 80118fc:	7afa      	ldrb	r2, [r7, #11]
 80118fe:	4611      	mov	r1, r2
 8011900:	68f8      	ldr	r0, [r7, #12]
 8011902:	4798      	blx	r3
 8011904:	4603      	mov	r3, r0
 8011906:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8011908:	7dfb      	ldrb	r3, [r7, #23]
 801190a:	2b00      	cmp	r3, #0
 801190c:	d001      	beq.n	8011912 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 801190e:	7dfb      	ldrb	r3, [r7, #23]
 8011910:	e000      	b.n	8011914 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8011912:	2300      	movs	r3, #0
}
 8011914:	4618      	mov	r0, r3
 8011916:	3718      	adds	r7, #24
 8011918:	46bd      	mov	sp, r7
 801191a:	bd80      	pop	{r7, pc}

0801191c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801191c:	b580      	push	{r7, lr}
 801191e:	b086      	sub	sp, #24
 8011920:	af00      	add	r7, sp, #0
 8011922:	60f8      	str	r0, [r7, #12]
 8011924:	460b      	mov	r3, r1
 8011926:	607a      	str	r2, [r7, #4]
 8011928:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 801192a:	7afb      	ldrb	r3, [r7, #11]
 801192c:	2b00      	cmp	r3, #0
 801192e:	d16b      	bne.n	8011a08 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8011930:	68fb      	ldr	r3, [r7, #12]
 8011932:	3314      	adds	r3, #20
 8011934:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801193c:	2b02      	cmp	r3, #2
 801193e:	d156      	bne.n	80119ee <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8011940:	693b      	ldr	r3, [r7, #16]
 8011942:	689a      	ldr	r2, [r3, #8]
 8011944:	693b      	ldr	r3, [r7, #16]
 8011946:	68db      	ldr	r3, [r3, #12]
 8011948:	429a      	cmp	r2, r3
 801194a:	d914      	bls.n	8011976 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801194c:	693b      	ldr	r3, [r7, #16]
 801194e:	689a      	ldr	r2, [r3, #8]
 8011950:	693b      	ldr	r3, [r7, #16]
 8011952:	68db      	ldr	r3, [r3, #12]
 8011954:	1ad2      	subs	r2, r2, r3
 8011956:	693b      	ldr	r3, [r7, #16]
 8011958:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801195a:	693b      	ldr	r3, [r7, #16]
 801195c:	689b      	ldr	r3, [r3, #8]
 801195e:	461a      	mov	r2, r3
 8011960:	6879      	ldr	r1, [r7, #4]
 8011962:	68f8      	ldr	r0, [r7, #12]
 8011964:	f000 ffae 	bl	80128c4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011968:	2300      	movs	r3, #0
 801196a:	2200      	movs	r2, #0
 801196c:	2100      	movs	r1, #0
 801196e:	68f8      	ldr	r0, [r7, #12]
 8011970:	f001 fd60 	bl	8013434 <USBD_LL_PrepareReceive>
 8011974:	e03b      	b.n	80119ee <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8011976:	693b      	ldr	r3, [r7, #16]
 8011978:	68da      	ldr	r2, [r3, #12]
 801197a:	693b      	ldr	r3, [r7, #16]
 801197c:	689b      	ldr	r3, [r3, #8]
 801197e:	429a      	cmp	r2, r3
 8011980:	d11c      	bne.n	80119bc <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8011982:	693b      	ldr	r3, [r7, #16]
 8011984:	685a      	ldr	r2, [r3, #4]
 8011986:	693b      	ldr	r3, [r7, #16]
 8011988:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801198a:	429a      	cmp	r2, r3
 801198c:	d316      	bcc.n	80119bc <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801198e:	693b      	ldr	r3, [r7, #16]
 8011990:	685a      	ldr	r2, [r3, #4]
 8011992:	68fb      	ldr	r3, [r7, #12]
 8011994:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8011998:	429a      	cmp	r2, r3
 801199a:	d20f      	bcs.n	80119bc <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801199c:	2200      	movs	r2, #0
 801199e:	2100      	movs	r1, #0
 80119a0:	68f8      	ldr	r0, [r7, #12]
 80119a2:	f000 ff8f 	bl	80128c4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80119a6:	68fb      	ldr	r3, [r7, #12]
 80119a8:	2200      	movs	r2, #0
 80119aa:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80119ae:	2300      	movs	r3, #0
 80119b0:	2200      	movs	r2, #0
 80119b2:	2100      	movs	r1, #0
 80119b4:	68f8      	ldr	r0, [r7, #12]
 80119b6:	f001 fd3d 	bl	8013434 <USBD_LL_PrepareReceive>
 80119ba:	e018      	b.n	80119ee <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80119bc:	68fb      	ldr	r3, [r7, #12]
 80119be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80119c2:	b2db      	uxtb	r3, r3
 80119c4:	2b03      	cmp	r3, #3
 80119c6:	d10b      	bne.n	80119e0 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80119ce:	68db      	ldr	r3, [r3, #12]
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	d005      	beq.n	80119e0 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80119d4:	68fb      	ldr	r3, [r7, #12]
 80119d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80119da:	68db      	ldr	r3, [r3, #12]
 80119dc:	68f8      	ldr	r0, [r7, #12]
 80119de:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80119e0:	2180      	movs	r1, #128	; 0x80
 80119e2:	68f8      	ldr	r0, [r7, #12]
 80119e4:	f001 fc20 	bl	8013228 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80119e8:	68f8      	ldr	r0, [r7, #12]
 80119ea:	f000 ffbd 	bl	8012968 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80119ee:	68fb      	ldr	r3, [r7, #12]
 80119f0:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80119f4:	2b01      	cmp	r3, #1
 80119f6:	d122      	bne.n	8011a3e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80119f8:	68f8      	ldr	r0, [r7, #12]
 80119fa:	f7ff fe98 	bl	801172e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80119fe:	68fb      	ldr	r3, [r7, #12]
 8011a00:	2200      	movs	r2, #0
 8011a02:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8011a06:	e01a      	b.n	8011a3e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011a08:	68fb      	ldr	r3, [r7, #12]
 8011a0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011a0e:	b2db      	uxtb	r3, r3
 8011a10:	2b03      	cmp	r3, #3
 8011a12:	d114      	bne.n	8011a3e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8011a14:	68fb      	ldr	r3, [r7, #12]
 8011a16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a1a:	695b      	ldr	r3, [r3, #20]
 8011a1c:	2b00      	cmp	r3, #0
 8011a1e:	d00e      	beq.n	8011a3e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8011a20:	68fb      	ldr	r3, [r7, #12]
 8011a22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a26:	695b      	ldr	r3, [r3, #20]
 8011a28:	7afa      	ldrb	r2, [r7, #11]
 8011a2a:	4611      	mov	r1, r2
 8011a2c:	68f8      	ldr	r0, [r7, #12]
 8011a2e:	4798      	blx	r3
 8011a30:	4603      	mov	r3, r0
 8011a32:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8011a34:	7dfb      	ldrb	r3, [r7, #23]
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d001      	beq.n	8011a3e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8011a3a:	7dfb      	ldrb	r3, [r7, #23]
 8011a3c:	e000      	b.n	8011a40 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8011a3e:	2300      	movs	r3, #0
}
 8011a40:	4618      	mov	r0, r3
 8011a42:	3718      	adds	r7, #24
 8011a44:	46bd      	mov	sp, r7
 8011a46:	bd80      	pop	{r7, pc}

08011a48 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8011a48:	b580      	push	{r7, lr}
 8011a4a:	b082      	sub	sp, #8
 8011a4c:	af00      	add	r7, sp, #0
 8011a4e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	2201      	movs	r2, #1
 8011a54:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	2200      	movs	r2, #0
 8011a5c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	2200      	movs	r2, #0
 8011a64:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8011a66:	687b      	ldr	r3, [r7, #4]
 8011a68:	2200      	movs	r2, #0
 8011a6a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d101      	bne.n	8011a7c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8011a78:	2303      	movs	r3, #3
 8011a7a:	e02f      	b.n	8011adc <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011a82:	2b00      	cmp	r3, #0
 8011a84:	d00f      	beq.n	8011aa6 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a8c:	685b      	ldr	r3, [r3, #4]
 8011a8e:	2b00      	cmp	r3, #0
 8011a90:	d009      	beq.n	8011aa6 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a98:	685b      	ldr	r3, [r3, #4]
 8011a9a:	687a      	ldr	r2, [r7, #4]
 8011a9c:	6852      	ldr	r2, [r2, #4]
 8011a9e:	b2d2      	uxtb	r2, r2
 8011aa0:	4611      	mov	r1, r2
 8011aa2:	6878      	ldr	r0, [r7, #4]
 8011aa4:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011aa6:	2340      	movs	r3, #64	; 0x40
 8011aa8:	2200      	movs	r2, #0
 8011aaa:	2100      	movs	r1, #0
 8011aac:	6878      	ldr	r0, [r7, #4]
 8011aae:	f001 fb47 	bl	8013140 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	2201      	movs	r2, #1
 8011ab6:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	2240      	movs	r2, #64	; 0x40
 8011abe:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011ac2:	2340      	movs	r3, #64	; 0x40
 8011ac4:	2200      	movs	r2, #0
 8011ac6:	2180      	movs	r1, #128	; 0x80
 8011ac8:	6878      	ldr	r0, [r7, #4]
 8011aca:	f001 fb39 	bl	8013140 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	2201      	movs	r2, #1
 8011ad2:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	2240      	movs	r2, #64	; 0x40
 8011ad8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8011ada:	2300      	movs	r3, #0
}
 8011adc:	4618      	mov	r0, r3
 8011ade:	3708      	adds	r7, #8
 8011ae0:	46bd      	mov	sp, r7
 8011ae2:	bd80      	pop	{r7, pc}

08011ae4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8011ae4:	b480      	push	{r7}
 8011ae6:	b083      	sub	sp, #12
 8011ae8:	af00      	add	r7, sp, #0
 8011aea:	6078      	str	r0, [r7, #4]
 8011aec:	460b      	mov	r3, r1
 8011aee:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	78fa      	ldrb	r2, [r7, #3]
 8011af4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8011af6:	2300      	movs	r3, #0
}
 8011af8:	4618      	mov	r0, r3
 8011afa:	370c      	adds	r7, #12
 8011afc:	46bd      	mov	sp, r7
 8011afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b02:	4770      	bx	lr

08011b04 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8011b04:	b480      	push	{r7}
 8011b06:	b083      	sub	sp, #12
 8011b08:	af00      	add	r7, sp, #0
 8011b0a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011b12:	b2da      	uxtb	r2, r3
 8011b14:	687b      	ldr	r3, [r7, #4]
 8011b16:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	2204      	movs	r2, #4
 8011b1e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8011b22:	2300      	movs	r3, #0
}
 8011b24:	4618      	mov	r0, r3
 8011b26:	370c      	adds	r7, #12
 8011b28:	46bd      	mov	sp, r7
 8011b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b2e:	4770      	bx	lr

08011b30 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8011b30:	b480      	push	{r7}
 8011b32:	b083      	sub	sp, #12
 8011b34:	af00      	add	r7, sp, #0
 8011b36:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011b3e:	b2db      	uxtb	r3, r3
 8011b40:	2b04      	cmp	r3, #4
 8011b42:	d106      	bne.n	8011b52 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8011b4a:	b2da      	uxtb	r2, r3
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8011b52:	2300      	movs	r3, #0
}
 8011b54:	4618      	mov	r0, r3
 8011b56:	370c      	adds	r7, #12
 8011b58:	46bd      	mov	sp, r7
 8011b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b5e:	4770      	bx	lr

08011b60 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8011b60:	b580      	push	{r7, lr}
 8011b62:	b082      	sub	sp, #8
 8011b64:	af00      	add	r7, sp, #0
 8011b66:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d101      	bne.n	8011b76 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8011b72:	2303      	movs	r3, #3
 8011b74:	e012      	b.n	8011b9c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011b7c:	b2db      	uxtb	r3, r3
 8011b7e:	2b03      	cmp	r3, #3
 8011b80:	d10b      	bne.n	8011b9a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011b88:	69db      	ldr	r3, [r3, #28]
 8011b8a:	2b00      	cmp	r3, #0
 8011b8c:	d005      	beq.n	8011b9a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011b94:	69db      	ldr	r3, [r3, #28]
 8011b96:	6878      	ldr	r0, [r7, #4]
 8011b98:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011b9a:	2300      	movs	r3, #0
}
 8011b9c:	4618      	mov	r0, r3
 8011b9e:	3708      	adds	r7, #8
 8011ba0:	46bd      	mov	sp, r7
 8011ba2:	bd80      	pop	{r7, pc}

08011ba4 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8011ba4:	b580      	push	{r7, lr}
 8011ba6:	b082      	sub	sp, #8
 8011ba8:	af00      	add	r7, sp, #0
 8011baa:	6078      	str	r0, [r7, #4]
 8011bac:	460b      	mov	r3, r1
 8011bae:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011bb6:	2b00      	cmp	r3, #0
 8011bb8:	d101      	bne.n	8011bbe <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8011bba:	2303      	movs	r3, #3
 8011bbc:	e014      	b.n	8011be8 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011bc4:	b2db      	uxtb	r3, r3
 8011bc6:	2b03      	cmp	r3, #3
 8011bc8:	d10d      	bne.n	8011be6 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011bd0:	6a1b      	ldr	r3, [r3, #32]
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d007      	beq.n	8011be6 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011bdc:	6a1b      	ldr	r3, [r3, #32]
 8011bde:	78fa      	ldrb	r2, [r7, #3]
 8011be0:	4611      	mov	r1, r2
 8011be2:	6878      	ldr	r0, [r7, #4]
 8011be4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011be6:	2300      	movs	r3, #0
}
 8011be8:	4618      	mov	r0, r3
 8011bea:	3708      	adds	r7, #8
 8011bec:	46bd      	mov	sp, r7
 8011bee:	bd80      	pop	{r7, pc}

08011bf0 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8011bf0:	b580      	push	{r7, lr}
 8011bf2:	b082      	sub	sp, #8
 8011bf4:	af00      	add	r7, sp, #0
 8011bf6:	6078      	str	r0, [r7, #4]
 8011bf8:	460b      	mov	r3, r1
 8011bfa:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	d101      	bne.n	8011c0a <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8011c06:	2303      	movs	r3, #3
 8011c08:	e014      	b.n	8011c34 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011c10:	b2db      	uxtb	r3, r3
 8011c12:	2b03      	cmp	r3, #3
 8011c14:	d10d      	bne.n	8011c32 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	d007      	beq.n	8011c32 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011c2a:	78fa      	ldrb	r2, [r7, #3]
 8011c2c:	4611      	mov	r1, r2
 8011c2e:	6878      	ldr	r0, [r7, #4]
 8011c30:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011c32:	2300      	movs	r3, #0
}
 8011c34:	4618      	mov	r0, r3
 8011c36:	3708      	adds	r7, #8
 8011c38:	46bd      	mov	sp, r7
 8011c3a:	bd80      	pop	{r7, pc}

08011c3c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8011c3c:	b480      	push	{r7}
 8011c3e:	b083      	sub	sp, #12
 8011c40:	af00      	add	r7, sp, #0
 8011c42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011c44:	2300      	movs	r3, #0
}
 8011c46:	4618      	mov	r0, r3
 8011c48:	370c      	adds	r7, #12
 8011c4a:	46bd      	mov	sp, r7
 8011c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c50:	4770      	bx	lr

08011c52 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8011c52:	b580      	push	{r7, lr}
 8011c54:	b082      	sub	sp, #8
 8011c56:	af00      	add	r7, sp, #0
 8011c58:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	2201      	movs	r2, #1
 8011c5e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8011c62:	687b      	ldr	r3, [r7, #4]
 8011c64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d009      	beq.n	8011c80 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c72:	685b      	ldr	r3, [r3, #4]
 8011c74:	687a      	ldr	r2, [r7, #4]
 8011c76:	6852      	ldr	r2, [r2, #4]
 8011c78:	b2d2      	uxtb	r2, r2
 8011c7a:	4611      	mov	r1, r2
 8011c7c:	6878      	ldr	r0, [r7, #4]
 8011c7e:	4798      	blx	r3
  }

  return USBD_OK;
 8011c80:	2300      	movs	r3, #0
}
 8011c82:	4618      	mov	r0, r3
 8011c84:	3708      	adds	r7, #8
 8011c86:	46bd      	mov	sp, r7
 8011c88:	bd80      	pop	{r7, pc}

08011c8a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8011c8a:	b480      	push	{r7}
 8011c8c:	b087      	sub	sp, #28
 8011c8e:	af00      	add	r7, sp, #0
 8011c90:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8011c96:	697b      	ldr	r3, [r7, #20]
 8011c98:	781b      	ldrb	r3, [r3, #0]
 8011c9a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8011c9c:	697b      	ldr	r3, [r7, #20]
 8011c9e:	3301      	adds	r3, #1
 8011ca0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8011ca2:	697b      	ldr	r3, [r7, #20]
 8011ca4:	781b      	ldrb	r3, [r3, #0]
 8011ca6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8011ca8:	8a3b      	ldrh	r3, [r7, #16]
 8011caa:	021b      	lsls	r3, r3, #8
 8011cac:	b21a      	sxth	r2, r3
 8011cae:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011cb2:	4313      	orrs	r3, r2
 8011cb4:	b21b      	sxth	r3, r3
 8011cb6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8011cb8:	89fb      	ldrh	r3, [r7, #14]
}
 8011cba:	4618      	mov	r0, r3
 8011cbc:	371c      	adds	r7, #28
 8011cbe:	46bd      	mov	sp, r7
 8011cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cc4:	4770      	bx	lr
	...

08011cc8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011cc8:	b580      	push	{r7, lr}
 8011cca:	b084      	sub	sp, #16
 8011ccc:	af00      	add	r7, sp, #0
 8011cce:	6078      	str	r0, [r7, #4]
 8011cd0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011cd2:	2300      	movs	r3, #0
 8011cd4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011cd6:	683b      	ldr	r3, [r7, #0]
 8011cd8:	781b      	ldrb	r3, [r3, #0]
 8011cda:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011cde:	2b40      	cmp	r3, #64	; 0x40
 8011ce0:	d005      	beq.n	8011cee <USBD_StdDevReq+0x26>
 8011ce2:	2b40      	cmp	r3, #64	; 0x40
 8011ce4:	d853      	bhi.n	8011d8e <USBD_StdDevReq+0xc6>
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	d00b      	beq.n	8011d02 <USBD_StdDevReq+0x3a>
 8011cea:	2b20      	cmp	r3, #32
 8011cec:	d14f      	bne.n	8011d8e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011cf4:	689b      	ldr	r3, [r3, #8]
 8011cf6:	6839      	ldr	r1, [r7, #0]
 8011cf8:	6878      	ldr	r0, [r7, #4]
 8011cfa:	4798      	blx	r3
 8011cfc:	4603      	mov	r3, r0
 8011cfe:	73fb      	strb	r3, [r7, #15]
      break;
 8011d00:	e04a      	b.n	8011d98 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011d02:	683b      	ldr	r3, [r7, #0]
 8011d04:	785b      	ldrb	r3, [r3, #1]
 8011d06:	2b09      	cmp	r3, #9
 8011d08:	d83b      	bhi.n	8011d82 <USBD_StdDevReq+0xba>
 8011d0a:	a201      	add	r2, pc, #4	; (adr r2, 8011d10 <USBD_StdDevReq+0x48>)
 8011d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d10:	08011d65 	.word	0x08011d65
 8011d14:	08011d79 	.word	0x08011d79
 8011d18:	08011d83 	.word	0x08011d83
 8011d1c:	08011d6f 	.word	0x08011d6f
 8011d20:	08011d83 	.word	0x08011d83
 8011d24:	08011d43 	.word	0x08011d43
 8011d28:	08011d39 	.word	0x08011d39
 8011d2c:	08011d83 	.word	0x08011d83
 8011d30:	08011d5b 	.word	0x08011d5b
 8011d34:	08011d4d 	.word	0x08011d4d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8011d38:	6839      	ldr	r1, [r7, #0]
 8011d3a:	6878      	ldr	r0, [r7, #4]
 8011d3c:	f000 f9de 	bl	80120fc <USBD_GetDescriptor>
          break;
 8011d40:	e024      	b.n	8011d8c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8011d42:	6839      	ldr	r1, [r7, #0]
 8011d44:	6878      	ldr	r0, [r7, #4]
 8011d46:	f000 fb6d 	bl	8012424 <USBD_SetAddress>
          break;
 8011d4a:	e01f      	b.n	8011d8c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8011d4c:	6839      	ldr	r1, [r7, #0]
 8011d4e:	6878      	ldr	r0, [r7, #4]
 8011d50:	f000 fbac 	bl	80124ac <USBD_SetConfig>
 8011d54:	4603      	mov	r3, r0
 8011d56:	73fb      	strb	r3, [r7, #15]
          break;
 8011d58:	e018      	b.n	8011d8c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8011d5a:	6839      	ldr	r1, [r7, #0]
 8011d5c:	6878      	ldr	r0, [r7, #4]
 8011d5e:	f000 fc4b 	bl	80125f8 <USBD_GetConfig>
          break;
 8011d62:	e013      	b.n	8011d8c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8011d64:	6839      	ldr	r1, [r7, #0]
 8011d66:	6878      	ldr	r0, [r7, #4]
 8011d68:	f000 fc7c 	bl	8012664 <USBD_GetStatus>
          break;
 8011d6c:	e00e      	b.n	8011d8c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8011d6e:	6839      	ldr	r1, [r7, #0]
 8011d70:	6878      	ldr	r0, [r7, #4]
 8011d72:	f000 fcab 	bl	80126cc <USBD_SetFeature>
          break;
 8011d76:	e009      	b.n	8011d8c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8011d78:	6839      	ldr	r1, [r7, #0]
 8011d7a:	6878      	ldr	r0, [r7, #4]
 8011d7c:	f000 fcba 	bl	80126f4 <USBD_ClrFeature>
          break;
 8011d80:	e004      	b.n	8011d8c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8011d82:	6839      	ldr	r1, [r7, #0]
 8011d84:	6878      	ldr	r0, [r7, #4]
 8011d86:	f000 fd11 	bl	80127ac <USBD_CtlError>
          break;
 8011d8a:	bf00      	nop
      }
      break;
 8011d8c:	e004      	b.n	8011d98 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8011d8e:	6839      	ldr	r1, [r7, #0]
 8011d90:	6878      	ldr	r0, [r7, #4]
 8011d92:	f000 fd0b 	bl	80127ac <USBD_CtlError>
      break;
 8011d96:	bf00      	nop
  }

  return ret;
 8011d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d9a:	4618      	mov	r0, r3
 8011d9c:	3710      	adds	r7, #16
 8011d9e:	46bd      	mov	sp, r7
 8011da0:	bd80      	pop	{r7, pc}
 8011da2:	bf00      	nop

08011da4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011da4:	b580      	push	{r7, lr}
 8011da6:	b084      	sub	sp, #16
 8011da8:	af00      	add	r7, sp, #0
 8011daa:	6078      	str	r0, [r7, #4]
 8011dac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011dae:	2300      	movs	r3, #0
 8011db0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011db2:	683b      	ldr	r3, [r7, #0]
 8011db4:	781b      	ldrb	r3, [r3, #0]
 8011db6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011dba:	2b40      	cmp	r3, #64	; 0x40
 8011dbc:	d005      	beq.n	8011dca <USBD_StdItfReq+0x26>
 8011dbe:	2b40      	cmp	r3, #64	; 0x40
 8011dc0:	d82f      	bhi.n	8011e22 <USBD_StdItfReq+0x7e>
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d001      	beq.n	8011dca <USBD_StdItfReq+0x26>
 8011dc6:	2b20      	cmp	r3, #32
 8011dc8:	d12b      	bne.n	8011e22 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011dd0:	b2db      	uxtb	r3, r3
 8011dd2:	3b01      	subs	r3, #1
 8011dd4:	2b02      	cmp	r3, #2
 8011dd6:	d81d      	bhi.n	8011e14 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8011dd8:	683b      	ldr	r3, [r7, #0]
 8011dda:	889b      	ldrh	r3, [r3, #4]
 8011ddc:	b2db      	uxtb	r3, r3
 8011dde:	2b01      	cmp	r3, #1
 8011de0:	d813      	bhi.n	8011e0a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011de8:	689b      	ldr	r3, [r3, #8]
 8011dea:	6839      	ldr	r1, [r7, #0]
 8011dec:	6878      	ldr	r0, [r7, #4]
 8011dee:	4798      	blx	r3
 8011df0:	4603      	mov	r3, r0
 8011df2:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8011df4:	683b      	ldr	r3, [r7, #0]
 8011df6:	88db      	ldrh	r3, [r3, #6]
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d110      	bne.n	8011e1e <USBD_StdItfReq+0x7a>
 8011dfc:	7bfb      	ldrb	r3, [r7, #15]
 8011dfe:	2b00      	cmp	r3, #0
 8011e00:	d10d      	bne.n	8011e1e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8011e02:	6878      	ldr	r0, [r7, #4]
 8011e04:	f000 fd9d 	bl	8012942 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8011e08:	e009      	b.n	8011e1e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8011e0a:	6839      	ldr	r1, [r7, #0]
 8011e0c:	6878      	ldr	r0, [r7, #4]
 8011e0e:	f000 fccd 	bl	80127ac <USBD_CtlError>
          break;
 8011e12:	e004      	b.n	8011e1e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8011e14:	6839      	ldr	r1, [r7, #0]
 8011e16:	6878      	ldr	r0, [r7, #4]
 8011e18:	f000 fcc8 	bl	80127ac <USBD_CtlError>
          break;
 8011e1c:	e000      	b.n	8011e20 <USBD_StdItfReq+0x7c>
          break;
 8011e1e:	bf00      	nop
      }
      break;
 8011e20:	e004      	b.n	8011e2c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8011e22:	6839      	ldr	r1, [r7, #0]
 8011e24:	6878      	ldr	r0, [r7, #4]
 8011e26:	f000 fcc1 	bl	80127ac <USBD_CtlError>
      break;
 8011e2a:	bf00      	nop
  }

  return ret;
 8011e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8011e2e:	4618      	mov	r0, r3
 8011e30:	3710      	adds	r7, #16
 8011e32:	46bd      	mov	sp, r7
 8011e34:	bd80      	pop	{r7, pc}

08011e36 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011e36:	b580      	push	{r7, lr}
 8011e38:	b084      	sub	sp, #16
 8011e3a:	af00      	add	r7, sp, #0
 8011e3c:	6078      	str	r0, [r7, #4]
 8011e3e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8011e40:	2300      	movs	r3, #0
 8011e42:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8011e44:	683b      	ldr	r3, [r7, #0]
 8011e46:	889b      	ldrh	r3, [r3, #4]
 8011e48:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011e4a:	683b      	ldr	r3, [r7, #0]
 8011e4c:	781b      	ldrb	r3, [r3, #0]
 8011e4e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011e52:	2b40      	cmp	r3, #64	; 0x40
 8011e54:	d007      	beq.n	8011e66 <USBD_StdEPReq+0x30>
 8011e56:	2b40      	cmp	r3, #64	; 0x40
 8011e58:	f200 8145 	bhi.w	80120e6 <USBD_StdEPReq+0x2b0>
 8011e5c:	2b00      	cmp	r3, #0
 8011e5e:	d00c      	beq.n	8011e7a <USBD_StdEPReq+0x44>
 8011e60:	2b20      	cmp	r3, #32
 8011e62:	f040 8140 	bne.w	80120e6 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011e6c:	689b      	ldr	r3, [r3, #8]
 8011e6e:	6839      	ldr	r1, [r7, #0]
 8011e70:	6878      	ldr	r0, [r7, #4]
 8011e72:	4798      	blx	r3
 8011e74:	4603      	mov	r3, r0
 8011e76:	73fb      	strb	r3, [r7, #15]
      break;
 8011e78:	e13a      	b.n	80120f0 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011e7a:	683b      	ldr	r3, [r7, #0]
 8011e7c:	785b      	ldrb	r3, [r3, #1]
 8011e7e:	2b03      	cmp	r3, #3
 8011e80:	d007      	beq.n	8011e92 <USBD_StdEPReq+0x5c>
 8011e82:	2b03      	cmp	r3, #3
 8011e84:	f300 8129 	bgt.w	80120da <USBD_StdEPReq+0x2a4>
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	d07f      	beq.n	8011f8c <USBD_StdEPReq+0x156>
 8011e8c:	2b01      	cmp	r3, #1
 8011e8e:	d03c      	beq.n	8011f0a <USBD_StdEPReq+0xd4>
 8011e90:	e123      	b.n	80120da <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8011e92:	687b      	ldr	r3, [r7, #4]
 8011e94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011e98:	b2db      	uxtb	r3, r3
 8011e9a:	2b02      	cmp	r3, #2
 8011e9c:	d002      	beq.n	8011ea4 <USBD_StdEPReq+0x6e>
 8011e9e:	2b03      	cmp	r3, #3
 8011ea0:	d016      	beq.n	8011ed0 <USBD_StdEPReq+0x9a>
 8011ea2:	e02c      	b.n	8011efe <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011ea4:	7bbb      	ldrb	r3, [r7, #14]
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d00d      	beq.n	8011ec6 <USBD_StdEPReq+0x90>
 8011eaa:	7bbb      	ldrb	r3, [r7, #14]
 8011eac:	2b80      	cmp	r3, #128	; 0x80
 8011eae:	d00a      	beq.n	8011ec6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011eb0:	7bbb      	ldrb	r3, [r7, #14]
 8011eb2:	4619      	mov	r1, r3
 8011eb4:	6878      	ldr	r0, [r7, #4]
 8011eb6:	f001 f9b7 	bl	8013228 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011eba:	2180      	movs	r1, #128	; 0x80
 8011ebc:	6878      	ldr	r0, [r7, #4]
 8011ebe:	f001 f9b3 	bl	8013228 <USBD_LL_StallEP>
 8011ec2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011ec4:	e020      	b.n	8011f08 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8011ec6:	6839      	ldr	r1, [r7, #0]
 8011ec8:	6878      	ldr	r0, [r7, #4]
 8011eca:	f000 fc6f 	bl	80127ac <USBD_CtlError>
              break;
 8011ece:	e01b      	b.n	8011f08 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011ed0:	683b      	ldr	r3, [r7, #0]
 8011ed2:	885b      	ldrh	r3, [r3, #2]
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d10e      	bne.n	8011ef6 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8011ed8:	7bbb      	ldrb	r3, [r7, #14]
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	d00b      	beq.n	8011ef6 <USBD_StdEPReq+0xc0>
 8011ede:	7bbb      	ldrb	r3, [r7, #14]
 8011ee0:	2b80      	cmp	r3, #128	; 0x80
 8011ee2:	d008      	beq.n	8011ef6 <USBD_StdEPReq+0xc0>
 8011ee4:	683b      	ldr	r3, [r7, #0]
 8011ee6:	88db      	ldrh	r3, [r3, #6]
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d104      	bne.n	8011ef6 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8011eec:	7bbb      	ldrb	r3, [r7, #14]
 8011eee:	4619      	mov	r1, r3
 8011ef0:	6878      	ldr	r0, [r7, #4]
 8011ef2:	f001 f999 	bl	8013228 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8011ef6:	6878      	ldr	r0, [r7, #4]
 8011ef8:	f000 fd23 	bl	8012942 <USBD_CtlSendStatus>

              break;
 8011efc:	e004      	b.n	8011f08 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8011efe:	6839      	ldr	r1, [r7, #0]
 8011f00:	6878      	ldr	r0, [r7, #4]
 8011f02:	f000 fc53 	bl	80127ac <USBD_CtlError>
              break;
 8011f06:	bf00      	nop
          }
          break;
 8011f08:	e0ec      	b.n	80120e4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011f10:	b2db      	uxtb	r3, r3
 8011f12:	2b02      	cmp	r3, #2
 8011f14:	d002      	beq.n	8011f1c <USBD_StdEPReq+0xe6>
 8011f16:	2b03      	cmp	r3, #3
 8011f18:	d016      	beq.n	8011f48 <USBD_StdEPReq+0x112>
 8011f1a:	e030      	b.n	8011f7e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011f1c:	7bbb      	ldrb	r3, [r7, #14]
 8011f1e:	2b00      	cmp	r3, #0
 8011f20:	d00d      	beq.n	8011f3e <USBD_StdEPReq+0x108>
 8011f22:	7bbb      	ldrb	r3, [r7, #14]
 8011f24:	2b80      	cmp	r3, #128	; 0x80
 8011f26:	d00a      	beq.n	8011f3e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011f28:	7bbb      	ldrb	r3, [r7, #14]
 8011f2a:	4619      	mov	r1, r3
 8011f2c:	6878      	ldr	r0, [r7, #4]
 8011f2e:	f001 f97b 	bl	8013228 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011f32:	2180      	movs	r1, #128	; 0x80
 8011f34:	6878      	ldr	r0, [r7, #4]
 8011f36:	f001 f977 	bl	8013228 <USBD_LL_StallEP>
 8011f3a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011f3c:	e025      	b.n	8011f8a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8011f3e:	6839      	ldr	r1, [r7, #0]
 8011f40:	6878      	ldr	r0, [r7, #4]
 8011f42:	f000 fc33 	bl	80127ac <USBD_CtlError>
              break;
 8011f46:	e020      	b.n	8011f8a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011f48:	683b      	ldr	r3, [r7, #0]
 8011f4a:	885b      	ldrh	r3, [r3, #2]
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	d11b      	bne.n	8011f88 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8011f50:	7bbb      	ldrb	r3, [r7, #14]
 8011f52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d004      	beq.n	8011f64 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8011f5a:	7bbb      	ldrb	r3, [r7, #14]
 8011f5c:	4619      	mov	r1, r3
 8011f5e:	6878      	ldr	r0, [r7, #4]
 8011f60:	f001 f998 	bl	8013294 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8011f64:	6878      	ldr	r0, [r7, #4]
 8011f66:	f000 fcec 	bl	8012942 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011f70:	689b      	ldr	r3, [r3, #8]
 8011f72:	6839      	ldr	r1, [r7, #0]
 8011f74:	6878      	ldr	r0, [r7, #4]
 8011f76:	4798      	blx	r3
 8011f78:	4603      	mov	r3, r0
 8011f7a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8011f7c:	e004      	b.n	8011f88 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8011f7e:	6839      	ldr	r1, [r7, #0]
 8011f80:	6878      	ldr	r0, [r7, #4]
 8011f82:	f000 fc13 	bl	80127ac <USBD_CtlError>
              break;
 8011f86:	e000      	b.n	8011f8a <USBD_StdEPReq+0x154>
              break;
 8011f88:	bf00      	nop
          }
          break;
 8011f8a:	e0ab      	b.n	80120e4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011f92:	b2db      	uxtb	r3, r3
 8011f94:	2b02      	cmp	r3, #2
 8011f96:	d002      	beq.n	8011f9e <USBD_StdEPReq+0x168>
 8011f98:	2b03      	cmp	r3, #3
 8011f9a:	d032      	beq.n	8012002 <USBD_StdEPReq+0x1cc>
 8011f9c:	e097      	b.n	80120ce <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011f9e:	7bbb      	ldrb	r3, [r7, #14]
 8011fa0:	2b00      	cmp	r3, #0
 8011fa2:	d007      	beq.n	8011fb4 <USBD_StdEPReq+0x17e>
 8011fa4:	7bbb      	ldrb	r3, [r7, #14]
 8011fa6:	2b80      	cmp	r3, #128	; 0x80
 8011fa8:	d004      	beq.n	8011fb4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8011faa:	6839      	ldr	r1, [r7, #0]
 8011fac:	6878      	ldr	r0, [r7, #4]
 8011fae:	f000 fbfd 	bl	80127ac <USBD_CtlError>
                break;
 8011fb2:	e091      	b.n	80120d8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011fb4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	da0b      	bge.n	8011fd4 <USBD_StdEPReq+0x19e>
 8011fbc:	7bbb      	ldrb	r3, [r7, #14]
 8011fbe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011fc2:	4613      	mov	r3, r2
 8011fc4:	009b      	lsls	r3, r3, #2
 8011fc6:	4413      	add	r3, r2
 8011fc8:	009b      	lsls	r3, r3, #2
 8011fca:	3310      	adds	r3, #16
 8011fcc:	687a      	ldr	r2, [r7, #4]
 8011fce:	4413      	add	r3, r2
 8011fd0:	3304      	adds	r3, #4
 8011fd2:	e00b      	b.n	8011fec <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011fd4:	7bbb      	ldrb	r3, [r7, #14]
 8011fd6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011fda:	4613      	mov	r3, r2
 8011fdc:	009b      	lsls	r3, r3, #2
 8011fde:	4413      	add	r3, r2
 8011fe0:	009b      	lsls	r3, r3, #2
 8011fe2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8011fe6:	687a      	ldr	r2, [r7, #4]
 8011fe8:	4413      	add	r3, r2
 8011fea:	3304      	adds	r3, #4
 8011fec:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8011fee:	68bb      	ldr	r3, [r7, #8]
 8011ff0:	2200      	movs	r2, #0
 8011ff2:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011ff4:	68bb      	ldr	r3, [r7, #8]
 8011ff6:	2202      	movs	r2, #2
 8011ff8:	4619      	mov	r1, r3
 8011ffa:	6878      	ldr	r0, [r7, #4]
 8011ffc:	f000 fc47 	bl	801288e <USBD_CtlSendData>
              break;
 8012000:	e06a      	b.n	80120d8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8012002:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012006:	2b00      	cmp	r3, #0
 8012008:	da11      	bge.n	801202e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801200a:	7bbb      	ldrb	r3, [r7, #14]
 801200c:	f003 020f 	and.w	r2, r3, #15
 8012010:	6879      	ldr	r1, [r7, #4]
 8012012:	4613      	mov	r3, r2
 8012014:	009b      	lsls	r3, r3, #2
 8012016:	4413      	add	r3, r2
 8012018:	009b      	lsls	r3, r3, #2
 801201a:	440b      	add	r3, r1
 801201c:	3324      	adds	r3, #36	; 0x24
 801201e:	881b      	ldrh	r3, [r3, #0]
 8012020:	2b00      	cmp	r3, #0
 8012022:	d117      	bne.n	8012054 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8012024:	6839      	ldr	r1, [r7, #0]
 8012026:	6878      	ldr	r0, [r7, #4]
 8012028:	f000 fbc0 	bl	80127ac <USBD_CtlError>
                  break;
 801202c:	e054      	b.n	80120d8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801202e:	7bbb      	ldrb	r3, [r7, #14]
 8012030:	f003 020f 	and.w	r2, r3, #15
 8012034:	6879      	ldr	r1, [r7, #4]
 8012036:	4613      	mov	r3, r2
 8012038:	009b      	lsls	r3, r3, #2
 801203a:	4413      	add	r3, r2
 801203c:	009b      	lsls	r3, r3, #2
 801203e:	440b      	add	r3, r1
 8012040:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8012044:	881b      	ldrh	r3, [r3, #0]
 8012046:	2b00      	cmp	r3, #0
 8012048:	d104      	bne.n	8012054 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 801204a:	6839      	ldr	r1, [r7, #0]
 801204c:	6878      	ldr	r0, [r7, #4]
 801204e:	f000 fbad 	bl	80127ac <USBD_CtlError>
                  break;
 8012052:	e041      	b.n	80120d8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012054:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012058:	2b00      	cmp	r3, #0
 801205a:	da0b      	bge.n	8012074 <USBD_StdEPReq+0x23e>
 801205c:	7bbb      	ldrb	r3, [r7, #14]
 801205e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012062:	4613      	mov	r3, r2
 8012064:	009b      	lsls	r3, r3, #2
 8012066:	4413      	add	r3, r2
 8012068:	009b      	lsls	r3, r3, #2
 801206a:	3310      	adds	r3, #16
 801206c:	687a      	ldr	r2, [r7, #4]
 801206e:	4413      	add	r3, r2
 8012070:	3304      	adds	r3, #4
 8012072:	e00b      	b.n	801208c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012074:	7bbb      	ldrb	r3, [r7, #14]
 8012076:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801207a:	4613      	mov	r3, r2
 801207c:	009b      	lsls	r3, r3, #2
 801207e:	4413      	add	r3, r2
 8012080:	009b      	lsls	r3, r3, #2
 8012082:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8012086:	687a      	ldr	r2, [r7, #4]
 8012088:	4413      	add	r3, r2
 801208a:	3304      	adds	r3, #4
 801208c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801208e:	7bbb      	ldrb	r3, [r7, #14]
 8012090:	2b00      	cmp	r3, #0
 8012092:	d002      	beq.n	801209a <USBD_StdEPReq+0x264>
 8012094:	7bbb      	ldrb	r3, [r7, #14]
 8012096:	2b80      	cmp	r3, #128	; 0x80
 8012098:	d103      	bne.n	80120a2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 801209a:	68bb      	ldr	r3, [r7, #8]
 801209c:	2200      	movs	r2, #0
 801209e:	601a      	str	r2, [r3, #0]
 80120a0:	e00e      	b.n	80120c0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80120a2:	7bbb      	ldrb	r3, [r7, #14]
 80120a4:	4619      	mov	r1, r3
 80120a6:	6878      	ldr	r0, [r7, #4]
 80120a8:	f001 f92a 	bl	8013300 <USBD_LL_IsStallEP>
 80120ac:	4603      	mov	r3, r0
 80120ae:	2b00      	cmp	r3, #0
 80120b0:	d003      	beq.n	80120ba <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80120b2:	68bb      	ldr	r3, [r7, #8]
 80120b4:	2201      	movs	r2, #1
 80120b6:	601a      	str	r2, [r3, #0]
 80120b8:	e002      	b.n	80120c0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80120ba:	68bb      	ldr	r3, [r7, #8]
 80120bc:	2200      	movs	r2, #0
 80120be:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80120c0:	68bb      	ldr	r3, [r7, #8]
 80120c2:	2202      	movs	r2, #2
 80120c4:	4619      	mov	r1, r3
 80120c6:	6878      	ldr	r0, [r7, #4]
 80120c8:	f000 fbe1 	bl	801288e <USBD_CtlSendData>
              break;
 80120cc:	e004      	b.n	80120d8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80120ce:	6839      	ldr	r1, [r7, #0]
 80120d0:	6878      	ldr	r0, [r7, #4]
 80120d2:	f000 fb6b 	bl	80127ac <USBD_CtlError>
              break;
 80120d6:	bf00      	nop
          }
          break;
 80120d8:	e004      	b.n	80120e4 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80120da:	6839      	ldr	r1, [r7, #0]
 80120dc:	6878      	ldr	r0, [r7, #4]
 80120de:	f000 fb65 	bl	80127ac <USBD_CtlError>
          break;
 80120e2:	bf00      	nop
      }
      break;
 80120e4:	e004      	b.n	80120f0 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80120e6:	6839      	ldr	r1, [r7, #0]
 80120e8:	6878      	ldr	r0, [r7, #4]
 80120ea:	f000 fb5f 	bl	80127ac <USBD_CtlError>
      break;
 80120ee:	bf00      	nop
  }

  return ret;
 80120f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80120f2:	4618      	mov	r0, r3
 80120f4:	3710      	adds	r7, #16
 80120f6:	46bd      	mov	sp, r7
 80120f8:	bd80      	pop	{r7, pc}
	...

080120fc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80120fc:	b580      	push	{r7, lr}
 80120fe:	b084      	sub	sp, #16
 8012100:	af00      	add	r7, sp, #0
 8012102:	6078      	str	r0, [r7, #4]
 8012104:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012106:	2300      	movs	r3, #0
 8012108:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801210a:	2300      	movs	r3, #0
 801210c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801210e:	2300      	movs	r3, #0
 8012110:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8012112:	683b      	ldr	r3, [r7, #0]
 8012114:	885b      	ldrh	r3, [r3, #2]
 8012116:	0a1b      	lsrs	r3, r3, #8
 8012118:	b29b      	uxth	r3, r3
 801211a:	3b01      	subs	r3, #1
 801211c:	2b0e      	cmp	r3, #14
 801211e:	f200 8152 	bhi.w	80123c6 <USBD_GetDescriptor+0x2ca>
 8012122:	a201      	add	r2, pc, #4	; (adr r2, 8012128 <USBD_GetDescriptor+0x2c>)
 8012124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012128:	08012199 	.word	0x08012199
 801212c:	080121b1 	.word	0x080121b1
 8012130:	080121f1 	.word	0x080121f1
 8012134:	080123c7 	.word	0x080123c7
 8012138:	080123c7 	.word	0x080123c7
 801213c:	08012367 	.word	0x08012367
 8012140:	08012393 	.word	0x08012393
 8012144:	080123c7 	.word	0x080123c7
 8012148:	080123c7 	.word	0x080123c7
 801214c:	080123c7 	.word	0x080123c7
 8012150:	080123c7 	.word	0x080123c7
 8012154:	080123c7 	.word	0x080123c7
 8012158:	080123c7 	.word	0x080123c7
 801215c:	080123c7 	.word	0x080123c7
 8012160:	08012165 	.word	0x08012165
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801216a:	69db      	ldr	r3, [r3, #28]
 801216c:	2b00      	cmp	r3, #0
 801216e:	d00b      	beq.n	8012188 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012176:	69db      	ldr	r3, [r3, #28]
 8012178:	687a      	ldr	r2, [r7, #4]
 801217a:	7c12      	ldrb	r2, [r2, #16]
 801217c:	f107 0108 	add.w	r1, r7, #8
 8012180:	4610      	mov	r0, r2
 8012182:	4798      	blx	r3
 8012184:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012186:	e126      	b.n	80123d6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012188:	6839      	ldr	r1, [r7, #0]
 801218a:	6878      	ldr	r0, [r7, #4]
 801218c:	f000 fb0e 	bl	80127ac <USBD_CtlError>
        err++;
 8012190:	7afb      	ldrb	r3, [r7, #11]
 8012192:	3301      	adds	r3, #1
 8012194:	72fb      	strb	r3, [r7, #11]
      break;
 8012196:	e11e      	b.n	80123d6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801219e:	681b      	ldr	r3, [r3, #0]
 80121a0:	687a      	ldr	r2, [r7, #4]
 80121a2:	7c12      	ldrb	r2, [r2, #16]
 80121a4:	f107 0108 	add.w	r1, r7, #8
 80121a8:	4610      	mov	r0, r2
 80121aa:	4798      	blx	r3
 80121ac:	60f8      	str	r0, [r7, #12]
      break;
 80121ae:	e112      	b.n	80123d6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	7c1b      	ldrb	r3, [r3, #16]
 80121b4:	2b00      	cmp	r3, #0
 80121b6:	d10d      	bne.n	80121d4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80121be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80121c0:	f107 0208 	add.w	r2, r7, #8
 80121c4:	4610      	mov	r0, r2
 80121c6:	4798      	blx	r3
 80121c8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80121ca:	68fb      	ldr	r3, [r7, #12]
 80121cc:	3301      	adds	r3, #1
 80121ce:	2202      	movs	r2, #2
 80121d0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80121d2:	e100      	b.n	80123d6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80121d4:	687b      	ldr	r3, [r7, #4]
 80121d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80121da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80121dc:	f107 0208 	add.w	r2, r7, #8
 80121e0:	4610      	mov	r0, r2
 80121e2:	4798      	blx	r3
 80121e4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80121e6:	68fb      	ldr	r3, [r7, #12]
 80121e8:	3301      	adds	r3, #1
 80121ea:	2202      	movs	r2, #2
 80121ec:	701a      	strb	r2, [r3, #0]
      break;
 80121ee:	e0f2      	b.n	80123d6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80121f0:	683b      	ldr	r3, [r7, #0]
 80121f2:	885b      	ldrh	r3, [r3, #2]
 80121f4:	b2db      	uxtb	r3, r3
 80121f6:	2b05      	cmp	r3, #5
 80121f8:	f200 80ac 	bhi.w	8012354 <USBD_GetDescriptor+0x258>
 80121fc:	a201      	add	r2, pc, #4	; (adr r2, 8012204 <USBD_GetDescriptor+0x108>)
 80121fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012202:	bf00      	nop
 8012204:	0801221d 	.word	0x0801221d
 8012208:	08012251 	.word	0x08012251
 801220c:	08012285 	.word	0x08012285
 8012210:	080122b9 	.word	0x080122b9
 8012214:	080122ed 	.word	0x080122ed
 8012218:	08012321 	.word	0x08012321
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012222:	685b      	ldr	r3, [r3, #4]
 8012224:	2b00      	cmp	r3, #0
 8012226:	d00b      	beq.n	8012240 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801222e:	685b      	ldr	r3, [r3, #4]
 8012230:	687a      	ldr	r2, [r7, #4]
 8012232:	7c12      	ldrb	r2, [r2, #16]
 8012234:	f107 0108 	add.w	r1, r7, #8
 8012238:	4610      	mov	r0, r2
 801223a:	4798      	blx	r3
 801223c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801223e:	e091      	b.n	8012364 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012240:	6839      	ldr	r1, [r7, #0]
 8012242:	6878      	ldr	r0, [r7, #4]
 8012244:	f000 fab2 	bl	80127ac <USBD_CtlError>
            err++;
 8012248:	7afb      	ldrb	r3, [r7, #11]
 801224a:	3301      	adds	r3, #1
 801224c:	72fb      	strb	r3, [r7, #11]
          break;
 801224e:	e089      	b.n	8012364 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012256:	689b      	ldr	r3, [r3, #8]
 8012258:	2b00      	cmp	r3, #0
 801225a:	d00b      	beq.n	8012274 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801225c:	687b      	ldr	r3, [r7, #4]
 801225e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012262:	689b      	ldr	r3, [r3, #8]
 8012264:	687a      	ldr	r2, [r7, #4]
 8012266:	7c12      	ldrb	r2, [r2, #16]
 8012268:	f107 0108 	add.w	r1, r7, #8
 801226c:	4610      	mov	r0, r2
 801226e:	4798      	blx	r3
 8012270:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012272:	e077      	b.n	8012364 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012274:	6839      	ldr	r1, [r7, #0]
 8012276:	6878      	ldr	r0, [r7, #4]
 8012278:	f000 fa98 	bl	80127ac <USBD_CtlError>
            err++;
 801227c:	7afb      	ldrb	r3, [r7, #11]
 801227e:	3301      	adds	r3, #1
 8012280:	72fb      	strb	r3, [r7, #11]
          break;
 8012282:	e06f      	b.n	8012364 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801228a:	68db      	ldr	r3, [r3, #12]
 801228c:	2b00      	cmp	r3, #0
 801228e:	d00b      	beq.n	80122a8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012296:	68db      	ldr	r3, [r3, #12]
 8012298:	687a      	ldr	r2, [r7, #4]
 801229a:	7c12      	ldrb	r2, [r2, #16]
 801229c:	f107 0108 	add.w	r1, r7, #8
 80122a0:	4610      	mov	r0, r2
 80122a2:	4798      	blx	r3
 80122a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80122a6:	e05d      	b.n	8012364 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80122a8:	6839      	ldr	r1, [r7, #0]
 80122aa:	6878      	ldr	r0, [r7, #4]
 80122ac:	f000 fa7e 	bl	80127ac <USBD_CtlError>
            err++;
 80122b0:	7afb      	ldrb	r3, [r7, #11]
 80122b2:	3301      	adds	r3, #1
 80122b4:	72fb      	strb	r3, [r7, #11]
          break;
 80122b6:	e055      	b.n	8012364 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80122be:	691b      	ldr	r3, [r3, #16]
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d00b      	beq.n	80122dc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80122ca:	691b      	ldr	r3, [r3, #16]
 80122cc:	687a      	ldr	r2, [r7, #4]
 80122ce:	7c12      	ldrb	r2, [r2, #16]
 80122d0:	f107 0108 	add.w	r1, r7, #8
 80122d4:	4610      	mov	r0, r2
 80122d6:	4798      	blx	r3
 80122d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80122da:	e043      	b.n	8012364 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80122dc:	6839      	ldr	r1, [r7, #0]
 80122de:	6878      	ldr	r0, [r7, #4]
 80122e0:	f000 fa64 	bl	80127ac <USBD_CtlError>
            err++;
 80122e4:	7afb      	ldrb	r3, [r7, #11]
 80122e6:	3301      	adds	r3, #1
 80122e8:	72fb      	strb	r3, [r7, #11]
          break;
 80122ea:	e03b      	b.n	8012364 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80122f2:	695b      	ldr	r3, [r3, #20]
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	d00b      	beq.n	8012310 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80122fe:	695b      	ldr	r3, [r3, #20]
 8012300:	687a      	ldr	r2, [r7, #4]
 8012302:	7c12      	ldrb	r2, [r2, #16]
 8012304:	f107 0108 	add.w	r1, r7, #8
 8012308:	4610      	mov	r0, r2
 801230a:	4798      	blx	r3
 801230c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801230e:	e029      	b.n	8012364 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012310:	6839      	ldr	r1, [r7, #0]
 8012312:	6878      	ldr	r0, [r7, #4]
 8012314:	f000 fa4a 	bl	80127ac <USBD_CtlError>
            err++;
 8012318:	7afb      	ldrb	r3, [r7, #11]
 801231a:	3301      	adds	r3, #1
 801231c:	72fb      	strb	r3, [r7, #11]
          break;
 801231e:	e021      	b.n	8012364 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012326:	699b      	ldr	r3, [r3, #24]
 8012328:	2b00      	cmp	r3, #0
 801232a:	d00b      	beq.n	8012344 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012332:	699b      	ldr	r3, [r3, #24]
 8012334:	687a      	ldr	r2, [r7, #4]
 8012336:	7c12      	ldrb	r2, [r2, #16]
 8012338:	f107 0108 	add.w	r1, r7, #8
 801233c:	4610      	mov	r0, r2
 801233e:	4798      	blx	r3
 8012340:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012342:	e00f      	b.n	8012364 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012344:	6839      	ldr	r1, [r7, #0]
 8012346:	6878      	ldr	r0, [r7, #4]
 8012348:	f000 fa30 	bl	80127ac <USBD_CtlError>
            err++;
 801234c:	7afb      	ldrb	r3, [r7, #11]
 801234e:	3301      	adds	r3, #1
 8012350:	72fb      	strb	r3, [r7, #11]
          break;
 8012352:	e007      	b.n	8012364 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8012354:	6839      	ldr	r1, [r7, #0]
 8012356:	6878      	ldr	r0, [r7, #4]
 8012358:	f000 fa28 	bl	80127ac <USBD_CtlError>
          err++;
 801235c:	7afb      	ldrb	r3, [r7, #11]
 801235e:	3301      	adds	r3, #1
 8012360:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8012362:	bf00      	nop
      }
      break;
 8012364:	e037      	b.n	80123d6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	7c1b      	ldrb	r3, [r3, #16]
 801236a:	2b00      	cmp	r3, #0
 801236c:	d109      	bne.n	8012382 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801236e:	687b      	ldr	r3, [r7, #4]
 8012370:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012376:	f107 0208 	add.w	r2, r7, #8
 801237a:	4610      	mov	r0, r2
 801237c:	4798      	blx	r3
 801237e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012380:	e029      	b.n	80123d6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012382:	6839      	ldr	r1, [r7, #0]
 8012384:	6878      	ldr	r0, [r7, #4]
 8012386:	f000 fa11 	bl	80127ac <USBD_CtlError>
        err++;
 801238a:	7afb      	ldrb	r3, [r7, #11]
 801238c:	3301      	adds	r3, #1
 801238e:	72fb      	strb	r3, [r7, #11]
      break;
 8012390:	e021      	b.n	80123d6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	7c1b      	ldrb	r3, [r3, #16]
 8012396:	2b00      	cmp	r3, #0
 8012398:	d10d      	bne.n	80123b6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80123a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80123a2:	f107 0208 	add.w	r2, r7, #8
 80123a6:	4610      	mov	r0, r2
 80123a8:	4798      	blx	r3
 80123aa:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80123ac:	68fb      	ldr	r3, [r7, #12]
 80123ae:	3301      	adds	r3, #1
 80123b0:	2207      	movs	r2, #7
 80123b2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80123b4:	e00f      	b.n	80123d6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80123b6:	6839      	ldr	r1, [r7, #0]
 80123b8:	6878      	ldr	r0, [r7, #4]
 80123ba:	f000 f9f7 	bl	80127ac <USBD_CtlError>
        err++;
 80123be:	7afb      	ldrb	r3, [r7, #11]
 80123c0:	3301      	adds	r3, #1
 80123c2:	72fb      	strb	r3, [r7, #11]
      break;
 80123c4:	e007      	b.n	80123d6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80123c6:	6839      	ldr	r1, [r7, #0]
 80123c8:	6878      	ldr	r0, [r7, #4]
 80123ca:	f000 f9ef 	bl	80127ac <USBD_CtlError>
      err++;
 80123ce:	7afb      	ldrb	r3, [r7, #11]
 80123d0:	3301      	adds	r3, #1
 80123d2:	72fb      	strb	r3, [r7, #11]
      break;
 80123d4:	bf00      	nop
  }

  if (err != 0U)
 80123d6:	7afb      	ldrb	r3, [r7, #11]
 80123d8:	2b00      	cmp	r3, #0
 80123da:	d11e      	bne.n	801241a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80123dc:	683b      	ldr	r3, [r7, #0]
 80123de:	88db      	ldrh	r3, [r3, #6]
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d016      	beq.n	8012412 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80123e4:	893b      	ldrh	r3, [r7, #8]
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	d00e      	beq.n	8012408 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80123ea:	683b      	ldr	r3, [r7, #0]
 80123ec:	88da      	ldrh	r2, [r3, #6]
 80123ee:	893b      	ldrh	r3, [r7, #8]
 80123f0:	4293      	cmp	r3, r2
 80123f2:	bf28      	it	cs
 80123f4:	4613      	movcs	r3, r2
 80123f6:	b29b      	uxth	r3, r3
 80123f8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80123fa:	893b      	ldrh	r3, [r7, #8]
 80123fc:	461a      	mov	r2, r3
 80123fe:	68f9      	ldr	r1, [r7, #12]
 8012400:	6878      	ldr	r0, [r7, #4]
 8012402:	f000 fa44 	bl	801288e <USBD_CtlSendData>
 8012406:	e009      	b.n	801241c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8012408:	6839      	ldr	r1, [r7, #0]
 801240a:	6878      	ldr	r0, [r7, #4]
 801240c:	f000 f9ce 	bl	80127ac <USBD_CtlError>
 8012410:	e004      	b.n	801241c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8012412:	6878      	ldr	r0, [r7, #4]
 8012414:	f000 fa95 	bl	8012942 <USBD_CtlSendStatus>
 8012418:	e000      	b.n	801241c <USBD_GetDescriptor+0x320>
    return;
 801241a:	bf00      	nop
  }
}
 801241c:	3710      	adds	r7, #16
 801241e:	46bd      	mov	sp, r7
 8012420:	bd80      	pop	{r7, pc}
 8012422:	bf00      	nop

08012424 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012424:	b580      	push	{r7, lr}
 8012426:	b084      	sub	sp, #16
 8012428:	af00      	add	r7, sp, #0
 801242a:	6078      	str	r0, [r7, #4]
 801242c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801242e:	683b      	ldr	r3, [r7, #0]
 8012430:	889b      	ldrh	r3, [r3, #4]
 8012432:	2b00      	cmp	r3, #0
 8012434:	d131      	bne.n	801249a <USBD_SetAddress+0x76>
 8012436:	683b      	ldr	r3, [r7, #0]
 8012438:	88db      	ldrh	r3, [r3, #6]
 801243a:	2b00      	cmp	r3, #0
 801243c:	d12d      	bne.n	801249a <USBD_SetAddress+0x76>
 801243e:	683b      	ldr	r3, [r7, #0]
 8012440:	885b      	ldrh	r3, [r3, #2]
 8012442:	2b7f      	cmp	r3, #127	; 0x7f
 8012444:	d829      	bhi.n	801249a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8012446:	683b      	ldr	r3, [r7, #0]
 8012448:	885b      	ldrh	r3, [r3, #2]
 801244a:	b2db      	uxtb	r3, r3
 801244c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012450:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012458:	b2db      	uxtb	r3, r3
 801245a:	2b03      	cmp	r3, #3
 801245c:	d104      	bne.n	8012468 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801245e:	6839      	ldr	r1, [r7, #0]
 8012460:	6878      	ldr	r0, [r7, #4]
 8012462:	f000 f9a3 	bl	80127ac <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012466:	e01d      	b.n	80124a4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	7bfa      	ldrb	r2, [r7, #15]
 801246c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8012470:	7bfb      	ldrb	r3, [r7, #15]
 8012472:	4619      	mov	r1, r3
 8012474:	6878      	ldr	r0, [r7, #4]
 8012476:	f000 ff6f 	bl	8013358 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801247a:	6878      	ldr	r0, [r7, #4]
 801247c:	f000 fa61 	bl	8012942 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8012480:	7bfb      	ldrb	r3, [r7, #15]
 8012482:	2b00      	cmp	r3, #0
 8012484:	d004      	beq.n	8012490 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012486:	687b      	ldr	r3, [r7, #4]
 8012488:	2202      	movs	r2, #2
 801248a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801248e:	e009      	b.n	80124a4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	2201      	movs	r2, #1
 8012494:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012498:	e004      	b.n	80124a4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801249a:	6839      	ldr	r1, [r7, #0]
 801249c:	6878      	ldr	r0, [r7, #4]
 801249e:	f000 f985 	bl	80127ac <USBD_CtlError>
  }
}
 80124a2:	bf00      	nop
 80124a4:	bf00      	nop
 80124a6:	3710      	adds	r7, #16
 80124a8:	46bd      	mov	sp, r7
 80124aa:	bd80      	pop	{r7, pc}

080124ac <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80124ac:	b580      	push	{r7, lr}
 80124ae:	b084      	sub	sp, #16
 80124b0:	af00      	add	r7, sp, #0
 80124b2:	6078      	str	r0, [r7, #4]
 80124b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80124b6:	2300      	movs	r3, #0
 80124b8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80124ba:	683b      	ldr	r3, [r7, #0]
 80124bc:	885b      	ldrh	r3, [r3, #2]
 80124be:	b2da      	uxtb	r2, r3
 80124c0:	4b4c      	ldr	r3, [pc, #304]	; (80125f4 <USBD_SetConfig+0x148>)
 80124c2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80124c4:	4b4b      	ldr	r3, [pc, #300]	; (80125f4 <USBD_SetConfig+0x148>)
 80124c6:	781b      	ldrb	r3, [r3, #0]
 80124c8:	2b01      	cmp	r3, #1
 80124ca:	d905      	bls.n	80124d8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80124cc:	6839      	ldr	r1, [r7, #0]
 80124ce:	6878      	ldr	r0, [r7, #4]
 80124d0:	f000 f96c 	bl	80127ac <USBD_CtlError>
    return USBD_FAIL;
 80124d4:	2303      	movs	r3, #3
 80124d6:	e088      	b.n	80125ea <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80124de:	b2db      	uxtb	r3, r3
 80124e0:	2b02      	cmp	r3, #2
 80124e2:	d002      	beq.n	80124ea <USBD_SetConfig+0x3e>
 80124e4:	2b03      	cmp	r3, #3
 80124e6:	d025      	beq.n	8012534 <USBD_SetConfig+0x88>
 80124e8:	e071      	b.n	80125ce <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80124ea:	4b42      	ldr	r3, [pc, #264]	; (80125f4 <USBD_SetConfig+0x148>)
 80124ec:	781b      	ldrb	r3, [r3, #0]
 80124ee:	2b00      	cmp	r3, #0
 80124f0:	d01c      	beq.n	801252c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80124f2:	4b40      	ldr	r3, [pc, #256]	; (80125f4 <USBD_SetConfig+0x148>)
 80124f4:	781b      	ldrb	r3, [r3, #0]
 80124f6:	461a      	mov	r2, r3
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80124fc:	4b3d      	ldr	r3, [pc, #244]	; (80125f4 <USBD_SetConfig+0x148>)
 80124fe:	781b      	ldrb	r3, [r3, #0]
 8012500:	4619      	mov	r1, r3
 8012502:	6878      	ldr	r0, [r7, #4]
 8012504:	f7ff f91e 	bl	8011744 <USBD_SetClassConfig>
 8012508:	4603      	mov	r3, r0
 801250a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 801250c:	7bfb      	ldrb	r3, [r7, #15]
 801250e:	2b00      	cmp	r3, #0
 8012510:	d004      	beq.n	801251c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8012512:	6839      	ldr	r1, [r7, #0]
 8012514:	6878      	ldr	r0, [r7, #4]
 8012516:	f000 f949 	bl	80127ac <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801251a:	e065      	b.n	80125e8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801251c:	6878      	ldr	r0, [r7, #4]
 801251e:	f000 fa10 	bl	8012942 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	2203      	movs	r2, #3
 8012526:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 801252a:	e05d      	b.n	80125e8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 801252c:	6878      	ldr	r0, [r7, #4]
 801252e:	f000 fa08 	bl	8012942 <USBD_CtlSendStatus>
      break;
 8012532:	e059      	b.n	80125e8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8012534:	4b2f      	ldr	r3, [pc, #188]	; (80125f4 <USBD_SetConfig+0x148>)
 8012536:	781b      	ldrb	r3, [r3, #0]
 8012538:	2b00      	cmp	r3, #0
 801253a:	d112      	bne.n	8012562 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	2202      	movs	r2, #2
 8012540:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8012544:	4b2b      	ldr	r3, [pc, #172]	; (80125f4 <USBD_SetConfig+0x148>)
 8012546:	781b      	ldrb	r3, [r3, #0]
 8012548:	461a      	mov	r2, r3
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801254e:	4b29      	ldr	r3, [pc, #164]	; (80125f4 <USBD_SetConfig+0x148>)
 8012550:	781b      	ldrb	r3, [r3, #0]
 8012552:	4619      	mov	r1, r3
 8012554:	6878      	ldr	r0, [r7, #4]
 8012556:	f7ff f911 	bl	801177c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801255a:	6878      	ldr	r0, [r7, #4]
 801255c:	f000 f9f1 	bl	8012942 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012560:	e042      	b.n	80125e8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8012562:	4b24      	ldr	r3, [pc, #144]	; (80125f4 <USBD_SetConfig+0x148>)
 8012564:	781b      	ldrb	r3, [r3, #0]
 8012566:	461a      	mov	r2, r3
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	685b      	ldr	r3, [r3, #4]
 801256c:	429a      	cmp	r2, r3
 801256e:	d02a      	beq.n	80125c6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012570:	687b      	ldr	r3, [r7, #4]
 8012572:	685b      	ldr	r3, [r3, #4]
 8012574:	b2db      	uxtb	r3, r3
 8012576:	4619      	mov	r1, r3
 8012578:	6878      	ldr	r0, [r7, #4]
 801257a:	f7ff f8ff 	bl	801177c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801257e:	4b1d      	ldr	r3, [pc, #116]	; (80125f4 <USBD_SetConfig+0x148>)
 8012580:	781b      	ldrb	r3, [r3, #0]
 8012582:	461a      	mov	r2, r3
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012588:	4b1a      	ldr	r3, [pc, #104]	; (80125f4 <USBD_SetConfig+0x148>)
 801258a:	781b      	ldrb	r3, [r3, #0]
 801258c:	4619      	mov	r1, r3
 801258e:	6878      	ldr	r0, [r7, #4]
 8012590:	f7ff f8d8 	bl	8011744 <USBD_SetClassConfig>
 8012594:	4603      	mov	r3, r0
 8012596:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8012598:	7bfb      	ldrb	r3, [r7, #15]
 801259a:	2b00      	cmp	r3, #0
 801259c:	d00f      	beq.n	80125be <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 801259e:	6839      	ldr	r1, [r7, #0]
 80125a0:	6878      	ldr	r0, [r7, #4]
 80125a2:	f000 f903 	bl	80127ac <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	685b      	ldr	r3, [r3, #4]
 80125aa:	b2db      	uxtb	r3, r3
 80125ac:	4619      	mov	r1, r3
 80125ae:	6878      	ldr	r0, [r7, #4]
 80125b0:	f7ff f8e4 	bl	801177c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	2202      	movs	r2, #2
 80125b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80125bc:	e014      	b.n	80125e8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80125be:	6878      	ldr	r0, [r7, #4]
 80125c0:	f000 f9bf 	bl	8012942 <USBD_CtlSendStatus>
      break;
 80125c4:	e010      	b.n	80125e8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80125c6:	6878      	ldr	r0, [r7, #4]
 80125c8:	f000 f9bb 	bl	8012942 <USBD_CtlSendStatus>
      break;
 80125cc:	e00c      	b.n	80125e8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80125ce:	6839      	ldr	r1, [r7, #0]
 80125d0:	6878      	ldr	r0, [r7, #4]
 80125d2:	f000 f8eb 	bl	80127ac <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80125d6:	4b07      	ldr	r3, [pc, #28]	; (80125f4 <USBD_SetConfig+0x148>)
 80125d8:	781b      	ldrb	r3, [r3, #0]
 80125da:	4619      	mov	r1, r3
 80125dc:	6878      	ldr	r0, [r7, #4]
 80125de:	f7ff f8cd 	bl	801177c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80125e2:	2303      	movs	r3, #3
 80125e4:	73fb      	strb	r3, [r7, #15]
      break;
 80125e6:	bf00      	nop
  }

  return ret;
 80125e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80125ea:	4618      	mov	r0, r3
 80125ec:	3710      	adds	r7, #16
 80125ee:	46bd      	mov	sp, r7
 80125f0:	bd80      	pop	{r7, pc}
 80125f2:	bf00      	nop
 80125f4:	20001034 	.word	0x20001034

080125f8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80125f8:	b580      	push	{r7, lr}
 80125fa:	b082      	sub	sp, #8
 80125fc:	af00      	add	r7, sp, #0
 80125fe:	6078      	str	r0, [r7, #4]
 8012600:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8012602:	683b      	ldr	r3, [r7, #0]
 8012604:	88db      	ldrh	r3, [r3, #6]
 8012606:	2b01      	cmp	r3, #1
 8012608:	d004      	beq.n	8012614 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801260a:	6839      	ldr	r1, [r7, #0]
 801260c:	6878      	ldr	r0, [r7, #4]
 801260e:	f000 f8cd 	bl	80127ac <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8012612:	e023      	b.n	801265c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801261a:	b2db      	uxtb	r3, r3
 801261c:	2b02      	cmp	r3, #2
 801261e:	dc02      	bgt.n	8012626 <USBD_GetConfig+0x2e>
 8012620:	2b00      	cmp	r3, #0
 8012622:	dc03      	bgt.n	801262c <USBD_GetConfig+0x34>
 8012624:	e015      	b.n	8012652 <USBD_GetConfig+0x5a>
 8012626:	2b03      	cmp	r3, #3
 8012628:	d00b      	beq.n	8012642 <USBD_GetConfig+0x4a>
 801262a:	e012      	b.n	8012652 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	2200      	movs	r2, #0
 8012630:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	3308      	adds	r3, #8
 8012636:	2201      	movs	r2, #1
 8012638:	4619      	mov	r1, r3
 801263a:	6878      	ldr	r0, [r7, #4]
 801263c:	f000 f927 	bl	801288e <USBD_CtlSendData>
        break;
 8012640:	e00c      	b.n	801265c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8012642:	687b      	ldr	r3, [r7, #4]
 8012644:	3304      	adds	r3, #4
 8012646:	2201      	movs	r2, #1
 8012648:	4619      	mov	r1, r3
 801264a:	6878      	ldr	r0, [r7, #4]
 801264c:	f000 f91f 	bl	801288e <USBD_CtlSendData>
        break;
 8012650:	e004      	b.n	801265c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8012652:	6839      	ldr	r1, [r7, #0]
 8012654:	6878      	ldr	r0, [r7, #4]
 8012656:	f000 f8a9 	bl	80127ac <USBD_CtlError>
        break;
 801265a:	bf00      	nop
}
 801265c:	bf00      	nop
 801265e:	3708      	adds	r7, #8
 8012660:	46bd      	mov	sp, r7
 8012662:	bd80      	pop	{r7, pc}

08012664 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012664:	b580      	push	{r7, lr}
 8012666:	b082      	sub	sp, #8
 8012668:	af00      	add	r7, sp, #0
 801266a:	6078      	str	r0, [r7, #4]
 801266c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801266e:	687b      	ldr	r3, [r7, #4]
 8012670:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012674:	b2db      	uxtb	r3, r3
 8012676:	3b01      	subs	r3, #1
 8012678:	2b02      	cmp	r3, #2
 801267a:	d81e      	bhi.n	80126ba <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801267c:	683b      	ldr	r3, [r7, #0]
 801267e:	88db      	ldrh	r3, [r3, #6]
 8012680:	2b02      	cmp	r3, #2
 8012682:	d004      	beq.n	801268e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8012684:	6839      	ldr	r1, [r7, #0]
 8012686:	6878      	ldr	r0, [r7, #4]
 8012688:	f000 f890 	bl	80127ac <USBD_CtlError>
        break;
 801268c:	e01a      	b.n	80126c4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801268e:	687b      	ldr	r3, [r7, #4]
 8012690:	2201      	movs	r2, #1
 8012692:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8012694:	687b      	ldr	r3, [r7, #4]
 8012696:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 801269a:	2b00      	cmp	r3, #0
 801269c:	d005      	beq.n	80126aa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	68db      	ldr	r3, [r3, #12]
 80126a2:	f043 0202 	orr.w	r2, r3, #2
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	330c      	adds	r3, #12
 80126ae:	2202      	movs	r2, #2
 80126b0:	4619      	mov	r1, r3
 80126b2:	6878      	ldr	r0, [r7, #4]
 80126b4:	f000 f8eb 	bl	801288e <USBD_CtlSendData>
      break;
 80126b8:	e004      	b.n	80126c4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80126ba:	6839      	ldr	r1, [r7, #0]
 80126bc:	6878      	ldr	r0, [r7, #4]
 80126be:	f000 f875 	bl	80127ac <USBD_CtlError>
      break;
 80126c2:	bf00      	nop
  }
}
 80126c4:	bf00      	nop
 80126c6:	3708      	adds	r7, #8
 80126c8:	46bd      	mov	sp, r7
 80126ca:	bd80      	pop	{r7, pc}

080126cc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80126cc:	b580      	push	{r7, lr}
 80126ce:	b082      	sub	sp, #8
 80126d0:	af00      	add	r7, sp, #0
 80126d2:	6078      	str	r0, [r7, #4]
 80126d4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80126d6:	683b      	ldr	r3, [r7, #0]
 80126d8:	885b      	ldrh	r3, [r3, #2]
 80126da:	2b01      	cmp	r3, #1
 80126dc:	d106      	bne.n	80126ec <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	2201      	movs	r2, #1
 80126e2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80126e6:	6878      	ldr	r0, [r7, #4]
 80126e8:	f000 f92b 	bl	8012942 <USBD_CtlSendStatus>
  }
}
 80126ec:	bf00      	nop
 80126ee:	3708      	adds	r7, #8
 80126f0:	46bd      	mov	sp, r7
 80126f2:	bd80      	pop	{r7, pc}

080126f4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80126f4:	b580      	push	{r7, lr}
 80126f6:	b082      	sub	sp, #8
 80126f8:	af00      	add	r7, sp, #0
 80126fa:	6078      	str	r0, [r7, #4]
 80126fc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012704:	b2db      	uxtb	r3, r3
 8012706:	3b01      	subs	r3, #1
 8012708:	2b02      	cmp	r3, #2
 801270a:	d80b      	bhi.n	8012724 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801270c:	683b      	ldr	r3, [r7, #0]
 801270e:	885b      	ldrh	r3, [r3, #2]
 8012710:	2b01      	cmp	r3, #1
 8012712:	d10c      	bne.n	801272e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8012714:	687b      	ldr	r3, [r7, #4]
 8012716:	2200      	movs	r2, #0
 8012718:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801271c:	6878      	ldr	r0, [r7, #4]
 801271e:	f000 f910 	bl	8012942 <USBD_CtlSendStatus>
      }
      break;
 8012722:	e004      	b.n	801272e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8012724:	6839      	ldr	r1, [r7, #0]
 8012726:	6878      	ldr	r0, [r7, #4]
 8012728:	f000 f840 	bl	80127ac <USBD_CtlError>
      break;
 801272c:	e000      	b.n	8012730 <USBD_ClrFeature+0x3c>
      break;
 801272e:	bf00      	nop
  }
}
 8012730:	bf00      	nop
 8012732:	3708      	adds	r7, #8
 8012734:	46bd      	mov	sp, r7
 8012736:	bd80      	pop	{r7, pc}

08012738 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8012738:	b580      	push	{r7, lr}
 801273a:	b084      	sub	sp, #16
 801273c:	af00      	add	r7, sp, #0
 801273e:	6078      	str	r0, [r7, #4]
 8012740:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8012742:	683b      	ldr	r3, [r7, #0]
 8012744:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	781a      	ldrb	r2, [r3, #0]
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801274e:	68fb      	ldr	r3, [r7, #12]
 8012750:	3301      	adds	r3, #1
 8012752:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8012754:	68fb      	ldr	r3, [r7, #12]
 8012756:	781a      	ldrb	r2, [r3, #0]
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 801275c:	68fb      	ldr	r3, [r7, #12]
 801275e:	3301      	adds	r3, #1
 8012760:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8012762:	68f8      	ldr	r0, [r7, #12]
 8012764:	f7ff fa91 	bl	8011c8a <SWAPBYTE>
 8012768:	4603      	mov	r3, r0
 801276a:	461a      	mov	r2, r3
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8012770:	68fb      	ldr	r3, [r7, #12]
 8012772:	3301      	adds	r3, #1
 8012774:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012776:	68fb      	ldr	r3, [r7, #12]
 8012778:	3301      	adds	r3, #1
 801277a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801277c:	68f8      	ldr	r0, [r7, #12]
 801277e:	f7ff fa84 	bl	8011c8a <SWAPBYTE>
 8012782:	4603      	mov	r3, r0
 8012784:	461a      	mov	r2, r3
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	3301      	adds	r3, #1
 801278e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012790:	68fb      	ldr	r3, [r7, #12]
 8012792:	3301      	adds	r3, #1
 8012794:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8012796:	68f8      	ldr	r0, [r7, #12]
 8012798:	f7ff fa77 	bl	8011c8a <SWAPBYTE>
 801279c:	4603      	mov	r3, r0
 801279e:	461a      	mov	r2, r3
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	80da      	strh	r2, [r3, #6]
}
 80127a4:	bf00      	nop
 80127a6:	3710      	adds	r7, #16
 80127a8:	46bd      	mov	sp, r7
 80127aa:	bd80      	pop	{r7, pc}

080127ac <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80127ac:	b580      	push	{r7, lr}
 80127ae:	b082      	sub	sp, #8
 80127b0:	af00      	add	r7, sp, #0
 80127b2:	6078      	str	r0, [r7, #4]
 80127b4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80127b6:	2180      	movs	r1, #128	; 0x80
 80127b8:	6878      	ldr	r0, [r7, #4]
 80127ba:	f000 fd35 	bl	8013228 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80127be:	2100      	movs	r1, #0
 80127c0:	6878      	ldr	r0, [r7, #4]
 80127c2:	f000 fd31 	bl	8013228 <USBD_LL_StallEP>
}
 80127c6:	bf00      	nop
 80127c8:	3708      	adds	r7, #8
 80127ca:	46bd      	mov	sp, r7
 80127cc:	bd80      	pop	{r7, pc}

080127ce <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80127ce:	b580      	push	{r7, lr}
 80127d0:	b086      	sub	sp, #24
 80127d2:	af00      	add	r7, sp, #0
 80127d4:	60f8      	str	r0, [r7, #12]
 80127d6:	60b9      	str	r1, [r7, #8]
 80127d8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80127da:	2300      	movs	r3, #0
 80127dc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80127de:	68fb      	ldr	r3, [r7, #12]
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d036      	beq.n	8012852 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80127e4:	68fb      	ldr	r3, [r7, #12]
 80127e6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80127e8:	6938      	ldr	r0, [r7, #16]
 80127ea:	f000 f836 	bl	801285a <USBD_GetLen>
 80127ee:	4603      	mov	r3, r0
 80127f0:	3301      	adds	r3, #1
 80127f2:	b29b      	uxth	r3, r3
 80127f4:	005b      	lsls	r3, r3, #1
 80127f6:	b29a      	uxth	r2, r3
 80127f8:	687b      	ldr	r3, [r7, #4]
 80127fa:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80127fc:	7dfb      	ldrb	r3, [r7, #23]
 80127fe:	68ba      	ldr	r2, [r7, #8]
 8012800:	4413      	add	r3, r2
 8012802:	687a      	ldr	r2, [r7, #4]
 8012804:	7812      	ldrb	r2, [r2, #0]
 8012806:	701a      	strb	r2, [r3, #0]
  idx++;
 8012808:	7dfb      	ldrb	r3, [r7, #23]
 801280a:	3301      	adds	r3, #1
 801280c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801280e:	7dfb      	ldrb	r3, [r7, #23]
 8012810:	68ba      	ldr	r2, [r7, #8]
 8012812:	4413      	add	r3, r2
 8012814:	2203      	movs	r2, #3
 8012816:	701a      	strb	r2, [r3, #0]
  idx++;
 8012818:	7dfb      	ldrb	r3, [r7, #23]
 801281a:	3301      	adds	r3, #1
 801281c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801281e:	e013      	b.n	8012848 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8012820:	7dfb      	ldrb	r3, [r7, #23]
 8012822:	68ba      	ldr	r2, [r7, #8]
 8012824:	4413      	add	r3, r2
 8012826:	693a      	ldr	r2, [r7, #16]
 8012828:	7812      	ldrb	r2, [r2, #0]
 801282a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801282c:	693b      	ldr	r3, [r7, #16]
 801282e:	3301      	adds	r3, #1
 8012830:	613b      	str	r3, [r7, #16]
    idx++;
 8012832:	7dfb      	ldrb	r3, [r7, #23]
 8012834:	3301      	adds	r3, #1
 8012836:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8012838:	7dfb      	ldrb	r3, [r7, #23]
 801283a:	68ba      	ldr	r2, [r7, #8]
 801283c:	4413      	add	r3, r2
 801283e:	2200      	movs	r2, #0
 8012840:	701a      	strb	r2, [r3, #0]
    idx++;
 8012842:	7dfb      	ldrb	r3, [r7, #23]
 8012844:	3301      	adds	r3, #1
 8012846:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8012848:	693b      	ldr	r3, [r7, #16]
 801284a:	781b      	ldrb	r3, [r3, #0]
 801284c:	2b00      	cmp	r3, #0
 801284e:	d1e7      	bne.n	8012820 <USBD_GetString+0x52>
 8012850:	e000      	b.n	8012854 <USBD_GetString+0x86>
    return;
 8012852:	bf00      	nop
  }
}
 8012854:	3718      	adds	r7, #24
 8012856:	46bd      	mov	sp, r7
 8012858:	bd80      	pop	{r7, pc}

0801285a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801285a:	b480      	push	{r7}
 801285c:	b085      	sub	sp, #20
 801285e:	af00      	add	r7, sp, #0
 8012860:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8012862:	2300      	movs	r3, #0
 8012864:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8012866:	687b      	ldr	r3, [r7, #4]
 8012868:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801286a:	e005      	b.n	8012878 <USBD_GetLen+0x1e>
  {
    len++;
 801286c:	7bfb      	ldrb	r3, [r7, #15]
 801286e:	3301      	adds	r3, #1
 8012870:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8012872:	68bb      	ldr	r3, [r7, #8]
 8012874:	3301      	adds	r3, #1
 8012876:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8012878:	68bb      	ldr	r3, [r7, #8]
 801287a:	781b      	ldrb	r3, [r3, #0]
 801287c:	2b00      	cmp	r3, #0
 801287e:	d1f5      	bne.n	801286c <USBD_GetLen+0x12>
  }

  return len;
 8012880:	7bfb      	ldrb	r3, [r7, #15]
}
 8012882:	4618      	mov	r0, r3
 8012884:	3714      	adds	r7, #20
 8012886:	46bd      	mov	sp, r7
 8012888:	f85d 7b04 	ldr.w	r7, [sp], #4
 801288c:	4770      	bx	lr

0801288e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801288e:	b580      	push	{r7, lr}
 8012890:	b084      	sub	sp, #16
 8012892:	af00      	add	r7, sp, #0
 8012894:	60f8      	str	r0, [r7, #12]
 8012896:	60b9      	str	r1, [r7, #8]
 8012898:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801289a:	68fb      	ldr	r3, [r7, #12]
 801289c:	2202      	movs	r2, #2
 801289e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80128a2:	68fb      	ldr	r3, [r7, #12]
 80128a4:	687a      	ldr	r2, [r7, #4]
 80128a6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80128a8:	68fb      	ldr	r3, [r7, #12]
 80128aa:	687a      	ldr	r2, [r7, #4]
 80128ac:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	68ba      	ldr	r2, [r7, #8]
 80128b2:	2100      	movs	r1, #0
 80128b4:	68f8      	ldr	r0, [r7, #12]
 80128b6:	f000 fd85 	bl	80133c4 <USBD_LL_Transmit>

  return USBD_OK;
 80128ba:	2300      	movs	r3, #0
}
 80128bc:	4618      	mov	r0, r3
 80128be:	3710      	adds	r7, #16
 80128c0:	46bd      	mov	sp, r7
 80128c2:	bd80      	pop	{r7, pc}

080128c4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80128c4:	b580      	push	{r7, lr}
 80128c6:	b084      	sub	sp, #16
 80128c8:	af00      	add	r7, sp, #0
 80128ca:	60f8      	str	r0, [r7, #12]
 80128cc:	60b9      	str	r1, [r7, #8]
 80128ce:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	68ba      	ldr	r2, [r7, #8]
 80128d4:	2100      	movs	r1, #0
 80128d6:	68f8      	ldr	r0, [r7, #12]
 80128d8:	f000 fd74 	bl	80133c4 <USBD_LL_Transmit>

  return USBD_OK;
 80128dc:	2300      	movs	r3, #0
}
 80128de:	4618      	mov	r0, r3
 80128e0:	3710      	adds	r7, #16
 80128e2:	46bd      	mov	sp, r7
 80128e4:	bd80      	pop	{r7, pc}

080128e6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80128e6:	b580      	push	{r7, lr}
 80128e8:	b084      	sub	sp, #16
 80128ea:	af00      	add	r7, sp, #0
 80128ec:	60f8      	str	r0, [r7, #12]
 80128ee:	60b9      	str	r1, [r7, #8]
 80128f0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80128f2:	68fb      	ldr	r3, [r7, #12]
 80128f4:	2203      	movs	r2, #3
 80128f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80128fa:	68fb      	ldr	r3, [r7, #12]
 80128fc:	687a      	ldr	r2, [r7, #4]
 80128fe:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8012902:	68fb      	ldr	r3, [r7, #12]
 8012904:	687a      	ldr	r2, [r7, #4]
 8012906:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	68ba      	ldr	r2, [r7, #8]
 801290e:	2100      	movs	r1, #0
 8012910:	68f8      	ldr	r0, [r7, #12]
 8012912:	f000 fd8f 	bl	8013434 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012916:	2300      	movs	r3, #0
}
 8012918:	4618      	mov	r0, r3
 801291a:	3710      	adds	r7, #16
 801291c:	46bd      	mov	sp, r7
 801291e:	bd80      	pop	{r7, pc}

08012920 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8012920:	b580      	push	{r7, lr}
 8012922:	b084      	sub	sp, #16
 8012924:	af00      	add	r7, sp, #0
 8012926:	60f8      	str	r0, [r7, #12]
 8012928:	60b9      	str	r1, [r7, #8]
 801292a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	68ba      	ldr	r2, [r7, #8]
 8012930:	2100      	movs	r1, #0
 8012932:	68f8      	ldr	r0, [r7, #12]
 8012934:	f000 fd7e 	bl	8013434 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012938:	2300      	movs	r3, #0
}
 801293a:	4618      	mov	r0, r3
 801293c:	3710      	adds	r7, #16
 801293e:	46bd      	mov	sp, r7
 8012940:	bd80      	pop	{r7, pc}

08012942 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8012942:	b580      	push	{r7, lr}
 8012944:	b082      	sub	sp, #8
 8012946:	af00      	add	r7, sp, #0
 8012948:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	2204      	movs	r2, #4
 801294e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8012952:	2300      	movs	r3, #0
 8012954:	2200      	movs	r2, #0
 8012956:	2100      	movs	r1, #0
 8012958:	6878      	ldr	r0, [r7, #4]
 801295a:	f000 fd33 	bl	80133c4 <USBD_LL_Transmit>

  return USBD_OK;
 801295e:	2300      	movs	r3, #0
}
 8012960:	4618      	mov	r0, r3
 8012962:	3708      	adds	r7, #8
 8012964:	46bd      	mov	sp, r7
 8012966:	bd80      	pop	{r7, pc}

08012968 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8012968:	b580      	push	{r7, lr}
 801296a:	b082      	sub	sp, #8
 801296c:	af00      	add	r7, sp, #0
 801296e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	2205      	movs	r2, #5
 8012974:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012978:	2300      	movs	r3, #0
 801297a:	2200      	movs	r2, #0
 801297c:	2100      	movs	r1, #0
 801297e:	6878      	ldr	r0, [r7, #4]
 8012980:	f000 fd58 	bl	8013434 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012984:	2300      	movs	r3, #0
}
 8012986:	4618      	mov	r0, r3
 8012988:	3708      	adds	r7, #8
 801298a:	46bd      	mov	sp, r7
 801298c:	bd80      	pop	{r7, pc}
	...

08012990 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8012990:	b580      	push	{r7, lr}
 8012992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8012994:	2200      	movs	r2, #0
 8012996:	4912      	ldr	r1, [pc, #72]	; (80129e0 <MX_USB_DEVICE_Init+0x50>)
 8012998:	4812      	ldr	r0, [pc, #72]	; (80129e4 <MX_USB_DEVICE_Init+0x54>)
 801299a:	f7fe fe65 	bl	8011668 <USBD_Init>
 801299e:	4603      	mov	r3, r0
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	d001      	beq.n	80129a8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80129a4:	f7ee fe68 	bl	8001678 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80129a8:	490f      	ldr	r1, [pc, #60]	; (80129e8 <MX_USB_DEVICE_Init+0x58>)
 80129aa:	480e      	ldr	r0, [pc, #56]	; (80129e4 <MX_USB_DEVICE_Init+0x54>)
 80129ac:	f7fe fe8c 	bl	80116c8 <USBD_RegisterClass>
 80129b0:	4603      	mov	r3, r0
 80129b2:	2b00      	cmp	r3, #0
 80129b4:	d001      	beq.n	80129ba <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80129b6:	f7ee fe5f 	bl	8001678 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80129ba:	490c      	ldr	r1, [pc, #48]	; (80129ec <MX_USB_DEVICE_Init+0x5c>)
 80129bc:	4809      	ldr	r0, [pc, #36]	; (80129e4 <MX_USB_DEVICE_Init+0x54>)
 80129be:	f7fe fddd 	bl	801157c <USBD_CDC_RegisterInterface>
 80129c2:	4603      	mov	r3, r0
 80129c4:	2b00      	cmp	r3, #0
 80129c6:	d001      	beq.n	80129cc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80129c8:	f7ee fe56 	bl	8001678 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80129cc:	4805      	ldr	r0, [pc, #20]	; (80129e4 <MX_USB_DEVICE_Init+0x54>)
 80129ce:	f7fe fea2 	bl	8011716 <USBD_Start>
 80129d2:	4603      	mov	r3, r0
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	d001      	beq.n	80129dc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80129d8:	f7ee fe4e 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80129dc:	bf00      	nop
 80129de:	bd80      	pop	{r7, pc}
 80129e0:	20000304 	.word	0x20000304
 80129e4:	20001038 	.word	0x20001038
 80129e8:	200001ec 	.word	0x200001ec
 80129ec:	200002f0 	.word	0x200002f0

080129f0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80129f0:	b580      	push	{r7, lr}
 80129f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80129f4:	2200      	movs	r2, #0
 80129f6:	4905      	ldr	r1, [pc, #20]	; (8012a0c <CDC_Init_FS+0x1c>)
 80129f8:	4805      	ldr	r0, [pc, #20]	; (8012a10 <CDC_Init_FS+0x20>)
 80129fa:	f7fe fdd4 	bl	80115a6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80129fe:	4905      	ldr	r1, [pc, #20]	; (8012a14 <CDC_Init_FS+0x24>)
 8012a00:	4803      	ldr	r0, [pc, #12]	; (8012a10 <CDC_Init_FS+0x20>)
 8012a02:	f7fe fdee 	bl	80115e2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8012a06:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8012a08:	4618      	mov	r0, r3
 8012a0a:	bd80      	pop	{r7, pc}
 8012a0c:	20001b08 	.word	0x20001b08
 8012a10:	20001038 	.word	0x20001038
 8012a14:	20001308 	.word	0x20001308

08012a18 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8012a18:	b480      	push	{r7}
 8012a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8012a1c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8012a1e:	4618      	mov	r0, r3
 8012a20:	46bd      	mov	sp, r7
 8012a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a26:	4770      	bx	lr

08012a28 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8012a28:	b480      	push	{r7}
 8012a2a:	b083      	sub	sp, #12
 8012a2c:	af00      	add	r7, sp, #0
 8012a2e:	4603      	mov	r3, r0
 8012a30:	6039      	str	r1, [r7, #0]
 8012a32:	71fb      	strb	r3, [r7, #7]
 8012a34:	4613      	mov	r3, r2
 8012a36:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8012a38:	79fb      	ldrb	r3, [r7, #7]
 8012a3a:	2b23      	cmp	r3, #35	; 0x23
 8012a3c:	d84a      	bhi.n	8012ad4 <CDC_Control_FS+0xac>
 8012a3e:	a201      	add	r2, pc, #4	; (adr r2, 8012a44 <CDC_Control_FS+0x1c>)
 8012a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a44:	08012ad5 	.word	0x08012ad5
 8012a48:	08012ad5 	.word	0x08012ad5
 8012a4c:	08012ad5 	.word	0x08012ad5
 8012a50:	08012ad5 	.word	0x08012ad5
 8012a54:	08012ad5 	.word	0x08012ad5
 8012a58:	08012ad5 	.word	0x08012ad5
 8012a5c:	08012ad5 	.word	0x08012ad5
 8012a60:	08012ad5 	.word	0x08012ad5
 8012a64:	08012ad5 	.word	0x08012ad5
 8012a68:	08012ad5 	.word	0x08012ad5
 8012a6c:	08012ad5 	.word	0x08012ad5
 8012a70:	08012ad5 	.word	0x08012ad5
 8012a74:	08012ad5 	.word	0x08012ad5
 8012a78:	08012ad5 	.word	0x08012ad5
 8012a7c:	08012ad5 	.word	0x08012ad5
 8012a80:	08012ad5 	.word	0x08012ad5
 8012a84:	08012ad5 	.word	0x08012ad5
 8012a88:	08012ad5 	.word	0x08012ad5
 8012a8c:	08012ad5 	.word	0x08012ad5
 8012a90:	08012ad5 	.word	0x08012ad5
 8012a94:	08012ad5 	.word	0x08012ad5
 8012a98:	08012ad5 	.word	0x08012ad5
 8012a9c:	08012ad5 	.word	0x08012ad5
 8012aa0:	08012ad5 	.word	0x08012ad5
 8012aa4:	08012ad5 	.word	0x08012ad5
 8012aa8:	08012ad5 	.word	0x08012ad5
 8012aac:	08012ad5 	.word	0x08012ad5
 8012ab0:	08012ad5 	.word	0x08012ad5
 8012ab4:	08012ad5 	.word	0x08012ad5
 8012ab8:	08012ad5 	.word	0x08012ad5
 8012abc:	08012ad5 	.word	0x08012ad5
 8012ac0:	08012ad5 	.word	0x08012ad5
 8012ac4:	08012ad5 	.word	0x08012ad5
 8012ac8:	08012ad5 	.word	0x08012ad5
 8012acc:	08012ad5 	.word	0x08012ad5
 8012ad0:	08012ad5 	.word	0x08012ad5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8012ad4:	bf00      	nop
  }

  return (USBD_OK);
 8012ad6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8012ad8:	4618      	mov	r0, r3
 8012ada:	370c      	adds	r7, #12
 8012adc:	46bd      	mov	sp, r7
 8012ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ae2:	4770      	bx	lr

08012ae4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8012ae4:	b580      	push	{r7, lr}
 8012ae6:	b082      	sub	sp, #8
 8012ae8:	af00      	add	r7, sp, #0
 8012aea:	6078      	str	r0, [r7, #4]
 8012aec:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8012aee:	6879      	ldr	r1, [r7, #4]
 8012af0:	4805      	ldr	r0, [pc, #20]	; (8012b08 <CDC_Receive_FS+0x24>)
 8012af2:	f7fe fd76 	bl	80115e2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8012af6:	4804      	ldr	r0, [pc, #16]	; (8012b08 <CDC_Receive_FS+0x24>)
 8012af8:	f7fe fd8c 	bl	8011614 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8012afc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8012afe:	4618      	mov	r0, r3
 8012b00:	3708      	adds	r7, #8
 8012b02:	46bd      	mov	sp, r7
 8012b04:	bd80      	pop	{r7, pc}
 8012b06:	bf00      	nop
 8012b08:	20001038 	.word	0x20001038

08012b0c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8012b0c:	b480      	push	{r7}
 8012b0e:	b087      	sub	sp, #28
 8012b10:	af00      	add	r7, sp, #0
 8012b12:	60f8      	str	r0, [r7, #12]
 8012b14:	60b9      	str	r1, [r7, #8]
 8012b16:	4613      	mov	r3, r2
 8012b18:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8012b1a:	2300      	movs	r3, #0
 8012b1c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8012b1e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012b22:	4618      	mov	r0, r3
 8012b24:	371c      	adds	r7, #28
 8012b26:	46bd      	mov	sp, r7
 8012b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b2c:	4770      	bx	lr
	...

08012b30 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012b30:	b480      	push	{r7}
 8012b32:	b083      	sub	sp, #12
 8012b34:	af00      	add	r7, sp, #0
 8012b36:	4603      	mov	r3, r0
 8012b38:	6039      	str	r1, [r7, #0]
 8012b3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8012b3c:	683b      	ldr	r3, [r7, #0]
 8012b3e:	2212      	movs	r2, #18
 8012b40:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8012b42:	4b03      	ldr	r3, [pc, #12]	; (8012b50 <USBD_FS_DeviceDescriptor+0x20>)
}
 8012b44:	4618      	mov	r0, r3
 8012b46:	370c      	adds	r7, #12
 8012b48:	46bd      	mov	sp, r7
 8012b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b4e:	4770      	bx	lr
 8012b50:	20000324 	.word	0x20000324

08012b54 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012b54:	b480      	push	{r7}
 8012b56:	b083      	sub	sp, #12
 8012b58:	af00      	add	r7, sp, #0
 8012b5a:	4603      	mov	r3, r0
 8012b5c:	6039      	str	r1, [r7, #0]
 8012b5e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012b60:	683b      	ldr	r3, [r7, #0]
 8012b62:	2204      	movs	r2, #4
 8012b64:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8012b66:	4b03      	ldr	r3, [pc, #12]	; (8012b74 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8012b68:	4618      	mov	r0, r3
 8012b6a:	370c      	adds	r7, #12
 8012b6c:	46bd      	mov	sp, r7
 8012b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b72:	4770      	bx	lr
 8012b74:	20000344 	.word	0x20000344

08012b78 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012b78:	b580      	push	{r7, lr}
 8012b7a:	b082      	sub	sp, #8
 8012b7c:	af00      	add	r7, sp, #0
 8012b7e:	4603      	mov	r3, r0
 8012b80:	6039      	str	r1, [r7, #0]
 8012b82:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012b84:	79fb      	ldrb	r3, [r7, #7]
 8012b86:	2b00      	cmp	r3, #0
 8012b88:	d105      	bne.n	8012b96 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012b8a:	683a      	ldr	r2, [r7, #0]
 8012b8c:	4907      	ldr	r1, [pc, #28]	; (8012bac <USBD_FS_ProductStrDescriptor+0x34>)
 8012b8e:	4808      	ldr	r0, [pc, #32]	; (8012bb0 <USBD_FS_ProductStrDescriptor+0x38>)
 8012b90:	f7ff fe1d 	bl	80127ce <USBD_GetString>
 8012b94:	e004      	b.n	8012ba0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012b96:	683a      	ldr	r2, [r7, #0]
 8012b98:	4904      	ldr	r1, [pc, #16]	; (8012bac <USBD_FS_ProductStrDescriptor+0x34>)
 8012b9a:	4805      	ldr	r0, [pc, #20]	; (8012bb0 <USBD_FS_ProductStrDescriptor+0x38>)
 8012b9c:	f7ff fe17 	bl	80127ce <USBD_GetString>
  }
  return USBD_StrDesc;
 8012ba0:	4b02      	ldr	r3, [pc, #8]	; (8012bac <USBD_FS_ProductStrDescriptor+0x34>)
}
 8012ba2:	4618      	mov	r0, r3
 8012ba4:	3708      	adds	r7, #8
 8012ba6:	46bd      	mov	sp, r7
 8012ba8:	bd80      	pop	{r7, pc}
 8012baa:	bf00      	nop
 8012bac:	20002308 	.word	0x20002308
 8012bb0:	08014554 	.word	0x08014554

08012bb4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012bb4:	b580      	push	{r7, lr}
 8012bb6:	b082      	sub	sp, #8
 8012bb8:	af00      	add	r7, sp, #0
 8012bba:	4603      	mov	r3, r0
 8012bbc:	6039      	str	r1, [r7, #0]
 8012bbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012bc0:	683a      	ldr	r2, [r7, #0]
 8012bc2:	4904      	ldr	r1, [pc, #16]	; (8012bd4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8012bc4:	4804      	ldr	r0, [pc, #16]	; (8012bd8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8012bc6:	f7ff fe02 	bl	80127ce <USBD_GetString>
  return USBD_StrDesc;
 8012bca:	4b02      	ldr	r3, [pc, #8]	; (8012bd4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8012bcc:	4618      	mov	r0, r3
 8012bce:	3708      	adds	r7, #8
 8012bd0:	46bd      	mov	sp, r7
 8012bd2:	bd80      	pop	{r7, pc}
 8012bd4:	20002308 	.word	0x20002308
 8012bd8:	0801456c 	.word	0x0801456c

08012bdc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012bdc:	b580      	push	{r7, lr}
 8012bde:	b082      	sub	sp, #8
 8012be0:	af00      	add	r7, sp, #0
 8012be2:	4603      	mov	r3, r0
 8012be4:	6039      	str	r1, [r7, #0]
 8012be6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8012be8:	683b      	ldr	r3, [r7, #0]
 8012bea:	221a      	movs	r2, #26
 8012bec:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8012bee:	f000 f855 	bl	8012c9c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8012bf2:	4b02      	ldr	r3, [pc, #8]	; (8012bfc <USBD_FS_SerialStrDescriptor+0x20>)
}
 8012bf4:	4618      	mov	r0, r3
 8012bf6:	3708      	adds	r7, #8
 8012bf8:	46bd      	mov	sp, r7
 8012bfa:	bd80      	pop	{r7, pc}
 8012bfc:	20000348 	.word	0x20000348

08012c00 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012c00:	b580      	push	{r7, lr}
 8012c02:	b082      	sub	sp, #8
 8012c04:	af00      	add	r7, sp, #0
 8012c06:	4603      	mov	r3, r0
 8012c08:	6039      	str	r1, [r7, #0]
 8012c0a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8012c0c:	79fb      	ldrb	r3, [r7, #7]
 8012c0e:	2b00      	cmp	r3, #0
 8012c10:	d105      	bne.n	8012c1e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012c12:	683a      	ldr	r2, [r7, #0]
 8012c14:	4907      	ldr	r1, [pc, #28]	; (8012c34 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012c16:	4808      	ldr	r0, [pc, #32]	; (8012c38 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012c18:	f7ff fdd9 	bl	80127ce <USBD_GetString>
 8012c1c:	e004      	b.n	8012c28 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012c1e:	683a      	ldr	r2, [r7, #0]
 8012c20:	4904      	ldr	r1, [pc, #16]	; (8012c34 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012c22:	4805      	ldr	r0, [pc, #20]	; (8012c38 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012c24:	f7ff fdd3 	bl	80127ce <USBD_GetString>
  }
  return USBD_StrDesc;
 8012c28:	4b02      	ldr	r3, [pc, #8]	; (8012c34 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8012c2a:	4618      	mov	r0, r3
 8012c2c:	3708      	adds	r7, #8
 8012c2e:	46bd      	mov	sp, r7
 8012c30:	bd80      	pop	{r7, pc}
 8012c32:	bf00      	nop
 8012c34:	20002308 	.word	0x20002308
 8012c38:	08014580 	.word	0x08014580

08012c3c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012c3c:	b580      	push	{r7, lr}
 8012c3e:	b082      	sub	sp, #8
 8012c40:	af00      	add	r7, sp, #0
 8012c42:	4603      	mov	r3, r0
 8012c44:	6039      	str	r1, [r7, #0]
 8012c46:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012c48:	79fb      	ldrb	r3, [r7, #7]
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	d105      	bne.n	8012c5a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012c4e:	683a      	ldr	r2, [r7, #0]
 8012c50:	4907      	ldr	r1, [pc, #28]	; (8012c70 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012c52:	4808      	ldr	r0, [pc, #32]	; (8012c74 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012c54:	f7ff fdbb 	bl	80127ce <USBD_GetString>
 8012c58:	e004      	b.n	8012c64 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012c5a:	683a      	ldr	r2, [r7, #0]
 8012c5c:	4904      	ldr	r1, [pc, #16]	; (8012c70 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012c5e:	4805      	ldr	r0, [pc, #20]	; (8012c74 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012c60:	f7ff fdb5 	bl	80127ce <USBD_GetString>
  }
  return USBD_StrDesc;
 8012c64:	4b02      	ldr	r3, [pc, #8]	; (8012c70 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8012c66:	4618      	mov	r0, r3
 8012c68:	3708      	adds	r7, #8
 8012c6a:	46bd      	mov	sp, r7
 8012c6c:	bd80      	pop	{r7, pc}
 8012c6e:	bf00      	nop
 8012c70:	20002308 	.word	0x20002308
 8012c74:	0801458c 	.word	0x0801458c

08012c78 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012c78:	b480      	push	{r7}
 8012c7a:	b083      	sub	sp, #12
 8012c7c:	af00      	add	r7, sp, #0
 8012c7e:	4603      	mov	r3, r0
 8012c80:	6039      	str	r1, [r7, #0]
 8012c82:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8012c84:	683b      	ldr	r3, [r7, #0]
 8012c86:	220c      	movs	r2, #12
 8012c88:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8012c8a:	4b03      	ldr	r3, [pc, #12]	; (8012c98 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8012c8c:	4618      	mov	r0, r3
 8012c8e:	370c      	adds	r7, #12
 8012c90:	46bd      	mov	sp, r7
 8012c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c96:	4770      	bx	lr
 8012c98:	20000338 	.word	0x20000338

08012c9c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012c9c:	b580      	push	{r7, lr}
 8012c9e:	b084      	sub	sp, #16
 8012ca0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8012ca2:	4b0f      	ldr	r3, [pc, #60]	; (8012ce0 <Get_SerialNum+0x44>)
 8012ca4:	681b      	ldr	r3, [r3, #0]
 8012ca6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8012ca8:	4b0e      	ldr	r3, [pc, #56]	; (8012ce4 <Get_SerialNum+0x48>)
 8012caa:	681b      	ldr	r3, [r3, #0]
 8012cac:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8012cae:	4b0e      	ldr	r3, [pc, #56]	; (8012ce8 <Get_SerialNum+0x4c>)
 8012cb0:	681b      	ldr	r3, [r3, #0]
 8012cb2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012cb4:	68fa      	ldr	r2, [r7, #12]
 8012cb6:	687b      	ldr	r3, [r7, #4]
 8012cb8:	4413      	add	r3, r2
 8012cba:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8012cbc:	68fb      	ldr	r3, [r7, #12]
 8012cbe:	2b00      	cmp	r3, #0
 8012cc0:	d009      	beq.n	8012cd6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8012cc2:	2208      	movs	r2, #8
 8012cc4:	4909      	ldr	r1, [pc, #36]	; (8012cec <Get_SerialNum+0x50>)
 8012cc6:	68f8      	ldr	r0, [r7, #12]
 8012cc8:	f000 f814 	bl	8012cf4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8012ccc:	2204      	movs	r2, #4
 8012cce:	4908      	ldr	r1, [pc, #32]	; (8012cf0 <Get_SerialNum+0x54>)
 8012cd0:	68b8      	ldr	r0, [r7, #8]
 8012cd2:	f000 f80f 	bl	8012cf4 <IntToUnicode>
  }
}
 8012cd6:	bf00      	nop
 8012cd8:	3710      	adds	r7, #16
 8012cda:	46bd      	mov	sp, r7
 8012cdc:	bd80      	pop	{r7, pc}
 8012cde:	bf00      	nop
 8012ce0:	1fff7590 	.word	0x1fff7590
 8012ce4:	1fff7594 	.word	0x1fff7594
 8012ce8:	1fff7598 	.word	0x1fff7598
 8012cec:	2000034a 	.word	0x2000034a
 8012cf0:	2000035a 	.word	0x2000035a

08012cf4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8012cf4:	b480      	push	{r7}
 8012cf6:	b087      	sub	sp, #28
 8012cf8:	af00      	add	r7, sp, #0
 8012cfa:	60f8      	str	r0, [r7, #12]
 8012cfc:	60b9      	str	r1, [r7, #8]
 8012cfe:	4613      	mov	r3, r2
 8012d00:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8012d02:	2300      	movs	r3, #0
 8012d04:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8012d06:	2300      	movs	r3, #0
 8012d08:	75fb      	strb	r3, [r7, #23]
 8012d0a:	e027      	b.n	8012d5c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8012d0c:	68fb      	ldr	r3, [r7, #12]
 8012d0e:	0f1b      	lsrs	r3, r3, #28
 8012d10:	2b09      	cmp	r3, #9
 8012d12:	d80b      	bhi.n	8012d2c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8012d14:	68fb      	ldr	r3, [r7, #12]
 8012d16:	0f1b      	lsrs	r3, r3, #28
 8012d18:	b2da      	uxtb	r2, r3
 8012d1a:	7dfb      	ldrb	r3, [r7, #23]
 8012d1c:	005b      	lsls	r3, r3, #1
 8012d1e:	4619      	mov	r1, r3
 8012d20:	68bb      	ldr	r3, [r7, #8]
 8012d22:	440b      	add	r3, r1
 8012d24:	3230      	adds	r2, #48	; 0x30
 8012d26:	b2d2      	uxtb	r2, r2
 8012d28:	701a      	strb	r2, [r3, #0]
 8012d2a:	e00a      	b.n	8012d42 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8012d2c:	68fb      	ldr	r3, [r7, #12]
 8012d2e:	0f1b      	lsrs	r3, r3, #28
 8012d30:	b2da      	uxtb	r2, r3
 8012d32:	7dfb      	ldrb	r3, [r7, #23]
 8012d34:	005b      	lsls	r3, r3, #1
 8012d36:	4619      	mov	r1, r3
 8012d38:	68bb      	ldr	r3, [r7, #8]
 8012d3a:	440b      	add	r3, r1
 8012d3c:	3237      	adds	r2, #55	; 0x37
 8012d3e:	b2d2      	uxtb	r2, r2
 8012d40:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8012d42:	68fb      	ldr	r3, [r7, #12]
 8012d44:	011b      	lsls	r3, r3, #4
 8012d46:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8012d48:	7dfb      	ldrb	r3, [r7, #23]
 8012d4a:	005b      	lsls	r3, r3, #1
 8012d4c:	3301      	adds	r3, #1
 8012d4e:	68ba      	ldr	r2, [r7, #8]
 8012d50:	4413      	add	r3, r2
 8012d52:	2200      	movs	r2, #0
 8012d54:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8012d56:	7dfb      	ldrb	r3, [r7, #23]
 8012d58:	3301      	adds	r3, #1
 8012d5a:	75fb      	strb	r3, [r7, #23]
 8012d5c:	7dfa      	ldrb	r2, [r7, #23]
 8012d5e:	79fb      	ldrb	r3, [r7, #7]
 8012d60:	429a      	cmp	r2, r3
 8012d62:	d3d3      	bcc.n	8012d0c <IntToUnicode+0x18>
  }
}
 8012d64:	bf00      	nop
 8012d66:	bf00      	nop
 8012d68:	371c      	adds	r7, #28
 8012d6a:	46bd      	mov	sp, r7
 8012d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d70:	4770      	bx	lr
	...

08012d74 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8012d74:	b580      	push	{r7, lr}
 8012d76:	b08a      	sub	sp, #40	; 0x28
 8012d78:	af00      	add	r7, sp, #0
 8012d7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012d7c:	f107 0314 	add.w	r3, r7, #20
 8012d80:	2200      	movs	r2, #0
 8012d82:	601a      	str	r2, [r3, #0]
 8012d84:	605a      	str	r2, [r3, #4]
 8012d86:	609a      	str	r2, [r3, #8]
 8012d88:	60da      	str	r2, [r3, #12]
 8012d8a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	681b      	ldr	r3, [r3, #0]
 8012d90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8012d94:	d14e      	bne.n	8012e34 <HAL_PCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012d96:	4b29      	ldr	r3, [pc, #164]	; (8012e3c <HAL_PCD_MspInit+0xc8>)
 8012d98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012d9a:	4a28      	ldr	r2, [pc, #160]	; (8012e3c <HAL_PCD_MspInit+0xc8>)
 8012d9c:	f043 0301 	orr.w	r3, r3, #1
 8012da0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8012da2:	4b26      	ldr	r3, [pc, #152]	; (8012e3c <HAL_PCD_MspInit+0xc8>)
 8012da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012da6:	f003 0301 	and.w	r3, r3, #1
 8012daa:	613b      	str	r3, [r7, #16]
 8012dac:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = USB_OTGFS_DP_Pin|USB_OTGFS_DM_Pin|USB_OTGFS_ID_Pin;
 8012dae:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8012db2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012db4:	2302      	movs	r3, #2
 8012db6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012db8:	2300      	movs	r3, #0
 8012dba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012dbc:	2303      	movs	r3, #3
 8012dbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8012dc0:	230a      	movs	r3, #10
 8012dc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012dc4:	f107 0314 	add.w	r3, r7, #20
 8012dc8:	4619      	mov	r1, r3
 8012dca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8012dce:	f7f5 f9e3 	bl	8008198 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8012dd2:	4b1a      	ldr	r3, [pc, #104]	; (8012e3c <HAL_PCD_MspInit+0xc8>)
 8012dd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012dd6:	4a19      	ldr	r2, [pc, #100]	; (8012e3c <HAL_PCD_MspInit+0xc8>)
 8012dd8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8012ddc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8012dde:	4b17      	ldr	r3, [pc, #92]	; (8012e3c <HAL_PCD_MspInit+0xc8>)
 8012de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012de2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8012de6:	60fb      	str	r3, [r7, #12]
 8012de8:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8012dea:	4b14      	ldr	r3, [pc, #80]	; (8012e3c <HAL_PCD_MspInit+0xc8>)
 8012dec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	d114      	bne.n	8012e20 <HAL_PCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8012df6:	4b11      	ldr	r3, [pc, #68]	; (8012e3c <HAL_PCD_MspInit+0xc8>)
 8012df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012dfa:	4a10      	ldr	r2, [pc, #64]	; (8012e3c <HAL_PCD_MspInit+0xc8>)
 8012dfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012e00:	6593      	str	r3, [r2, #88]	; 0x58
 8012e02:	4b0e      	ldr	r3, [pc, #56]	; (8012e3c <HAL_PCD_MspInit+0xc8>)
 8012e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012e0a:	60bb      	str	r3, [r7, #8]
 8012e0c:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8012e0e:	f7f7 fdd1 	bl	800a9b4 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8012e12:	4b0a      	ldr	r3, [pc, #40]	; (8012e3c <HAL_PCD_MspInit+0xc8>)
 8012e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012e16:	4a09      	ldr	r2, [pc, #36]	; (8012e3c <HAL_PCD_MspInit+0xc8>)
 8012e18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012e1c:	6593      	str	r3, [r2, #88]	; 0x58
 8012e1e:	e001      	b.n	8012e24 <HAL_PCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8012e20:	f7f7 fdc8 	bl	800a9b4 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8012e24:	2200      	movs	r2, #0
 8012e26:	2100      	movs	r1, #0
 8012e28:	2043      	movs	r0, #67	; 0x43
 8012e2a:	f7f4 fe94 	bl	8007b56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8012e2e:	2043      	movs	r0, #67	; 0x43
 8012e30:	f7f4 fead 	bl	8007b8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8012e34:	bf00      	nop
 8012e36:	3728      	adds	r7, #40	; 0x28
 8012e38:	46bd      	mov	sp, r7
 8012e3a:	bd80      	pop	{r7, pc}
 8012e3c:	40021000 	.word	0x40021000

08012e40 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012e40:	b580      	push	{r7, lr}
 8012e42:	b082      	sub	sp, #8
 8012e44:	af00      	add	r7, sp, #0
 8012e46:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8012e48:	687b      	ldr	r3, [r7, #4]
 8012e4a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8012e54:	4619      	mov	r1, r3
 8012e56:	4610      	mov	r0, r2
 8012e58:	f7fe fca8 	bl	80117ac <USBD_LL_SetupStage>
}
 8012e5c:	bf00      	nop
 8012e5e:	3708      	adds	r7, #8
 8012e60:	46bd      	mov	sp, r7
 8012e62:	bd80      	pop	{r7, pc}

08012e64 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012e64:	b580      	push	{r7, lr}
 8012e66:	b082      	sub	sp, #8
 8012e68:	af00      	add	r7, sp, #0
 8012e6a:	6078      	str	r0, [r7, #4]
 8012e6c:	460b      	mov	r3, r1
 8012e6e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8012e76:	78fa      	ldrb	r2, [r7, #3]
 8012e78:	6879      	ldr	r1, [r7, #4]
 8012e7a:	4613      	mov	r3, r2
 8012e7c:	00db      	lsls	r3, r3, #3
 8012e7e:	4413      	add	r3, r2
 8012e80:	009b      	lsls	r3, r3, #2
 8012e82:	440b      	add	r3, r1
 8012e84:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8012e88:	681a      	ldr	r2, [r3, #0]
 8012e8a:	78fb      	ldrb	r3, [r7, #3]
 8012e8c:	4619      	mov	r1, r3
 8012e8e:	f7fe fce2 	bl	8011856 <USBD_LL_DataOutStage>
}
 8012e92:	bf00      	nop
 8012e94:	3708      	adds	r7, #8
 8012e96:	46bd      	mov	sp, r7
 8012e98:	bd80      	pop	{r7, pc}

08012e9a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012e9a:	b580      	push	{r7, lr}
 8012e9c:	b082      	sub	sp, #8
 8012e9e:	af00      	add	r7, sp, #0
 8012ea0:	6078      	str	r0, [r7, #4]
 8012ea2:	460b      	mov	r3, r1
 8012ea4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8012ea6:	687b      	ldr	r3, [r7, #4]
 8012ea8:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8012eac:	78fa      	ldrb	r2, [r7, #3]
 8012eae:	6879      	ldr	r1, [r7, #4]
 8012eb0:	4613      	mov	r3, r2
 8012eb2:	00db      	lsls	r3, r3, #3
 8012eb4:	4413      	add	r3, r2
 8012eb6:	009b      	lsls	r3, r3, #2
 8012eb8:	440b      	add	r3, r1
 8012eba:	334c      	adds	r3, #76	; 0x4c
 8012ebc:	681a      	ldr	r2, [r3, #0]
 8012ebe:	78fb      	ldrb	r3, [r7, #3]
 8012ec0:	4619      	mov	r1, r3
 8012ec2:	f7fe fd2b 	bl	801191c <USBD_LL_DataInStage>
}
 8012ec6:	bf00      	nop
 8012ec8:	3708      	adds	r7, #8
 8012eca:	46bd      	mov	sp, r7
 8012ecc:	bd80      	pop	{r7, pc}

08012ece <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012ece:	b580      	push	{r7, lr}
 8012ed0:	b082      	sub	sp, #8
 8012ed2:	af00      	add	r7, sp, #0
 8012ed4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012edc:	4618      	mov	r0, r3
 8012ede:	f7fe fe3f 	bl	8011b60 <USBD_LL_SOF>
}
 8012ee2:	bf00      	nop
 8012ee4:	3708      	adds	r7, #8
 8012ee6:	46bd      	mov	sp, r7
 8012ee8:	bd80      	pop	{r7, pc}

08012eea <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012eea:	b580      	push	{r7, lr}
 8012eec:	b084      	sub	sp, #16
 8012eee:	af00      	add	r7, sp, #0
 8012ef0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8012ef2:	2301      	movs	r3, #1
 8012ef4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	68db      	ldr	r3, [r3, #12]
 8012efa:	2b02      	cmp	r3, #2
 8012efc:	d001      	beq.n	8012f02 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8012efe:	f7ee fbbb 	bl	8001678 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8012f02:	687b      	ldr	r3, [r7, #4]
 8012f04:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012f08:	7bfa      	ldrb	r2, [r7, #15]
 8012f0a:	4611      	mov	r1, r2
 8012f0c:	4618      	mov	r0, r3
 8012f0e:	f7fe fde9 	bl	8011ae4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012f18:	4618      	mov	r0, r3
 8012f1a:	f7fe fd95 	bl	8011a48 <USBD_LL_Reset>
}
 8012f1e:	bf00      	nop
 8012f20:	3710      	adds	r7, #16
 8012f22:	46bd      	mov	sp, r7
 8012f24:	bd80      	pop	{r7, pc}
	...

08012f28 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012f28:	b580      	push	{r7, lr}
 8012f2a:	b082      	sub	sp, #8
 8012f2c:	af00      	add	r7, sp, #0
 8012f2e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	681b      	ldr	r3, [r3, #0]
 8012f34:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012f38:	681b      	ldr	r3, [r3, #0]
 8012f3a:	687a      	ldr	r2, [r7, #4]
 8012f3c:	6812      	ldr	r2, [r2, #0]
 8012f3e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012f42:	f043 0301 	orr.w	r3, r3, #1
 8012f46:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012f4e:	4618      	mov	r0, r3
 8012f50:	f7fe fdd8 	bl	8011b04 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8012f54:	687b      	ldr	r3, [r7, #4]
 8012f56:	6a1b      	ldr	r3, [r3, #32]
 8012f58:	2b00      	cmp	r3, #0
 8012f5a:	d005      	beq.n	8012f68 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012f5c:	4b04      	ldr	r3, [pc, #16]	; (8012f70 <HAL_PCD_SuspendCallback+0x48>)
 8012f5e:	691b      	ldr	r3, [r3, #16]
 8012f60:	4a03      	ldr	r2, [pc, #12]	; (8012f70 <HAL_PCD_SuspendCallback+0x48>)
 8012f62:	f043 0306 	orr.w	r3, r3, #6
 8012f66:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8012f68:	bf00      	nop
 8012f6a:	3708      	adds	r7, #8
 8012f6c:	46bd      	mov	sp, r7
 8012f6e:	bd80      	pop	{r7, pc}
 8012f70:	e000ed00 	.word	0xe000ed00

08012f74 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012f74:	b580      	push	{r7, lr}
 8012f76:	b082      	sub	sp, #8
 8012f78:	af00      	add	r7, sp, #0
 8012f7a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8012f7c:	687b      	ldr	r3, [r7, #4]
 8012f7e:	681b      	ldr	r3, [r3, #0]
 8012f80:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012f84:	681b      	ldr	r3, [r3, #0]
 8012f86:	687a      	ldr	r2, [r7, #4]
 8012f88:	6812      	ldr	r2, [r2, #0]
 8012f8a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012f8e:	f023 0301 	bic.w	r3, r3, #1
 8012f92:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	6a1b      	ldr	r3, [r3, #32]
 8012f98:	2b00      	cmp	r3, #0
 8012f9a:	d007      	beq.n	8012fac <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012f9c:	4b08      	ldr	r3, [pc, #32]	; (8012fc0 <HAL_PCD_ResumeCallback+0x4c>)
 8012f9e:	691b      	ldr	r3, [r3, #16]
 8012fa0:	4a07      	ldr	r2, [pc, #28]	; (8012fc0 <HAL_PCD_ResumeCallback+0x4c>)
 8012fa2:	f023 0306 	bic.w	r3, r3, #6
 8012fa6:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8012fa8:	f000 faf6 	bl	8013598 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012fac:	687b      	ldr	r3, [r7, #4]
 8012fae:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012fb2:	4618      	mov	r0, r3
 8012fb4:	f7fe fdbc 	bl	8011b30 <USBD_LL_Resume>
}
 8012fb8:	bf00      	nop
 8012fba:	3708      	adds	r7, #8
 8012fbc:	46bd      	mov	sp, r7
 8012fbe:	bd80      	pop	{r7, pc}
 8012fc0:	e000ed00 	.word	0xe000ed00

08012fc4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012fc4:	b580      	push	{r7, lr}
 8012fc6:	b082      	sub	sp, #8
 8012fc8:	af00      	add	r7, sp, #0
 8012fca:	6078      	str	r0, [r7, #4]
 8012fcc:	460b      	mov	r3, r1
 8012fce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012fd6:	78fa      	ldrb	r2, [r7, #3]
 8012fd8:	4611      	mov	r1, r2
 8012fda:	4618      	mov	r0, r3
 8012fdc:	f7fe fe08 	bl	8011bf0 <USBD_LL_IsoOUTIncomplete>
}
 8012fe0:	bf00      	nop
 8012fe2:	3708      	adds	r7, #8
 8012fe4:	46bd      	mov	sp, r7
 8012fe6:	bd80      	pop	{r7, pc}

08012fe8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012fe8:	b580      	push	{r7, lr}
 8012fea:	b082      	sub	sp, #8
 8012fec:	af00      	add	r7, sp, #0
 8012fee:	6078      	str	r0, [r7, #4]
 8012ff0:	460b      	mov	r3, r1
 8012ff2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012ffa:	78fa      	ldrb	r2, [r7, #3]
 8012ffc:	4611      	mov	r1, r2
 8012ffe:	4618      	mov	r0, r3
 8013000:	f7fe fdd0 	bl	8011ba4 <USBD_LL_IsoINIncomplete>
}
 8013004:	bf00      	nop
 8013006:	3708      	adds	r7, #8
 8013008:	46bd      	mov	sp, r7
 801300a:	bd80      	pop	{r7, pc}

0801300c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801300c:	b580      	push	{r7, lr}
 801300e:	b082      	sub	sp, #8
 8013010:	af00      	add	r7, sp, #0
 8013012:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801301a:	4618      	mov	r0, r3
 801301c:	f7fe fe0e 	bl	8011c3c <USBD_LL_DevConnected>
}
 8013020:	bf00      	nop
 8013022:	3708      	adds	r7, #8
 8013024:	46bd      	mov	sp, r7
 8013026:	bd80      	pop	{r7, pc}

08013028 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013028:	b580      	push	{r7, lr}
 801302a:	b082      	sub	sp, #8
 801302c:	af00      	add	r7, sp, #0
 801302e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8013030:	687b      	ldr	r3, [r7, #4]
 8013032:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8013036:	4618      	mov	r0, r3
 8013038:	f7fe fe0b 	bl	8011c52 <USBD_LL_DevDisconnected>
}
 801303c:	bf00      	nop
 801303e:	3708      	adds	r7, #8
 8013040:	46bd      	mov	sp, r7
 8013042:	bd80      	pop	{r7, pc}

08013044 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8013044:	b580      	push	{r7, lr}
 8013046:	b082      	sub	sp, #8
 8013048:	af00      	add	r7, sp, #0
 801304a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	781b      	ldrb	r3, [r3, #0]
 8013050:	2b00      	cmp	r3, #0
 8013052:	d13c      	bne.n	80130ce <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8013054:	4a20      	ldr	r2, [pc, #128]	; (80130d8 <USBD_LL_Init+0x94>)
 8013056:	687b      	ldr	r3, [r7, #4]
 8013058:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	4a1e      	ldr	r2, [pc, #120]	; (80130d8 <USBD_LL_Init+0x94>)
 8013060:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8013064:	4b1c      	ldr	r3, [pc, #112]	; (80130d8 <USBD_LL_Init+0x94>)
 8013066:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801306a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 801306c:	4b1a      	ldr	r3, [pc, #104]	; (80130d8 <USBD_LL_Init+0x94>)
 801306e:	2206      	movs	r2, #6
 8013070:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8013072:	4b19      	ldr	r3, [pc, #100]	; (80130d8 <USBD_LL_Init+0x94>)
 8013074:	2202      	movs	r2, #2
 8013076:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8013078:	4b17      	ldr	r3, [pc, #92]	; (80130d8 <USBD_LL_Init+0x94>)
 801307a:	2202      	movs	r2, #2
 801307c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801307e:	4b16      	ldr	r3, [pc, #88]	; (80130d8 <USBD_LL_Init+0x94>)
 8013080:	2200      	movs	r2, #0
 8013082:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8013084:	4b14      	ldr	r3, [pc, #80]	; (80130d8 <USBD_LL_Init+0x94>)
 8013086:	2200      	movs	r2, #0
 8013088:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801308a:	4b13      	ldr	r3, [pc, #76]	; (80130d8 <USBD_LL_Init+0x94>)
 801308c:	2200      	movs	r2, #0
 801308e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8013090:	4b11      	ldr	r3, [pc, #68]	; (80130d8 <USBD_LL_Init+0x94>)
 8013092:	2200      	movs	r2, #0
 8013094:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8013096:	4b10      	ldr	r3, [pc, #64]	; (80130d8 <USBD_LL_Init+0x94>)
 8013098:	2200      	movs	r2, #0
 801309a:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801309c:	4b0e      	ldr	r3, [pc, #56]	; (80130d8 <USBD_LL_Init+0x94>)
 801309e:	2200      	movs	r2, #0
 80130a0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80130a2:	480d      	ldr	r0, [pc, #52]	; (80130d8 <USBD_LL_Init+0x94>)
 80130a4:	f7f6 fa53 	bl	800954e <HAL_PCD_Init>
 80130a8:	4603      	mov	r3, r0
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	d001      	beq.n	80130b2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80130ae:	f7ee fae3 	bl	8001678 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80130b2:	2180      	movs	r1, #128	; 0x80
 80130b4:	4808      	ldr	r0, [pc, #32]	; (80130d8 <USBD_LL_Init+0x94>)
 80130b6:	f7f7 fbd4 	bl	800a862 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80130ba:	2240      	movs	r2, #64	; 0x40
 80130bc:	2100      	movs	r1, #0
 80130be:	4806      	ldr	r0, [pc, #24]	; (80130d8 <USBD_LL_Init+0x94>)
 80130c0:	f7f7 fb88 	bl	800a7d4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80130c4:	2280      	movs	r2, #128	; 0x80
 80130c6:	2101      	movs	r1, #1
 80130c8:	4803      	ldr	r0, [pc, #12]	; (80130d8 <USBD_LL_Init+0x94>)
 80130ca:	f7f7 fb83 	bl	800a7d4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80130ce:	2300      	movs	r3, #0
}
 80130d0:	4618      	mov	r0, r3
 80130d2:	3708      	adds	r7, #8
 80130d4:	46bd      	mov	sp, r7
 80130d6:	bd80      	pop	{r7, pc}
 80130d8:	20002508 	.word	0x20002508

080130dc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80130dc:	b580      	push	{r7, lr}
 80130de:	b084      	sub	sp, #16
 80130e0:	af00      	add	r7, sp, #0
 80130e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80130e4:	2300      	movs	r3, #0
 80130e6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80130e8:	2300      	movs	r3, #0
 80130ea:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 80130ec:	687b      	ldr	r3, [r7, #4]
 80130ee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80130f2:	4618      	mov	r0, r3
 80130f4:	f7f6 fb4f 	bl	8009796 <HAL_PCD_Start>
 80130f8:	4603      	mov	r3, r0
 80130fa:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80130fc:	7bbb      	ldrb	r3, [r7, #14]
 80130fe:	2b03      	cmp	r3, #3
 8013100:	d816      	bhi.n	8013130 <USBD_LL_Start+0x54>
 8013102:	a201      	add	r2, pc, #4	; (adr r2, 8013108 <USBD_LL_Start+0x2c>)
 8013104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013108:	08013119 	.word	0x08013119
 801310c:	0801311f 	.word	0x0801311f
 8013110:	08013125 	.word	0x08013125
 8013114:	0801312b 	.word	0x0801312b
    case HAL_OK :
      usb_status = USBD_OK;
 8013118:	2300      	movs	r3, #0
 801311a:	73fb      	strb	r3, [r7, #15]
    break;
 801311c:	e00b      	b.n	8013136 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801311e:	2303      	movs	r3, #3
 8013120:	73fb      	strb	r3, [r7, #15]
    break;
 8013122:	e008      	b.n	8013136 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013124:	2301      	movs	r3, #1
 8013126:	73fb      	strb	r3, [r7, #15]
    break;
 8013128:	e005      	b.n	8013136 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801312a:	2303      	movs	r3, #3
 801312c:	73fb      	strb	r3, [r7, #15]
    break;
 801312e:	e002      	b.n	8013136 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8013130:	2303      	movs	r3, #3
 8013132:	73fb      	strb	r3, [r7, #15]
    break;
 8013134:	bf00      	nop
  }
  return usb_status;
 8013136:	7bfb      	ldrb	r3, [r7, #15]
}
 8013138:	4618      	mov	r0, r3
 801313a:	3710      	adds	r7, #16
 801313c:	46bd      	mov	sp, r7
 801313e:	bd80      	pop	{r7, pc}

08013140 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8013140:	b580      	push	{r7, lr}
 8013142:	b084      	sub	sp, #16
 8013144:	af00      	add	r7, sp, #0
 8013146:	6078      	str	r0, [r7, #4]
 8013148:	4608      	mov	r0, r1
 801314a:	4611      	mov	r1, r2
 801314c:	461a      	mov	r2, r3
 801314e:	4603      	mov	r3, r0
 8013150:	70fb      	strb	r3, [r7, #3]
 8013152:	460b      	mov	r3, r1
 8013154:	70bb      	strb	r3, [r7, #2]
 8013156:	4613      	mov	r3, r2
 8013158:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801315a:	2300      	movs	r3, #0
 801315c:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801315e:	2300      	movs	r3, #0
 8013160:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8013168:	78bb      	ldrb	r3, [r7, #2]
 801316a:	883a      	ldrh	r2, [r7, #0]
 801316c:	78f9      	ldrb	r1, [r7, #3]
 801316e:	f7f6 fff9 	bl	800a164 <HAL_PCD_EP_Open>
 8013172:	4603      	mov	r3, r0
 8013174:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8013176:	7bbb      	ldrb	r3, [r7, #14]
 8013178:	2b03      	cmp	r3, #3
 801317a:	d817      	bhi.n	80131ac <USBD_LL_OpenEP+0x6c>
 801317c:	a201      	add	r2, pc, #4	; (adr r2, 8013184 <USBD_LL_OpenEP+0x44>)
 801317e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013182:	bf00      	nop
 8013184:	08013195 	.word	0x08013195
 8013188:	0801319b 	.word	0x0801319b
 801318c:	080131a1 	.word	0x080131a1
 8013190:	080131a7 	.word	0x080131a7
    case HAL_OK :
      usb_status = USBD_OK;
 8013194:	2300      	movs	r3, #0
 8013196:	73fb      	strb	r3, [r7, #15]
    break;
 8013198:	e00b      	b.n	80131b2 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801319a:	2303      	movs	r3, #3
 801319c:	73fb      	strb	r3, [r7, #15]
    break;
 801319e:	e008      	b.n	80131b2 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80131a0:	2301      	movs	r3, #1
 80131a2:	73fb      	strb	r3, [r7, #15]
    break;
 80131a4:	e005      	b.n	80131b2 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80131a6:	2303      	movs	r3, #3
 80131a8:	73fb      	strb	r3, [r7, #15]
    break;
 80131aa:	e002      	b.n	80131b2 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 80131ac:	2303      	movs	r3, #3
 80131ae:	73fb      	strb	r3, [r7, #15]
    break;
 80131b0:	bf00      	nop
  }
  return usb_status;
 80131b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80131b4:	4618      	mov	r0, r3
 80131b6:	3710      	adds	r7, #16
 80131b8:	46bd      	mov	sp, r7
 80131ba:	bd80      	pop	{r7, pc}

080131bc <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80131bc:	b580      	push	{r7, lr}
 80131be:	b084      	sub	sp, #16
 80131c0:	af00      	add	r7, sp, #0
 80131c2:	6078      	str	r0, [r7, #4]
 80131c4:	460b      	mov	r3, r1
 80131c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80131c8:	2300      	movs	r3, #0
 80131ca:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80131cc:	2300      	movs	r3, #0
 80131ce:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80131d6:	78fa      	ldrb	r2, [r7, #3]
 80131d8:	4611      	mov	r1, r2
 80131da:	4618      	mov	r0, r3
 80131dc:	f7f7 f82a 	bl	800a234 <HAL_PCD_EP_Close>
 80131e0:	4603      	mov	r3, r0
 80131e2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80131e4:	7bbb      	ldrb	r3, [r7, #14]
 80131e6:	2b03      	cmp	r3, #3
 80131e8:	d816      	bhi.n	8013218 <USBD_LL_CloseEP+0x5c>
 80131ea:	a201      	add	r2, pc, #4	; (adr r2, 80131f0 <USBD_LL_CloseEP+0x34>)
 80131ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80131f0:	08013201 	.word	0x08013201
 80131f4:	08013207 	.word	0x08013207
 80131f8:	0801320d 	.word	0x0801320d
 80131fc:	08013213 	.word	0x08013213
    case HAL_OK :
      usb_status = USBD_OK;
 8013200:	2300      	movs	r3, #0
 8013202:	73fb      	strb	r3, [r7, #15]
    break;
 8013204:	e00b      	b.n	801321e <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8013206:	2303      	movs	r3, #3
 8013208:	73fb      	strb	r3, [r7, #15]
    break;
 801320a:	e008      	b.n	801321e <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801320c:	2301      	movs	r3, #1
 801320e:	73fb      	strb	r3, [r7, #15]
    break;
 8013210:	e005      	b.n	801321e <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8013212:	2303      	movs	r3, #3
 8013214:	73fb      	strb	r3, [r7, #15]
    break;
 8013216:	e002      	b.n	801321e <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8013218:	2303      	movs	r3, #3
 801321a:	73fb      	strb	r3, [r7, #15]
    break;
 801321c:	bf00      	nop
  }
  return usb_status;
 801321e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013220:	4618      	mov	r0, r3
 8013222:	3710      	adds	r7, #16
 8013224:	46bd      	mov	sp, r7
 8013226:	bd80      	pop	{r7, pc}

08013228 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013228:	b580      	push	{r7, lr}
 801322a:	b084      	sub	sp, #16
 801322c:	af00      	add	r7, sp, #0
 801322e:	6078      	str	r0, [r7, #4]
 8013230:	460b      	mov	r3, r1
 8013232:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013234:	2300      	movs	r3, #0
 8013236:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013238:	2300      	movs	r3, #0
 801323a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8013242:	78fa      	ldrb	r2, [r7, #3]
 8013244:	4611      	mov	r1, r2
 8013246:	4618      	mov	r0, r3
 8013248:	f7f7 f8d1 	bl	800a3ee <HAL_PCD_EP_SetStall>
 801324c:	4603      	mov	r3, r0
 801324e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8013250:	7bbb      	ldrb	r3, [r7, #14]
 8013252:	2b03      	cmp	r3, #3
 8013254:	d816      	bhi.n	8013284 <USBD_LL_StallEP+0x5c>
 8013256:	a201      	add	r2, pc, #4	; (adr r2, 801325c <USBD_LL_StallEP+0x34>)
 8013258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801325c:	0801326d 	.word	0x0801326d
 8013260:	08013273 	.word	0x08013273
 8013264:	08013279 	.word	0x08013279
 8013268:	0801327f 	.word	0x0801327f
    case HAL_OK :
      usb_status = USBD_OK;
 801326c:	2300      	movs	r3, #0
 801326e:	73fb      	strb	r3, [r7, #15]
    break;
 8013270:	e00b      	b.n	801328a <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8013272:	2303      	movs	r3, #3
 8013274:	73fb      	strb	r3, [r7, #15]
    break;
 8013276:	e008      	b.n	801328a <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013278:	2301      	movs	r3, #1
 801327a:	73fb      	strb	r3, [r7, #15]
    break;
 801327c:	e005      	b.n	801328a <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801327e:	2303      	movs	r3, #3
 8013280:	73fb      	strb	r3, [r7, #15]
    break;
 8013282:	e002      	b.n	801328a <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8013284:	2303      	movs	r3, #3
 8013286:	73fb      	strb	r3, [r7, #15]
    break;
 8013288:	bf00      	nop
  }
  return usb_status;
 801328a:	7bfb      	ldrb	r3, [r7, #15]
}
 801328c:	4618      	mov	r0, r3
 801328e:	3710      	adds	r7, #16
 8013290:	46bd      	mov	sp, r7
 8013292:	bd80      	pop	{r7, pc}

08013294 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013294:	b580      	push	{r7, lr}
 8013296:	b084      	sub	sp, #16
 8013298:	af00      	add	r7, sp, #0
 801329a:	6078      	str	r0, [r7, #4]
 801329c:	460b      	mov	r3, r1
 801329e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80132a0:	2300      	movs	r3, #0
 80132a2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80132a4:	2300      	movs	r3, #0
 80132a6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80132a8:	687b      	ldr	r3, [r7, #4]
 80132aa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80132ae:	78fa      	ldrb	r2, [r7, #3]
 80132b0:	4611      	mov	r1, r2
 80132b2:	4618      	mov	r0, r3
 80132b4:	f7f7 f8fd 	bl	800a4b2 <HAL_PCD_EP_ClrStall>
 80132b8:	4603      	mov	r3, r0
 80132ba:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80132bc:	7bbb      	ldrb	r3, [r7, #14]
 80132be:	2b03      	cmp	r3, #3
 80132c0:	d816      	bhi.n	80132f0 <USBD_LL_ClearStallEP+0x5c>
 80132c2:	a201      	add	r2, pc, #4	; (adr r2, 80132c8 <USBD_LL_ClearStallEP+0x34>)
 80132c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80132c8:	080132d9 	.word	0x080132d9
 80132cc:	080132df 	.word	0x080132df
 80132d0:	080132e5 	.word	0x080132e5
 80132d4:	080132eb 	.word	0x080132eb
    case HAL_OK :
      usb_status = USBD_OK;
 80132d8:	2300      	movs	r3, #0
 80132da:	73fb      	strb	r3, [r7, #15]
    break;
 80132dc:	e00b      	b.n	80132f6 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80132de:	2303      	movs	r3, #3
 80132e0:	73fb      	strb	r3, [r7, #15]
    break;
 80132e2:	e008      	b.n	80132f6 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80132e4:	2301      	movs	r3, #1
 80132e6:	73fb      	strb	r3, [r7, #15]
    break;
 80132e8:	e005      	b.n	80132f6 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80132ea:	2303      	movs	r3, #3
 80132ec:	73fb      	strb	r3, [r7, #15]
    break;
 80132ee:	e002      	b.n	80132f6 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80132f0:	2303      	movs	r3, #3
 80132f2:	73fb      	strb	r3, [r7, #15]
    break;
 80132f4:	bf00      	nop
  }
  return usb_status;
 80132f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80132f8:	4618      	mov	r0, r3
 80132fa:	3710      	adds	r7, #16
 80132fc:	46bd      	mov	sp, r7
 80132fe:	bd80      	pop	{r7, pc}

08013300 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013300:	b480      	push	{r7}
 8013302:	b085      	sub	sp, #20
 8013304:	af00      	add	r7, sp, #0
 8013306:	6078      	str	r0, [r7, #4]
 8013308:	460b      	mov	r3, r1
 801330a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801330c:	687b      	ldr	r3, [r7, #4]
 801330e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8013312:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8013314:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013318:	2b00      	cmp	r3, #0
 801331a:	da0b      	bge.n	8013334 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801331c:	78fb      	ldrb	r3, [r7, #3]
 801331e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8013322:	68f9      	ldr	r1, [r7, #12]
 8013324:	4613      	mov	r3, r2
 8013326:	00db      	lsls	r3, r3, #3
 8013328:	4413      	add	r3, r2
 801332a:	009b      	lsls	r3, r3, #2
 801332c:	440b      	add	r3, r1
 801332e:	333e      	adds	r3, #62	; 0x3e
 8013330:	781b      	ldrb	r3, [r3, #0]
 8013332:	e00b      	b.n	801334c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8013334:	78fb      	ldrb	r3, [r7, #3]
 8013336:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801333a:	68f9      	ldr	r1, [r7, #12]
 801333c:	4613      	mov	r3, r2
 801333e:	00db      	lsls	r3, r3, #3
 8013340:	4413      	add	r3, r2
 8013342:	009b      	lsls	r3, r3, #2
 8013344:	440b      	add	r3, r1
 8013346:	f203 237e 	addw	r3, r3, #638	; 0x27e
 801334a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801334c:	4618      	mov	r0, r3
 801334e:	3714      	adds	r7, #20
 8013350:	46bd      	mov	sp, r7
 8013352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013356:	4770      	bx	lr

08013358 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8013358:	b580      	push	{r7, lr}
 801335a:	b084      	sub	sp, #16
 801335c:	af00      	add	r7, sp, #0
 801335e:	6078      	str	r0, [r7, #4]
 8013360:	460b      	mov	r3, r1
 8013362:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013364:	2300      	movs	r3, #0
 8013366:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013368:	2300      	movs	r3, #0
 801336a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8013372:	78fa      	ldrb	r2, [r7, #3]
 8013374:	4611      	mov	r1, r2
 8013376:	4618      	mov	r0, r3
 8013378:	f7f6 fecf 	bl	800a11a <HAL_PCD_SetAddress>
 801337c:	4603      	mov	r3, r0
 801337e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8013380:	7bbb      	ldrb	r3, [r7, #14]
 8013382:	2b03      	cmp	r3, #3
 8013384:	d816      	bhi.n	80133b4 <USBD_LL_SetUSBAddress+0x5c>
 8013386:	a201      	add	r2, pc, #4	; (adr r2, 801338c <USBD_LL_SetUSBAddress+0x34>)
 8013388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801338c:	0801339d 	.word	0x0801339d
 8013390:	080133a3 	.word	0x080133a3
 8013394:	080133a9 	.word	0x080133a9
 8013398:	080133af 	.word	0x080133af
    case HAL_OK :
      usb_status = USBD_OK;
 801339c:	2300      	movs	r3, #0
 801339e:	73fb      	strb	r3, [r7, #15]
    break;
 80133a0:	e00b      	b.n	80133ba <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80133a2:	2303      	movs	r3, #3
 80133a4:	73fb      	strb	r3, [r7, #15]
    break;
 80133a6:	e008      	b.n	80133ba <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80133a8:	2301      	movs	r3, #1
 80133aa:	73fb      	strb	r3, [r7, #15]
    break;
 80133ac:	e005      	b.n	80133ba <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80133ae:	2303      	movs	r3, #3
 80133b0:	73fb      	strb	r3, [r7, #15]
    break;
 80133b2:	e002      	b.n	80133ba <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 80133b4:	2303      	movs	r3, #3
 80133b6:	73fb      	strb	r3, [r7, #15]
    break;
 80133b8:	bf00      	nop
  }
  return usb_status;
 80133ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80133bc:	4618      	mov	r0, r3
 80133be:	3710      	adds	r7, #16
 80133c0:	46bd      	mov	sp, r7
 80133c2:	bd80      	pop	{r7, pc}

080133c4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80133c4:	b580      	push	{r7, lr}
 80133c6:	b086      	sub	sp, #24
 80133c8:	af00      	add	r7, sp, #0
 80133ca:	60f8      	str	r0, [r7, #12]
 80133cc:	607a      	str	r2, [r7, #4]
 80133ce:	603b      	str	r3, [r7, #0]
 80133d0:	460b      	mov	r3, r1
 80133d2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80133d4:	2300      	movs	r3, #0
 80133d6:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80133d8:	2300      	movs	r3, #0
 80133da:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80133dc:	68fb      	ldr	r3, [r7, #12]
 80133de:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80133e2:	7af9      	ldrb	r1, [r7, #11]
 80133e4:	683b      	ldr	r3, [r7, #0]
 80133e6:	687a      	ldr	r2, [r7, #4]
 80133e8:	f7f6 ffc4 	bl	800a374 <HAL_PCD_EP_Transmit>
 80133ec:	4603      	mov	r3, r0
 80133ee:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80133f0:	7dbb      	ldrb	r3, [r7, #22]
 80133f2:	2b03      	cmp	r3, #3
 80133f4:	d816      	bhi.n	8013424 <USBD_LL_Transmit+0x60>
 80133f6:	a201      	add	r2, pc, #4	; (adr r2, 80133fc <USBD_LL_Transmit+0x38>)
 80133f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80133fc:	0801340d 	.word	0x0801340d
 8013400:	08013413 	.word	0x08013413
 8013404:	08013419 	.word	0x08013419
 8013408:	0801341f 	.word	0x0801341f
    case HAL_OK :
      usb_status = USBD_OK;
 801340c:	2300      	movs	r3, #0
 801340e:	75fb      	strb	r3, [r7, #23]
    break;
 8013410:	e00b      	b.n	801342a <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8013412:	2303      	movs	r3, #3
 8013414:	75fb      	strb	r3, [r7, #23]
    break;
 8013416:	e008      	b.n	801342a <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013418:	2301      	movs	r3, #1
 801341a:	75fb      	strb	r3, [r7, #23]
    break;
 801341c:	e005      	b.n	801342a <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801341e:	2303      	movs	r3, #3
 8013420:	75fb      	strb	r3, [r7, #23]
    break;
 8013422:	e002      	b.n	801342a <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8013424:	2303      	movs	r3, #3
 8013426:	75fb      	strb	r3, [r7, #23]
    break;
 8013428:	bf00      	nop
  }
  return usb_status;
 801342a:	7dfb      	ldrb	r3, [r7, #23]
}
 801342c:	4618      	mov	r0, r3
 801342e:	3718      	adds	r7, #24
 8013430:	46bd      	mov	sp, r7
 8013432:	bd80      	pop	{r7, pc}

08013434 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8013434:	b580      	push	{r7, lr}
 8013436:	b086      	sub	sp, #24
 8013438:	af00      	add	r7, sp, #0
 801343a:	60f8      	str	r0, [r7, #12]
 801343c:	607a      	str	r2, [r7, #4]
 801343e:	603b      	str	r3, [r7, #0]
 8013440:	460b      	mov	r3, r1
 8013442:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013444:	2300      	movs	r3, #0
 8013446:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013448:	2300      	movs	r3, #0
 801344a:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801344c:	68fb      	ldr	r3, [r7, #12]
 801344e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8013452:	7af9      	ldrb	r1, [r7, #11]
 8013454:	683b      	ldr	r3, [r7, #0]
 8013456:	687a      	ldr	r2, [r7, #4]
 8013458:	f7f6 ff36 	bl	800a2c8 <HAL_PCD_EP_Receive>
 801345c:	4603      	mov	r3, r0
 801345e:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8013460:	7dbb      	ldrb	r3, [r7, #22]
 8013462:	2b03      	cmp	r3, #3
 8013464:	d816      	bhi.n	8013494 <USBD_LL_PrepareReceive+0x60>
 8013466:	a201      	add	r2, pc, #4	; (adr r2, 801346c <USBD_LL_PrepareReceive+0x38>)
 8013468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801346c:	0801347d 	.word	0x0801347d
 8013470:	08013483 	.word	0x08013483
 8013474:	08013489 	.word	0x08013489
 8013478:	0801348f 	.word	0x0801348f
    case HAL_OK :
      usb_status = USBD_OK;
 801347c:	2300      	movs	r3, #0
 801347e:	75fb      	strb	r3, [r7, #23]
    break;
 8013480:	e00b      	b.n	801349a <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8013482:	2303      	movs	r3, #3
 8013484:	75fb      	strb	r3, [r7, #23]
    break;
 8013486:	e008      	b.n	801349a <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013488:	2301      	movs	r3, #1
 801348a:	75fb      	strb	r3, [r7, #23]
    break;
 801348c:	e005      	b.n	801349a <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801348e:	2303      	movs	r3, #3
 8013490:	75fb      	strb	r3, [r7, #23]
    break;
 8013492:	e002      	b.n	801349a <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8013494:	2303      	movs	r3, #3
 8013496:	75fb      	strb	r3, [r7, #23]
    break;
 8013498:	bf00      	nop
  }
  return usb_status;
 801349a:	7dfb      	ldrb	r3, [r7, #23]
}
 801349c:	4618      	mov	r0, r3
 801349e:	3718      	adds	r7, #24
 80134a0:	46bd      	mov	sp, r7
 80134a2:	bd80      	pop	{r7, pc}

080134a4 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80134a4:	b580      	push	{r7, lr}
 80134a6:	b082      	sub	sp, #8
 80134a8:	af00      	add	r7, sp, #0
 80134aa:	6078      	str	r0, [r7, #4]
 80134ac:	460b      	mov	r3, r1
 80134ae:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80134b6:	78fa      	ldrb	r2, [r7, #3]
 80134b8:	4611      	mov	r1, r2
 80134ba:	4618      	mov	r0, r3
 80134bc:	f7f6 ff42 	bl	800a344 <HAL_PCD_EP_GetRxCount>
 80134c0:	4603      	mov	r3, r0
}
 80134c2:	4618      	mov	r0, r3
 80134c4:	3708      	adds	r7, #8
 80134c6:	46bd      	mov	sp, r7
 80134c8:	bd80      	pop	{r7, pc}
	...

080134cc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80134cc:	b580      	push	{r7, lr}
 80134ce:	b082      	sub	sp, #8
 80134d0:	af00      	add	r7, sp, #0
 80134d2:	6078      	str	r0, [r7, #4]
 80134d4:	460b      	mov	r3, r1
 80134d6:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80134d8:	78fb      	ldrb	r3, [r7, #3]
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d002      	beq.n	80134e4 <HAL_PCDEx_LPM_Callback+0x18>
 80134de:	2b01      	cmp	r3, #1
 80134e0:	d01f      	beq.n	8013522 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 80134e2:	e03b      	b.n	801355c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	6a1b      	ldr	r3, [r3, #32]
 80134e8:	2b00      	cmp	r3, #0
 80134ea:	d007      	beq.n	80134fc <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80134ec:	f000 f854 	bl	8013598 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80134f0:	4b1c      	ldr	r3, [pc, #112]	; (8013564 <HAL_PCDEx_LPM_Callback+0x98>)
 80134f2:	691b      	ldr	r3, [r3, #16]
 80134f4:	4a1b      	ldr	r2, [pc, #108]	; (8013564 <HAL_PCDEx_LPM_Callback+0x98>)
 80134f6:	f023 0306 	bic.w	r3, r3, #6
 80134fa:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80134fc:	687b      	ldr	r3, [r7, #4]
 80134fe:	681b      	ldr	r3, [r3, #0]
 8013500:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013504:	681b      	ldr	r3, [r3, #0]
 8013506:	687a      	ldr	r2, [r7, #4]
 8013508:	6812      	ldr	r2, [r2, #0]
 801350a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801350e:	f023 0301 	bic.w	r3, r3, #1
 8013512:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801351a:	4618      	mov	r0, r3
 801351c:	f7fe fb08 	bl	8011b30 <USBD_LL_Resume>
    break;
 8013520:	e01c      	b.n	801355c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8013522:	687b      	ldr	r3, [r7, #4]
 8013524:	681b      	ldr	r3, [r3, #0]
 8013526:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801352a:	681b      	ldr	r3, [r3, #0]
 801352c:	687a      	ldr	r2, [r7, #4]
 801352e:	6812      	ldr	r2, [r2, #0]
 8013530:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8013534:	f043 0301 	orr.w	r3, r3, #1
 8013538:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 801353a:	687b      	ldr	r3, [r7, #4]
 801353c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8013540:	4618      	mov	r0, r3
 8013542:	f7fe fadf 	bl	8011b04 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8013546:	687b      	ldr	r3, [r7, #4]
 8013548:	6a1b      	ldr	r3, [r3, #32]
 801354a:	2b00      	cmp	r3, #0
 801354c:	d005      	beq.n	801355a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801354e:	4b05      	ldr	r3, [pc, #20]	; (8013564 <HAL_PCDEx_LPM_Callback+0x98>)
 8013550:	691b      	ldr	r3, [r3, #16]
 8013552:	4a04      	ldr	r2, [pc, #16]	; (8013564 <HAL_PCDEx_LPM_Callback+0x98>)
 8013554:	f043 0306 	orr.w	r3, r3, #6
 8013558:	6113      	str	r3, [r2, #16]
    break;
 801355a:	bf00      	nop
}
 801355c:	bf00      	nop
 801355e:	3708      	adds	r7, #8
 8013560:	46bd      	mov	sp, r7
 8013562:	bd80      	pop	{r7, pc}
 8013564:	e000ed00 	.word	0xe000ed00

08013568 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8013568:	b480      	push	{r7}
 801356a:	b083      	sub	sp, #12
 801356c:	af00      	add	r7, sp, #0
 801356e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8013570:	4b03      	ldr	r3, [pc, #12]	; (8013580 <USBD_static_malloc+0x18>)
}
 8013572:	4618      	mov	r0, r3
 8013574:	370c      	adds	r7, #12
 8013576:	46bd      	mov	sp, r7
 8013578:	f85d 7b04 	ldr.w	r7, [sp], #4
 801357c:	4770      	bx	lr
 801357e:	bf00      	nop
 8013580:	20002a14 	.word	0x20002a14

08013584 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8013584:	b480      	push	{r7}
 8013586:	b083      	sub	sp, #12
 8013588:	af00      	add	r7, sp, #0
 801358a:	6078      	str	r0, [r7, #4]

}
 801358c:	bf00      	nop
 801358e:	370c      	adds	r7, #12
 8013590:	46bd      	mov	sp, r7
 8013592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013596:	4770      	bx	lr

08013598 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8013598:	b580      	push	{r7, lr}
 801359a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 801359c:	f7ed f942 	bl	8000824 <SystemClock_Config>
}
 80135a0:	bf00      	nop
 80135a2:	bd80      	pop	{r7, pc}

080135a4 <__errno>:
 80135a4:	4b01      	ldr	r3, [pc, #4]	; (80135ac <__errno+0x8>)
 80135a6:	6818      	ldr	r0, [r3, #0]
 80135a8:	4770      	bx	lr
 80135aa:	bf00      	nop
 80135ac:	20000364 	.word	0x20000364

080135b0 <__libc_init_array>:
 80135b0:	b570      	push	{r4, r5, r6, lr}
 80135b2:	4d0d      	ldr	r5, [pc, #52]	; (80135e8 <__libc_init_array+0x38>)
 80135b4:	4c0d      	ldr	r4, [pc, #52]	; (80135ec <__libc_init_array+0x3c>)
 80135b6:	1b64      	subs	r4, r4, r5
 80135b8:	10a4      	asrs	r4, r4, #2
 80135ba:	2600      	movs	r6, #0
 80135bc:	42a6      	cmp	r6, r4
 80135be:	d109      	bne.n	80135d4 <__libc_init_array+0x24>
 80135c0:	4d0b      	ldr	r5, [pc, #44]	; (80135f0 <__libc_init_array+0x40>)
 80135c2:	4c0c      	ldr	r4, [pc, #48]	; (80135f4 <__libc_init_array+0x44>)
 80135c4:	f000 ffae 	bl	8014524 <_init>
 80135c8:	1b64      	subs	r4, r4, r5
 80135ca:	10a4      	asrs	r4, r4, #2
 80135cc:	2600      	movs	r6, #0
 80135ce:	42a6      	cmp	r6, r4
 80135d0:	d105      	bne.n	80135de <__libc_init_array+0x2e>
 80135d2:	bd70      	pop	{r4, r5, r6, pc}
 80135d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80135d8:	4798      	blx	r3
 80135da:	3601      	adds	r6, #1
 80135dc:	e7ee      	b.n	80135bc <__libc_init_array+0xc>
 80135de:	f855 3b04 	ldr.w	r3, [r5], #4
 80135e2:	4798      	blx	r3
 80135e4:	3601      	adds	r6, #1
 80135e6:	e7f2      	b.n	80135ce <__libc_init_array+0x1e>
 80135e8:	08017488 	.word	0x08017488
 80135ec:	08017488 	.word	0x08017488
 80135f0:	08017488 	.word	0x08017488
 80135f4:	0801748c 	.word	0x0801748c

080135f8 <memset>:
 80135f8:	4402      	add	r2, r0
 80135fa:	4603      	mov	r3, r0
 80135fc:	4293      	cmp	r3, r2
 80135fe:	d100      	bne.n	8013602 <memset+0xa>
 8013600:	4770      	bx	lr
 8013602:	f803 1b01 	strb.w	r1, [r3], #1
 8013606:	e7f9      	b.n	80135fc <memset+0x4>

08013608 <_free_r>:
 8013608:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801360a:	2900      	cmp	r1, #0
 801360c:	d044      	beq.n	8013698 <_free_r+0x90>
 801360e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013612:	9001      	str	r0, [sp, #4]
 8013614:	2b00      	cmp	r3, #0
 8013616:	f1a1 0404 	sub.w	r4, r1, #4
 801361a:	bfb8      	it	lt
 801361c:	18e4      	addlt	r4, r4, r3
 801361e:	f000 f9f3 	bl	8013a08 <__malloc_lock>
 8013622:	4a1e      	ldr	r2, [pc, #120]	; (801369c <_free_r+0x94>)
 8013624:	9801      	ldr	r0, [sp, #4]
 8013626:	6813      	ldr	r3, [r2, #0]
 8013628:	b933      	cbnz	r3, 8013638 <_free_r+0x30>
 801362a:	6063      	str	r3, [r4, #4]
 801362c:	6014      	str	r4, [r2, #0]
 801362e:	b003      	add	sp, #12
 8013630:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013634:	f000 b9ee 	b.w	8013a14 <__malloc_unlock>
 8013638:	42a3      	cmp	r3, r4
 801363a:	d908      	bls.n	801364e <_free_r+0x46>
 801363c:	6825      	ldr	r5, [r4, #0]
 801363e:	1961      	adds	r1, r4, r5
 8013640:	428b      	cmp	r3, r1
 8013642:	bf01      	itttt	eq
 8013644:	6819      	ldreq	r1, [r3, #0]
 8013646:	685b      	ldreq	r3, [r3, #4]
 8013648:	1949      	addeq	r1, r1, r5
 801364a:	6021      	streq	r1, [r4, #0]
 801364c:	e7ed      	b.n	801362a <_free_r+0x22>
 801364e:	461a      	mov	r2, r3
 8013650:	685b      	ldr	r3, [r3, #4]
 8013652:	b10b      	cbz	r3, 8013658 <_free_r+0x50>
 8013654:	42a3      	cmp	r3, r4
 8013656:	d9fa      	bls.n	801364e <_free_r+0x46>
 8013658:	6811      	ldr	r1, [r2, #0]
 801365a:	1855      	adds	r5, r2, r1
 801365c:	42a5      	cmp	r5, r4
 801365e:	d10b      	bne.n	8013678 <_free_r+0x70>
 8013660:	6824      	ldr	r4, [r4, #0]
 8013662:	4421      	add	r1, r4
 8013664:	1854      	adds	r4, r2, r1
 8013666:	42a3      	cmp	r3, r4
 8013668:	6011      	str	r1, [r2, #0]
 801366a:	d1e0      	bne.n	801362e <_free_r+0x26>
 801366c:	681c      	ldr	r4, [r3, #0]
 801366e:	685b      	ldr	r3, [r3, #4]
 8013670:	6053      	str	r3, [r2, #4]
 8013672:	4421      	add	r1, r4
 8013674:	6011      	str	r1, [r2, #0]
 8013676:	e7da      	b.n	801362e <_free_r+0x26>
 8013678:	d902      	bls.n	8013680 <_free_r+0x78>
 801367a:	230c      	movs	r3, #12
 801367c:	6003      	str	r3, [r0, #0]
 801367e:	e7d6      	b.n	801362e <_free_r+0x26>
 8013680:	6825      	ldr	r5, [r4, #0]
 8013682:	1961      	adds	r1, r4, r5
 8013684:	428b      	cmp	r3, r1
 8013686:	bf04      	itt	eq
 8013688:	6819      	ldreq	r1, [r3, #0]
 801368a:	685b      	ldreq	r3, [r3, #4]
 801368c:	6063      	str	r3, [r4, #4]
 801368e:	bf04      	itt	eq
 8013690:	1949      	addeq	r1, r1, r5
 8013692:	6021      	streq	r1, [r4, #0]
 8013694:	6054      	str	r4, [r2, #4]
 8013696:	e7ca      	b.n	801362e <_free_r+0x26>
 8013698:	b003      	add	sp, #12
 801369a:	bd30      	pop	{r4, r5, pc}
 801369c:	20002c34 	.word	0x20002c34

080136a0 <sbrk_aligned>:
 80136a0:	b570      	push	{r4, r5, r6, lr}
 80136a2:	4e0e      	ldr	r6, [pc, #56]	; (80136dc <sbrk_aligned+0x3c>)
 80136a4:	460c      	mov	r4, r1
 80136a6:	6831      	ldr	r1, [r6, #0]
 80136a8:	4605      	mov	r5, r0
 80136aa:	b911      	cbnz	r1, 80136b2 <sbrk_aligned+0x12>
 80136ac:	f000 f8a4 	bl	80137f8 <_sbrk_r>
 80136b0:	6030      	str	r0, [r6, #0]
 80136b2:	4621      	mov	r1, r4
 80136b4:	4628      	mov	r0, r5
 80136b6:	f000 f89f 	bl	80137f8 <_sbrk_r>
 80136ba:	1c43      	adds	r3, r0, #1
 80136bc:	d00a      	beq.n	80136d4 <sbrk_aligned+0x34>
 80136be:	1cc4      	adds	r4, r0, #3
 80136c0:	f024 0403 	bic.w	r4, r4, #3
 80136c4:	42a0      	cmp	r0, r4
 80136c6:	d007      	beq.n	80136d8 <sbrk_aligned+0x38>
 80136c8:	1a21      	subs	r1, r4, r0
 80136ca:	4628      	mov	r0, r5
 80136cc:	f000 f894 	bl	80137f8 <_sbrk_r>
 80136d0:	3001      	adds	r0, #1
 80136d2:	d101      	bne.n	80136d8 <sbrk_aligned+0x38>
 80136d4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80136d8:	4620      	mov	r0, r4
 80136da:	bd70      	pop	{r4, r5, r6, pc}
 80136dc:	20002c38 	.word	0x20002c38

080136e0 <_malloc_r>:
 80136e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136e4:	1ccd      	adds	r5, r1, #3
 80136e6:	f025 0503 	bic.w	r5, r5, #3
 80136ea:	3508      	adds	r5, #8
 80136ec:	2d0c      	cmp	r5, #12
 80136ee:	bf38      	it	cc
 80136f0:	250c      	movcc	r5, #12
 80136f2:	2d00      	cmp	r5, #0
 80136f4:	4607      	mov	r7, r0
 80136f6:	db01      	blt.n	80136fc <_malloc_r+0x1c>
 80136f8:	42a9      	cmp	r1, r5
 80136fa:	d905      	bls.n	8013708 <_malloc_r+0x28>
 80136fc:	230c      	movs	r3, #12
 80136fe:	603b      	str	r3, [r7, #0]
 8013700:	2600      	movs	r6, #0
 8013702:	4630      	mov	r0, r6
 8013704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013708:	4e2e      	ldr	r6, [pc, #184]	; (80137c4 <_malloc_r+0xe4>)
 801370a:	f000 f97d 	bl	8013a08 <__malloc_lock>
 801370e:	6833      	ldr	r3, [r6, #0]
 8013710:	461c      	mov	r4, r3
 8013712:	bb34      	cbnz	r4, 8013762 <_malloc_r+0x82>
 8013714:	4629      	mov	r1, r5
 8013716:	4638      	mov	r0, r7
 8013718:	f7ff ffc2 	bl	80136a0 <sbrk_aligned>
 801371c:	1c43      	adds	r3, r0, #1
 801371e:	4604      	mov	r4, r0
 8013720:	d14d      	bne.n	80137be <_malloc_r+0xde>
 8013722:	6834      	ldr	r4, [r6, #0]
 8013724:	4626      	mov	r6, r4
 8013726:	2e00      	cmp	r6, #0
 8013728:	d140      	bne.n	80137ac <_malloc_r+0xcc>
 801372a:	6823      	ldr	r3, [r4, #0]
 801372c:	4631      	mov	r1, r6
 801372e:	4638      	mov	r0, r7
 8013730:	eb04 0803 	add.w	r8, r4, r3
 8013734:	f000 f860 	bl	80137f8 <_sbrk_r>
 8013738:	4580      	cmp	r8, r0
 801373a:	d13a      	bne.n	80137b2 <_malloc_r+0xd2>
 801373c:	6821      	ldr	r1, [r4, #0]
 801373e:	3503      	adds	r5, #3
 8013740:	1a6d      	subs	r5, r5, r1
 8013742:	f025 0503 	bic.w	r5, r5, #3
 8013746:	3508      	adds	r5, #8
 8013748:	2d0c      	cmp	r5, #12
 801374a:	bf38      	it	cc
 801374c:	250c      	movcc	r5, #12
 801374e:	4629      	mov	r1, r5
 8013750:	4638      	mov	r0, r7
 8013752:	f7ff ffa5 	bl	80136a0 <sbrk_aligned>
 8013756:	3001      	adds	r0, #1
 8013758:	d02b      	beq.n	80137b2 <_malloc_r+0xd2>
 801375a:	6823      	ldr	r3, [r4, #0]
 801375c:	442b      	add	r3, r5
 801375e:	6023      	str	r3, [r4, #0]
 8013760:	e00e      	b.n	8013780 <_malloc_r+0xa0>
 8013762:	6822      	ldr	r2, [r4, #0]
 8013764:	1b52      	subs	r2, r2, r5
 8013766:	d41e      	bmi.n	80137a6 <_malloc_r+0xc6>
 8013768:	2a0b      	cmp	r2, #11
 801376a:	d916      	bls.n	801379a <_malloc_r+0xba>
 801376c:	1961      	adds	r1, r4, r5
 801376e:	42a3      	cmp	r3, r4
 8013770:	6025      	str	r5, [r4, #0]
 8013772:	bf18      	it	ne
 8013774:	6059      	strne	r1, [r3, #4]
 8013776:	6863      	ldr	r3, [r4, #4]
 8013778:	bf08      	it	eq
 801377a:	6031      	streq	r1, [r6, #0]
 801377c:	5162      	str	r2, [r4, r5]
 801377e:	604b      	str	r3, [r1, #4]
 8013780:	4638      	mov	r0, r7
 8013782:	f104 060b 	add.w	r6, r4, #11
 8013786:	f000 f945 	bl	8013a14 <__malloc_unlock>
 801378a:	f026 0607 	bic.w	r6, r6, #7
 801378e:	1d23      	adds	r3, r4, #4
 8013790:	1af2      	subs	r2, r6, r3
 8013792:	d0b6      	beq.n	8013702 <_malloc_r+0x22>
 8013794:	1b9b      	subs	r3, r3, r6
 8013796:	50a3      	str	r3, [r4, r2]
 8013798:	e7b3      	b.n	8013702 <_malloc_r+0x22>
 801379a:	6862      	ldr	r2, [r4, #4]
 801379c:	42a3      	cmp	r3, r4
 801379e:	bf0c      	ite	eq
 80137a0:	6032      	streq	r2, [r6, #0]
 80137a2:	605a      	strne	r2, [r3, #4]
 80137a4:	e7ec      	b.n	8013780 <_malloc_r+0xa0>
 80137a6:	4623      	mov	r3, r4
 80137a8:	6864      	ldr	r4, [r4, #4]
 80137aa:	e7b2      	b.n	8013712 <_malloc_r+0x32>
 80137ac:	4634      	mov	r4, r6
 80137ae:	6876      	ldr	r6, [r6, #4]
 80137b0:	e7b9      	b.n	8013726 <_malloc_r+0x46>
 80137b2:	230c      	movs	r3, #12
 80137b4:	603b      	str	r3, [r7, #0]
 80137b6:	4638      	mov	r0, r7
 80137b8:	f000 f92c 	bl	8013a14 <__malloc_unlock>
 80137bc:	e7a1      	b.n	8013702 <_malloc_r+0x22>
 80137be:	6025      	str	r5, [r4, #0]
 80137c0:	e7de      	b.n	8013780 <_malloc_r+0xa0>
 80137c2:	bf00      	nop
 80137c4:	20002c34 	.word	0x20002c34

080137c8 <iprintf>:
 80137c8:	b40f      	push	{r0, r1, r2, r3}
 80137ca:	4b0a      	ldr	r3, [pc, #40]	; (80137f4 <iprintf+0x2c>)
 80137cc:	b513      	push	{r0, r1, r4, lr}
 80137ce:	681c      	ldr	r4, [r3, #0]
 80137d0:	b124      	cbz	r4, 80137dc <iprintf+0x14>
 80137d2:	69a3      	ldr	r3, [r4, #24]
 80137d4:	b913      	cbnz	r3, 80137dc <iprintf+0x14>
 80137d6:	4620      	mov	r0, r4
 80137d8:	f000 f876 	bl	80138c8 <__sinit>
 80137dc:	ab05      	add	r3, sp, #20
 80137de:	9a04      	ldr	r2, [sp, #16]
 80137e0:	68a1      	ldr	r1, [r4, #8]
 80137e2:	9301      	str	r3, [sp, #4]
 80137e4:	4620      	mov	r0, r4
 80137e6:	f000 f945 	bl	8013a74 <_vfiprintf_r>
 80137ea:	b002      	add	sp, #8
 80137ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80137f0:	b004      	add	sp, #16
 80137f2:	4770      	bx	lr
 80137f4:	20000364 	.word	0x20000364

080137f8 <_sbrk_r>:
 80137f8:	b538      	push	{r3, r4, r5, lr}
 80137fa:	4d06      	ldr	r5, [pc, #24]	; (8013814 <_sbrk_r+0x1c>)
 80137fc:	2300      	movs	r3, #0
 80137fe:	4604      	mov	r4, r0
 8013800:	4608      	mov	r0, r1
 8013802:	602b      	str	r3, [r5, #0]
 8013804:	f7ee fdfa 	bl	80023fc <_sbrk>
 8013808:	1c43      	adds	r3, r0, #1
 801380a:	d102      	bne.n	8013812 <_sbrk_r+0x1a>
 801380c:	682b      	ldr	r3, [r5, #0]
 801380e:	b103      	cbz	r3, 8013812 <_sbrk_r+0x1a>
 8013810:	6023      	str	r3, [r4, #0]
 8013812:	bd38      	pop	{r3, r4, r5, pc}
 8013814:	20002c40 	.word	0x20002c40

08013818 <std>:
 8013818:	2300      	movs	r3, #0
 801381a:	b510      	push	{r4, lr}
 801381c:	4604      	mov	r4, r0
 801381e:	e9c0 3300 	strd	r3, r3, [r0]
 8013822:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013826:	6083      	str	r3, [r0, #8]
 8013828:	8181      	strh	r1, [r0, #12]
 801382a:	6643      	str	r3, [r0, #100]	; 0x64
 801382c:	81c2      	strh	r2, [r0, #14]
 801382e:	6183      	str	r3, [r0, #24]
 8013830:	4619      	mov	r1, r3
 8013832:	2208      	movs	r2, #8
 8013834:	305c      	adds	r0, #92	; 0x5c
 8013836:	f7ff fedf 	bl	80135f8 <memset>
 801383a:	4b05      	ldr	r3, [pc, #20]	; (8013850 <std+0x38>)
 801383c:	6263      	str	r3, [r4, #36]	; 0x24
 801383e:	4b05      	ldr	r3, [pc, #20]	; (8013854 <std+0x3c>)
 8013840:	62a3      	str	r3, [r4, #40]	; 0x28
 8013842:	4b05      	ldr	r3, [pc, #20]	; (8013858 <std+0x40>)
 8013844:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013846:	4b05      	ldr	r3, [pc, #20]	; (801385c <std+0x44>)
 8013848:	6224      	str	r4, [r4, #32]
 801384a:	6323      	str	r3, [r4, #48]	; 0x30
 801384c:	bd10      	pop	{r4, pc}
 801384e:	bf00      	nop
 8013850:	08013ffd 	.word	0x08013ffd
 8013854:	0801401f 	.word	0x0801401f
 8013858:	08014057 	.word	0x08014057
 801385c:	0801407b 	.word	0x0801407b

08013860 <_cleanup_r>:
 8013860:	4901      	ldr	r1, [pc, #4]	; (8013868 <_cleanup_r+0x8>)
 8013862:	f000 b8af 	b.w	80139c4 <_fwalk_reent>
 8013866:	bf00      	nop
 8013868:	08014355 	.word	0x08014355

0801386c <__sfmoreglue>:
 801386c:	b570      	push	{r4, r5, r6, lr}
 801386e:	2268      	movs	r2, #104	; 0x68
 8013870:	1e4d      	subs	r5, r1, #1
 8013872:	4355      	muls	r5, r2
 8013874:	460e      	mov	r6, r1
 8013876:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801387a:	f7ff ff31 	bl	80136e0 <_malloc_r>
 801387e:	4604      	mov	r4, r0
 8013880:	b140      	cbz	r0, 8013894 <__sfmoreglue+0x28>
 8013882:	2100      	movs	r1, #0
 8013884:	e9c0 1600 	strd	r1, r6, [r0]
 8013888:	300c      	adds	r0, #12
 801388a:	60a0      	str	r0, [r4, #8]
 801388c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013890:	f7ff feb2 	bl	80135f8 <memset>
 8013894:	4620      	mov	r0, r4
 8013896:	bd70      	pop	{r4, r5, r6, pc}

08013898 <__sfp_lock_acquire>:
 8013898:	4801      	ldr	r0, [pc, #4]	; (80138a0 <__sfp_lock_acquire+0x8>)
 801389a:	f000 b8b3 	b.w	8013a04 <__retarget_lock_acquire_recursive>
 801389e:	bf00      	nop
 80138a0:	20002c3d 	.word	0x20002c3d

080138a4 <__sfp_lock_release>:
 80138a4:	4801      	ldr	r0, [pc, #4]	; (80138ac <__sfp_lock_release+0x8>)
 80138a6:	f000 b8ae 	b.w	8013a06 <__retarget_lock_release_recursive>
 80138aa:	bf00      	nop
 80138ac:	20002c3d 	.word	0x20002c3d

080138b0 <__sinit_lock_acquire>:
 80138b0:	4801      	ldr	r0, [pc, #4]	; (80138b8 <__sinit_lock_acquire+0x8>)
 80138b2:	f000 b8a7 	b.w	8013a04 <__retarget_lock_acquire_recursive>
 80138b6:	bf00      	nop
 80138b8:	20002c3e 	.word	0x20002c3e

080138bc <__sinit_lock_release>:
 80138bc:	4801      	ldr	r0, [pc, #4]	; (80138c4 <__sinit_lock_release+0x8>)
 80138be:	f000 b8a2 	b.w	8013a06 <__retarget_lock_release_recursive>
 80138c2:	bf00      	nop
 80138c4:	20002c3e 	.word	0x20002c3e

080138c8 <__sinit>:
 80138c8:	b510      	push	{r4, lr}
 80138ca:	4604      	mov	r4, r0
 80138cc:	f7ff fff0 	bl	80138b0 <__sinit_lock_acquire>
 80138d0:	69a3      	ldr	r3, [r4, #24]
 80138d2:	b11b      	cbz	r3, 80138dc <__sinit+0x14>
 80138d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80138d8:	f7ff bff0 	b.w	80138bc <__sinit_lock_release>
 80138dc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80138e0:	6523      	str	r3, [r4, #80]	; 0x50
 80138e2:	4b13      	ldr	r3, [pc, #76]	; (8013930 <__sinit+0x68>)
 80138e4:	4a13      	ldr	r2, [pc, #76]	; (8013934 <__sinit+0x6c>)
 80138e6:	681b      	ldr	r3, [r3, #0]
 80138e8:	62a2      	str	r2, [r4, #40]	; 0x28
 80138ea:	42a3      	cmp	r3, r4
 80138ec:	bf04      	itt	eq
 80138ee:	2301      	moveq	r3, #1
 80138f0:	61a3      	streq	r3, [r4, #24]
 80138f2:	4620      	mov	r0, r4
 80138f4:	f000 f820 	bl	8013938 <__sfp>
 80138f8:	6060      	str	r0, [r4, #4]
 80138fa:	4620      	mov	r0, r4
 80138fc:	f000 f81c 	bl	8013938 <__sfp>
 8013900:	60a0      	str	r0, [r4, #8]
 8013902:	4620      	mov	r0, r4
 8013904:	f000 f818 	bl	8013938 <__sfp>
 8013908:	2200      	movs	r2, #0
 801390a:	60e0      	str	r0, [r4, #12]
 801390c:	2104      	movs	r1, #4
 801390e:	6860      	ldr	r0, [r4, #4]
 8013910:	f7ff ff82 	bl	8013818 <std>
 8013914:	68a0      	ldr	r0, [r4, #8]
 8013916:	2201      	movs	r2, #1
 8013918:	2109      	movs	r1, #9
 801391a:	f7ff ff7d 	bl	8013818 <std>
 801391e:	68e0      	ldr	r0, [r4, #12]
 8013920:	2202      	movs	r2, #2
 8013922:	2112      	movs	r1, #18
 8013924:	f7ff ff78 	bl	8013818 <std>
 8013928:	2301      	movs	r3, #1
 801392a:	61a3      	str	r3, [r4, #24]
 801392c:	e7d2      	b.n	80138d4 <__sinit+0xc>
 801392e:	bf00      	nop
 8013930:	080173e8 	.word	0x080173e8
 8013934:	08013861 	.word	0x08013861

08013938 <__sfp>:
 8013938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801393a:	4607      	mov	r7, r0
 801393c:	f7ff ffac 	bl	8013898 <__sfp_lock_acquire>
 8013940:	4b1e      	ldr	r3, [pc, #120]	; (80139bc <__sfp+0x84>)
 8013942:	681e      	ldr	r6, [r3, #0]
 8013944:	69b3      	ldr	r3, [r6, #24]
 8013946:	b913      	cbnz	r3, 801394e <__sfp+0x16>
 8013948:	4630      	mov	r0, r6
 801394a:	f7ff ffbd 	bl	80138c8 <__sinit>
 801394e:	3648      	adds	r6, #72	; 0x48
 8013950:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013954:	3b01      	subs	r3, #1
 8013956:	d503      	bpl.n	8013960 <__sfp+0x28>
 8013958:	6833      	ldr	r3, [r6, #0]
 801395a:	b30b      	cbz	r3, 80139a0 <__sfp+0x68>
 801395c:	6836      	ldr	r6, [r6, #0]
 801395e:	e7f7      	b.n	8013950 <__sfp+0x18>
 8013960:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013964:	b9d5      	cbnz	r5, 801399c <__sfp+0x64>
 8013966:	4b16      	ldr	r3, [pc, #88]	; (80139c0 <__sfp+0x88>)
 8013968:	60e3      	str	r3, [r4, #12]
 801396a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801396e:	6665      	str	r5, [r4, #100]	; 0x64
 8013970:	f000 f847 	bl	8013a02 <__retarget_lock_init_recursive>
 8013974:	f7ff ff96 	bl	80138a4 <__sfp_lock_release>
 8013978:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801397c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013980:	6025      	str	r5, [r4, #0]
 8013982:	61a5      	str	r5, [r4, #24]
 8013984:	2208      	movs	r2, #8
 8013986:	4629      	mov	r1, r5
 8013988:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801398c:	f7ff fe34 	bl	80135f8 <memset>
 8013990:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013994:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013998:	4620      	mov	r0, r4
 801399a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801399c:	3468      	adds	r4, #104	; 0x68
 801399e:	e7d9      	b.n	8013954 <__sfp+0x1c>
 80139a0:	2104      	movs	r1, #4
 80139a2:	4638      	mov	r0, r7
 80139a4:	f7ff ff62 	bl	801386c <__sfmoreglue>
 80139a8:	4604      	mov	r4, r0
 80139aa:	6030      	str	r0, [r6, #0]
 80139ac:	2800      	cmp	r0, #0
 80139ae:	d1d5      	bne.n	801395c <__sfp+0x24>
 80139b0:	f7ff ff78 	bl	80138a4 <__sfp_lock_release>
 80139b4:	230c      	movs	r3, #12
 80139b6:	603b      	str	r3, [r7, #0]
 80139b8:	e7ee      	b.n	8013998 <__sfp+0x60>
 80139ba:	bf00      	nop
 80139bc:	080173e8 	.word	0x080173e8
 80139c0:	ffff0001 	.word	0xffff0001

080139c4 <_fwalk_reent>:
 80139c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80139c8:	4606      	mov	r6, r0
 80139ca:	4688      	mov	r8, r1
 80139cc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80139d0:	2700      	movs	r7, #0
 80139d2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80139d6:	f1b9 0901 	subs.w	r9, r9, #1
 80139da:	d505      	bpl.n	80139e8 <_fwalk_reent+0x24>
 80139dc:	6824      	ldr	r4, [r4, #0]
 80139de:	2c00      	cmp	r4, #0
 80139e0:	d1f7      	bne.n	80139d2 <_fwalk_reent+0xe>
 80139e2:	4638      	mov	r0, r7
 80139e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80139e8:	89ab      	ldrh	r3, [r5, #12]
 80139ea:	2b01      	cmp	r3, #1
 80139ec:	d907      	bls.n	80139fe <_fwalk_reent+0x3a>
 80139ee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80139f2:	3301      	adds	r3, #1
 80139f4:	d003      	beq.n	80139fe <_fwalk_reent+0x3a>
 80139f6:	4629      	mov	r1, r5
 80139f8:	4630      	mov	r0, r6
 80139fa:	47c0      	blx	r8
 80139fc:	4307      	orrs	r7, r0
 80139fe:	3568      	adds	r5, #104	; 0x68
 8013a00:	e7e9      	b.n	80139d6 <_fwalk_reent+0x12>

08013a02 <__retarget_lock_init_recursive>:
 8013a02:	4770      	bx	lr

08013a04 <__retarget_lock_acquire_recursive>:
 8013a04:	4770      	bx	lr

08013a06 <__retarget_lock_release_recursive>:
 8013a06:	4770      	bx	lr

08013a08 <__malloc_lock>:
 8013a08:	4801      	ldr	r0, [pc, #4]	; (8013a10 <__malloc_lock+0x8>)
 8013a0a:	f7ff bffb 	b.w	8013a04 <__retarget_lock_acquire_recursive>
 8013a0e:	bf00      	nop
 8013a10:	20002c3c 	.word	0x20002c3c

08013a14 <__malloc_unlock>:
 8013a14:	4801      	ldr	r0, [pc, #4]	; (8013a1c <__malloc_unlock+0x8>)
 8013a16:	f7ff bff6 	b.w	8013a06 <__retarget_lock_release_recursive>
 8013a1a:	bf00      	nop
 8013a1c:	20002c3c 	.word	0x20002c3c

08013a20 <__sfputc_r>:
 8013a20:	6893      	ldr	r3, [r2, #8]
 8013a22:	3b01      	subs	r3, #1
 8013a24:	2b00      	cmp	r3, #0
 8013a26:	b410      	push	{r4}
 8013a28:	6093      	str	r3, [r2, #8]
 8013a2a:	da08      	bge.n	8013a3e <__sfputc_r+0x1e>
 8013a2c:	6994      	ldr	r4, [r2, #24]
 8013a2e:	42a3      	cmp	r3, r4
 8013a30:	db01      	blt.n	8013a36 <__sfputc_r+0x16>
 8013a32:	290a      	cmp	r1, #10
 8013a34:	d103      	bne.n	8013a3e <__sfputc_r+0x1e>
 8013a36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013a3a:	f000 bb23 	b.w	8014084 <__swbuf_r>
 8013a3e:	6813      	ldr	r3, [r2, #0]
 8013a40:	1c58      	adds	r0, r3, #1
 8013a42:	6010      	str	r0, [r2, #0]
 8013a44:	7019      	strb	r1, [r3, #0]
 8013a46:	4608      	mov	r0, r1
 8013a48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013a4c:	4770      	bx	lr

08013a4e <__sfputs_r>:
 8013a4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a50:	4606      	mov	r6, r0
 8013a52:	460f      	mov	r7, r1
 8013a54:	4614      	mov	r4, r2
 8013a56:	18d5      	adds	r5, r2, r3
 8013a58:	42ac      	cmp	r4, r5
 8013a5a:	d101      	bne.n	8013a60 <__sfputs_r+0x12>
 8013a5c:	2000      	movs	r0, #0
 8013a5e:	e007      	b.n	8013a70 <__sfputs_r+0x22>
 8013a60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013a64:	463a      	mov	r2, r7
 8013a66:	4630      	mov	r0, r6
 8013a68:	f7ff ffda 	bl	8013a20 <__sfputc_r>
 8013a6c:	1c43      	adds	r3, r0, #1
 8013a6e:	d1f3      	bne.n	8013a58 <__sfputs_r+0xa>
 8013a70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013a74 <_vfiprintf_r>:
 8013a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a78:	460d      	mov	r5, r1
 8013a7a:	b09d      	sub	sp, #116	; 0x74
 8013a7c:	4614      	mov	r4, r2
 8013a7e:	4698      	mov	r8, r3
 8013a80:	4606      	mov	r6, r0
 8013a82:	b118      	cbz	r0, 8013a8c <_vfiprintf_r+0x18>
 8013a84:	6983      	ldr	r3, [r0, #24]
 8013a86:	b90b      	cbnz	r3, 8013a8c <_vfiprintf_r+0x18>
 8013a88:	f7ff ff1e 	bl	80138c8 <__sinit>
 8013a8c:	4b89      	ldr	r3, [pc, #548]	; (8013cb4 <_vfiprintf_r+0x240>)
 8013a8e:	429d      	cmp	r5, r3
 8013a90:	d11b      	bne.n	8013aca <_vfiprintf_r+0x56>
 8013a92:	6875      	ldr	r5, [r6, #4]
 8013a94:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013a96:	07d9      	lsls	r1, r3, #31
 8013a98:	d405      	bmi.n	8013aa6 <_vfiprintf_r+0x32>
 8013a9a:	89ab      	ldrh	r3, [r5, #12]
 8013a9c:	059a      	lsls	r2, r3, #22
 8013a9e:	d402      	bmi.n	8013aa6 <_vfiprintf_r+0x32>
 8013aa0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013aa2:	f7ff ffaf 	bl	8013a04 <__retarget_lock_acquire_recursive>
 8013aa6:	89ab      	ldrh	r3, [r5, #12]
 8013aa8:	071b      	lsls	r3, r3, #28
 8013aaa:	d501      	bpl.n	8013ab0 <_vfiprintf_r+0x3c>
 8013aac:	692b      	ldr	r3, [r5, #16]
 8013aae:	b9eb      	cbnz	r3, 8013aec <_vfiprintf_r+0x78>
 8013ab0:	4629      	mov	r1, r5
 8013ab2:	4630      	mov	r0, r6
 8013ab4:	f000 fb4a 	bl	801414c <__swsetup_r>
 8013ab8:	b1c0      	cbz	r0, 8013aec <_vfiprintf_r+0x78>
 8013aba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013abc:	07dc      	lsls	r4, r3, #31
 8013abe:	d50e      	bpl.n	8013ade <_vfiprintf_r+0x6a>
 8013ac0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013ac4:	b01d      	add	sp, #116	; 0x74
 8013ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013aca:	4b7b      	ldr	r3, [pc, #492]	; (8013cb8 <_vfiprintf_r+0x244>)
 8013acc:	429d      	cmp	r5, r3
 8013ace:	d101      	bne.n	8013ad4 <_vfiprintf_r+0x60>
 8013ad0:	68b5      	ldr	r5, [r6, #8]
 8013ad2:	e7df      	b.n	8013a94 <_vfiprintf_r+0x20>
 8013ad4:	4b79      	ldr	r3, [pc, #484]	; (8013cbc <_vfiprintf_r+0x248>)
 8013ad6:	429d      	cmp	r5, r3
 8013ad8:	bf08      	it	eq
 8013ada:	68f5      	ldreq	r5, [r6, #12]
 8013adc:	e7da      	b.n	8013a94 <_vfiprintf_r+0x20>
 8013ade:	89ab      	ldrh	r3, [r5, #12]
 8013ae0:	0598      	lsls	r0, r3, #22
 8013ae2:	d4ed      	bmi.n	8013ac0 <_vfiprintf_r+0x4c>
 8013ae4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013ae6:	f7ff ff8e 	bl	8013a06 <__retarget_lock_release_recursive>
 8013aea:	e7e9      	b.n	8013ac0 <_vfiprintf_r+0x4c>
 8013aec:	2300      	movs	r3, #0
 8013aee:	9309      	str	r3, [sp, #36]	; 0x24
 8013af0:	2320      	movs	r3, #32
 8013af2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013af6:	f8cd 800c 	str.w	r8, [sp, #12]
 8013afa:	2330      	movs	r3, #48	; 0x30
 8013afc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013cc0 <_vfiprintf_r+0x24c>
 8013b00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013b04:	f04f 0901 	mov.w	r9, #1
 8013b08:	4623      	mov	r3, r4
 8013b0a:	469a      	mov	sl, r3
 8013b0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013b10:	b10a      	cbz	r2, 8013b16 <_vfiprintf_r+0xa2>
 8013b12:	2a25      	cmp	r2, #37	; 0x25
 8013b14:	d1f9      	bne.n	8013b0a <_vfiprintf_r+0x96>
 8013b16:	ebba 0b04 	subs.w	fp, sl, r4
 8013b1a:	d00b      	beq.n	8013b34 <_vfiprintf_r+0xc0>
 8013b1c:	465b      	mov	r3, fp
 8013b1e:	4622      	mov	r2, r4
 8013b20:	4629      	mov	r1, r5
 8013b22:	4630      	mov	r0, r6
 8013b24:	f7ff ff93 	bl	8013a4e <__sfputs_r>
 8013b28:	3001      	adds	r0, #1
 8013b2a:	f000 80aa 	beq.w	8013c82 <_vfiprintf_r+0x20e>
 8013b2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013b30:	445a      	add	r2, fp
 8013b32:	9209      	str	r2, [sp, #36]	; 0x24
 8013b34:	f89a 3000 	ldrb.w	r3, [sl]
 8013b38:	2b00      	cmp	r3, #0
 8013b3a:	f000 80a2 	beq.w	8013c82 <_vfiprintf_r+0x20e>
 8013b3e:	2300      	movs	r3, #0
 8013b40:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013b44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013b48:	f10a 0a01 	add.w	sl, sl, #1
 8013b4c:	9304      	str	r3, [sp, #16]
 8013b4e:	9307      	str	r3, [sp, #28]
 8013b50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013b54:	931a      	str	r3, [sp, #104]	; 0x68
 8013b56:	4654      	mov	r4, sl
 8013b58:	2205      	movs	r2, #5
 8013b5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013b5e:	4858      	ldr	r0, [pc, #352]	; (8013cc0 <_vfiprintf_r+0x24c>)
 8013b60:	f7ec fb46 	bl	80001f0 <memchr>
 8013b64:	9a04      	ldr	r2, [sp, #16]
 8013b66:	b9d8      	cbnz	r0, 8013ba0 <_vfiprintf_r+0x12c>
 8013b68:	06d1      	lsls	r1, r2, #27
 8013b6a:	bf44      	itt	mi
 8013b6c:	2320      	movmi	r3, #32
 8013b6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013b72:	0713      	lsls	r3, r2, #28
 8013b74:	bf44      	itt	mi
 8013b76:	232b      	movmi	r3, #43	; 0x2b
 8013b78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013b7c:	f89a 3000 	ldrb.w	r3, [sl]
 8013b80:	2b2a      	cmp	r3, #42	; 0x2a
 8013b82:	d015      	beq.n	8013bb0 <_vfiprintf_r+0x13c>
 8013b84:	9a07      	ldr	r2, [sp, #28]
 8013b86:	4654      	mov	r4, sl
 8013b88:	2000      	movs	r0, #0
 8013b8a:	f04f 0c0a 	mov.w	ip, #10
 8013b8e:	4621      	mov	r1, r4
 8013b90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013b94:	3b30      	subs	r3, #48	; 0x30
 8013b96:	2b09      	cmp	r3, #9
 8013b98:	d94e      	bls.n	8013c38 <_vfiprintf_r+0x1c4>
 8013b9a:	b1b0      	cbz	r0, 8013bca <_vfiprintf_r+0x156>
 8013b9c:	9207      	str	r2, [sp, #28]
 8013b9e:	e014      	b.n	8013bca <_vfiprintf_r+0x156>
 8013ba0:	eba0 0308 	sub.w	r3, r0, r8
 8013ba4:	fa09 f303 	lsl.w	r3, r9, r3
 8013ba8:	4313      	orrs	r3, r2
 8013baa:	9304      	str	r3, [sp, #16]
 8013bac:	46a2      	mov	sl, r4
 8013bae:	e7d2      	b.n	8013b56 <_vfiprintf_r+0xe2>
 8013bb0:	9b03      	ldr	r3, [sp, #12]
 8013bb2:	1d19      	adds	r1, r3, #4
 8013bb4:	681b      	ldr	r3, [r3, #0]
 8013bb6:	9103      	str	r1, [sp, #12]
 8013bb8:	2b00      	cmp	r3, #0
 8013bba:	bfbb      	ittet	lt
 8013bbc:	425b      	neglt	r3, r3
 8013bbe:	f042 0202 	orrlt.w	r2, r2, #2
 8013bc2:	9307      	strge	r3, [sp, #28]
 8013bc4:	9307      	strlt	r3, [sp, #28]
 8013bc6:	bfb8      	it	lt
 8013bc8:	9204      	strlt	r2, [sp, #16]
 8013bca:	7823      	ldrb	r3, [r4, #0]
 8013bcc:	2b2e      	cmp	r3, #46	; 0x2e
 8013bce:	d10c      	bne.n	8013bea <_vfiprintf_r+0x176>
 8013bd0:	7863      	ldrb	r3, [r4, #1]
 8013bd2:	2b2a      	cmp	r3, #42	; 0x2a
 8013bd4:	d135      	bne.n	8013c42 <_vfiprintf_r+0x1ce>
 8013bd6:	9b03      	ldr	r3, [sp, #12]
 8013bd8:	1d1a      	adds	r2, r3, #4
 8013bda:	681b      	ldr	r3, [r3, #0]
 8013bdc:	9203      	str	r2, [sp, #12]
 8013bde:	2b00      	cmp	r3, #0
 8013be0:	bfb8      	it	lt
 8013be2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8013be6:	3402      	adds	r4, #2
 8013be8:	9305      	str	r3, [sp, #20]
 8013bea:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013cd0 <_vfiprintf_r+0x25c>
 8013bee:	7821      	ldrb	r1, [r4, #0]
 8013bf0:	2203      	movs	r2, #3
 8013bf2:	4650      	mov	r0, sl
 8013bf4:	f7ec fafc 	bl	80001f0 <memchr>
 8013bf8:	b140      	cbz	r0, 8013c0c <_vfiprintf_r+0x198>
 8013bfa:	2340      	movs	r3, #64	; 0x40
 8013bfc:	eba0 000a 	sub.w	r0, r0, sl
 8013c00:	fa03 f000 	lsl.w	r0, r3, r0
 8013c04:	9b04      	ldr	r3, [sp, #16]
 8013c06:	4303      	orrs	r3, r0
 8013c08:	3401      	adds	r4, #1
 8013c0a:	9304      	str	r3, [sp, #16]
 8013c0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013c10:	482c      	ldr	r0, [pc, #176]	; (8013cc4 <_vfiprintf_r+0x250>)
 8013c12:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013c16:	2206      	movs	r2, #6
 8013c18:	f7ec faea 	bl	80001f0 <memchr>
 8013c1c:	2800      	cmp	r0, #0
 8013c1e:	d03f      	beq.n	8013ca0 <_vfiprintf_r+0x22c>
 8013c20:	4b29      	ldr	r3, [pc, #164]	; (8013cc8 <_vfiprintf_r+0x254>)
 8013c22:	bb1b      	cbnz	r3, 8013c6c <_vfiprintf_r+0x1f8>
 8013c24:	9b03      	ldr	r3, [sp, #12]
 8013c26:	3307      	adds	r3, #7
 8013c28:	f023 0307 	bic.w	r3, r3, #7
 8013c2c:	3308      	adds	r3, #8
 8013c2e:	9303      	str	r3, [sp, #12]
 8013c30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013c32:	443b      	add	r3, r7
 8013c34:	9309      	str	r3, [sp, #36]	; 0x24
 8013c36:	e767      	b.n	8013b08 <_vfiprintf_r+0x94>
 8013c38:	fb0c 3202 	mla	r2, ip, r2, r3
 8013c3c:	460c      	mov	r4, r1
 8013c3e:	2001      	movs	r0, #1
 8013c40:	e7a5      	b.n	8013b8e <_vfiprintf_r+0x11a>
 8013c42:	2300      	movs	r3, #0
 8013c44:	3401      	adds	r4, #1
 8013c46:	9305      	str	r3, [sp, #20]
 8013c48:	4619      	mov	r1, r3
 8013c4a:	f04f 0c0a 	mov.w	ip, #10
 8013c4e:	4620      	mov	r0, r4
 8013c50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013c54:	3a30      	subs	r2, #48	; 0x30
 8013c56:	2a09      	cmp	r2, #9
 8013c58:	d903      	bls.n	8013c62 <_vfiprintf_r+0x1ee>
 8013c5a:	2b00      	cmp	r3, #0
 8013c5c:	d0c5      	beq.n	8013bea <_vfiprintf_r+0x176>
 8013c5e:	9105      	str	r1, [sp, #20]
 8013c60:	e7c3      	b.n	8013bea <_vfiprintf_r+0x176>
 8013c62:	fb0c 2101 	mla	r1, ip, r1, r2
 8013c66:	4604      	mov	r4, r0
 8013c68:	2301      	movs	r3, #1
 8013c6a:	e7f0      	b.n	8013c4e <_vfiprintf_r+0x1da>
 8013c6c:	ab03      	add	r3, sp, #12
 8013c6e:	9300      	str	r3, [sp, #0]
 8013c70:	462a      	mov	r2, r5
 8013c72:	4b16      	ldr	r3, [pc, #88]	; (8013ccc <_vfiprintf_r+0x258>)
 8013c74:	a904      	add	r1, sp, #16
 8013c76:	4630      	mov	r0, r6
 8013c78:	f3af 8000 	nop.w
 8013c7c:	4607      	mov	r7, r0
 8013c7e:	1c78      	adds	r0, r7, #1
 8013c80:	d1d6      	bne.n	8013c30 <_vfiprintf_r+0x1bc>
 8013c82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013c84:	07d9      	lsls	r1, r3, #31
 8013c86:	d405      	bmi.n	8013c94 <_vfiprintf_r+0x220>
 8013c88:	89ab      	ldrh	r3, [r5, #12]
 8013c8a:	059a      	lsls	r2, r3, #22
 8013c8c:	d402      	bmi.n	8013c94 <_vfiprintf_r+0x220>
 8013c8e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013c90:	f7ff feb9 	bl	8013a06 <__retarget_lock_release_recursive>
 8013c94:	89ab      	ldrh	r3, [r5, #12]
 8013c96:	065b      	lsls	r3, r3, #25
 8013c98:	f53f af12 	bmi.w	8013ac0 <_vfiprintf_r+0x4c>
 8013c9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013c9e:	e711      	b.n	8013ac4 <_vfiprintf_r+0x50>
 8013ca0:	ab03      	add	r3, sp, #12
 8013ca2:	9300      	str	r3, [sp, #0]
 8013ca4:	462a      	mov	r2, r5
 8013ca6:	4b09      	ldr	r3, [pc, #36]	; (8013ccc <_vfiprintf_r+0x258>)
 8013ca8:	a904      	add	r1, sp, #16
 8013caa:	4630      	mov	r0, r6
 8013cac:	f000 f880 	bl	8013db0 <_printf_i>
 8013cb0:	e7e4      	b.n	8013c7c <_vfiprintf_r+0x208>
 8013cb2:	bf00      	nop
 8013cb4:	0801740c 	.word	0x0801740c
 8013cb8:	0801742c 	.word	0x0801742c
 8013cbc:	080173ec 	.word	0x080173ec
 8013cc0:	0801744c 	.word	0x0801744c
 8013cc4:	08017456 	.word	0x08017456
 8013cc8:	00000000 	.word	0x00000000
 8013ccc:	08013a4f 	.word	0x08013a4f
 8013cd0:	08017452 	.word	0x08017452

08013cd4 <_printf_common>:
 8013cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013cd8:	4616      	mov	r6, r2
 8013cda:	4699      	mov	r9, r3
 8013cdc:	688a      	ldr	r2, [r1, #8]
 8013cde:	690b      	ldr	r3, [r1, #16]
 8013ce0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013ce4:	4293      	cmp	r3, r2
 8013ce6:	bfb8      	it	lt
 8013ce8:	4613      	movlt	r3, r2
 8013cea:	6033      	str	r3, [r6, #0]
 8013cec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013cf0:	4607      	mov	r7, r0
 8013cf2:	460c      	mov	r4, r1
 8013cf4:	b10a      	cbz	r2, 8013cfa <_printf_common+0x26>
 8013cf6:	3301      	adds	r3, #1
 8013cf8:	6033      	str	r3, [r6, #0]
 8013cfa:	6823      	ldr	r3, [r4, #0]
 8013cfc:	0699      	lsls	r1, r3, #26
 8013cfe:	bf42      	ittt	mi
 8013d00:	6833      	ldrmi	r3, [r6, #0]
 8013d02:	3302      	addmi	r3, #2
 8013d04:	6033      	strmi	r3, [r6, #0]
 8013d06:	6825      	ldr	r5, [r4, #0]
 8013d08:	f015 0506 	ands.w	r5, r5, #6
 8013d0c:	d106      	bne.n	8013d1c <_printf_common+0x48>
 8013d0e:	f104 0a19 	add.w	sl, r4, #25
 8013d12:	68e3      	ldr	r3, [r4, #12]
 8013d14:	6832      	ldr	r2, [r6, #0]
 8013d16:	1a9b      	subs	r3, r3, r2
 8013d18:	42ab      	cmp	r3, r5
 8013d1a:	dc26      	bgt.n	8013d6a <_printf_common+0x96>
 8013d1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8013d20:	1e13      	subs	r3, r2, #0
 8013d22:	6822      	ldr	r2, [r4, #0]
 8013d24:	bf18      	it	ne
 8013d26:	2301      	movne	r3, #1
 8013d28:	0692      	lsls	r2, r2, #26
 8013d2a:	d42b      	bmi.n	8013d84 <_printf_common+0xb0>
 8013d2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013d30:	4649      	mov	r1, r9
 8013d32:	4638      	mov	r0, r7
 8013d34:	47c0      	blx	r8
 8013d36:	3001      	adds	r0, #1
 8013d38:	d01e      	beq.n	8013d78 <_printf_common+0xa4>
 8013d3a:	6823      	ldr	r3, [r4, #0]
 8013d3c:	68e5      	ldr	r5, [r4, #12]
 8013d3e:	6832      	ldr	r2, [r6, #0]
 8013d40:	f003 0306 	and.w	r3, r3, #6
 8013d44:	2b04      	cmp	r3, #4
 8013d46:	bf08      	it	eq
 8013d48:	1aad      	subeq	r5, r5, r2
 8013d4a:	68a3      	ldr	r3, [r4, #8]
 8013d4c:	6922      	ldr	r2, [r4, #16]
 8013d4e:	bf0c      	ite	eq
 8013d50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013d54:	2500      	movne	r5, #0
 8013d56:	4293      	cmp	r3, r2
 8013d58:	bfc4      	itt	gt
 8013d5a:	1a9b      	subgt	r3, r3, r2
 8013d5c:	18ed      	addgt	r5, r5, r3
 8013d5e:	2600      	movs	r6, #0
 8013d60:	341a      	adds	r4, #26
 8013d62:	42b5      	cmp	r5, r6
 8013d64:	d11a      	bne.n	8013d9c <_printf_common+0xc8>
 8013d66:	2000      	movs	r0, #0
 8013d68:	e008      	b.n	8013d7c <_printf_common+0xa8>
 8013d6a:	2301      	movs	r3, #1
 8013d6c:	4652      	mov	r2, sl
 8013d6e:	4649      	mov	r1, r9
 8013d70:	4638      	mov	r0, r7
 8013d72:	47c0      	blx	r8
 8013d74:	3001      	adds	r0, #1
 8013d76:	d103      	bne.n	8013d80 <_printf_common+0xac>
 8013d78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013d7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013d80:	3501      	adds	r5, #1
 8013d82:	e7c6      	b.n	8013d12 <_printf_common+0x3e>
 8013d84:	18e1      	adds	r1, r4, r3
 8013d86:	1c5a      	adds	r2, r3, #1
 8013d88:	2030      	movs	r0, #48	; 0x30
 8013d8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013d8e:	4422      	add	r2, r4
 8013d90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013d94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013d98:	3302      	adds	r3, #2
 8013d9a:	e7c7      	b.n	8013d2c <_printf_common+0x58>
 8013d9c:	2301      	movs	r3, #1
 8013d9e:	4622      	mov	r2, r4
 8013da0:	4649      	mov	r1, r9
 8013da2:	4638      	mov	r0, r7
 8013da4:	47c0      	blx	r8
 8013da6:	3001      	adds	r0, #1
 8013da8:	d0e6      	beq.n	8013d78 <_printf_common+0xa4>
 8013daa:	3601      	adds	r6, #1
 8013dac:	e7d9      	b.n	8013d62 <_printf_common+0x8e>
	...

08013db0 <_printf_i>:
 8013db0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013db4:	7e0f      	ldrb	r7, [r1, #24]
 8013db6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8013db8:	2f78      	cmp	r7, #120	; 0x78
 8013dba:	4691      	mov	r9, r2
 8013dbc:	4680      	mov	r8, r0
 8013dbe:	460c      	mov	r4, r1
 8013dc0:	469a      	mov	sl, r3
 8013dc2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8013dc6:	d807      	bhi.n	8013dd8 <_printf_i+0x28>
 8013dc8:	2f62      	cmp	r7, #98	; 0x62
 8013dca:	d80a      	bhi.n	8013de2 <_printf_i+0x32>
 8013dcc:	2f00      	cmp	r7, #0
 8013dce:	f000 80d8 	beq.w	8013f82 <_printf_i+0x1d2>
 8013dd2:	2f58      	cmp	r7, #88	; 0x58
 8013dd4:	f000 80a3 	beq.w	8013f1e <_printf_i+0x16e>
 8013dd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013ddc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8013de0:	e03a      	b.n	8013e58 <_printf_i+0xa8>
 8013de2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8013de6:	2b15      	cmp	r3, #21
 8013de8:	d8f6      	bhi.n	8013dd8 <_printf_i+0x28>
 8013dea:	a101      	add	r1, pc, #4	; (adr r1, 8013df0 <_printf_i+0x40>)
 8013dec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013df0:	08013e49 	.word	0x08013e49
 8013df4:	08013e5d 	.word	0x08013e5d
 8013df8:	08013dd9 	.word	0x08013dd9
 8013dfc:	08013dd9 	.word	0x08013dd9
 8013e00:	08013dd9 	.word	0x08013dd9
 8013e04:	08013dd9 	.word	0x08013dd9
 8013e08:	08013e5d 	.word	0x08013e5d
 8013e0c:	08013dd9 	.word	0x08013dd9
 8013e10:	08013dd9 	.word	0x08013dd9
 8013e14:	08013dd9 	.word	0x08013dd9
 8013e18:	08013dd9 	.word	0x08013dd9
 8013e1c:	08013f69 	.word	0x08013f69
 8013e20:	08013e8d 	.word	0x08013e8d
 8013e24:	08013f4b 	.word	0x08013f4b
 8013e28:	08013dd9 	.word	0x08013dd9
 8013e2c:	08013dd9 	.word	0x08013dd9
 8013e30:	08013f8b 	.word	0x08013f8b
 8013e34:	08013dd9 	.word	0x08013dd9
 8013e38:	08013e8d 	.word	0x08013e8d
 8013e3c:	08013dd9 	.word	0x08013dd9
 8013e40:	08013dd9 	.word	0x08013dd9
 8013e44:	08013f53 	.word	0x08013f53
 8013e48:	682b      	ldr	r3, [r5, #0]
 8013e4a:	1d1a      	adds	r2, r3, #4
 8013e4c:	681b      	ldr	r3, [r3, #0]
 8013e4e:	602a      	str	r2, [r5, #0]
 8013e50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013e54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013e58:	2301      	movs	r3, #1
 8013e5a:	e0a3      	b.n	8013fa4 <_printf_i+0x1f4>
 8013e5c:	6820      	ldr	r0, [r4, #0]
 8013e5e:	6829      	ldr	r1, [r5, #0]
 8013e60:	0606      	lsls	r6, r0, #24
 8013e62:	f101 0304 	add.w	r3, r1, #4
 8013e66:	d50a      	bpl.n	8013e7e <_printf_i+0xce>
 8013e68:	680e      	ldr	r6, [r1, #0]
 8013e6a:	602b      	str	r3, [r5, #0]
 8013e6c:	2e00      	cmp	r6, #0
 8013e6e:	da03      	bge.n	8013e78 <_printf_i+0xc8>
 8013e70:	232d      	movs	r3, #45	; 0x2d
 8013e72:	4276      	negs	r6, r6
 8013e74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013e78:	485e      	ldr	r0, [pc, #376]	; (8013ff4 <_printf_i+0x244>)
 8013e7a:	230a      	movs	r3, #10
 8013e7c:	e019      	b.n	8013eb2 <_printf_i+0x102>
 8013e7e:	680e      	ldr	r6, [r1, #0]
 8013e80:	602b      	str	r3, [r5, #0]
 8013e82:	f010 0f40 	tst.w	r0, #64	; 0x40
 8013e86:	bf18      	it	ne
 8013e88:	b236      	sxthne	r6, r6
 8013e8a:	e7ef      	b.n	8013e6c <_printf_i+0xbc>
 8013e8c:	682b      	ldr	r3, [r5, #0]
 8013e8e:	6820      	ldr	r0, [r4, #0]
 8013e90:	1d19      	adds	r1, r3, #4
 8013e92:	6029      	str	r1, [r5, #0]
 8013e94:	0601      	lsls	r1, r0, #24
 8013e96:	d501      	bpl.n	8013e9c <_printf_i+0xec>
 8013e98:	681e      	ldr	r6, [r3, #0]
 8013e9a:	e002      	b.n	8013ea2 <_printf_i+0xf2>
 8013e9c:	0646      	lsls	r6, r0, #25
 8013e9e:	d5fb      	bpl.n	8013e98 <_printf_i+0xe8>
 8013ea0:	881e      	ldrh	r6, [r3, #0]
 8013ea2:	4854      	ldr	r0, [pc, #336]	; (8013ff4 <_printf_i+0x244>)
 8013ea4:	2f6f      	cmp	r7, #111	; 0x6f
 8013ea6:	bf0c      	ite	eq
 8013ea8:	2308      	moveq	r3, #8
 8013eaa:	230a      	movne	r3, #10
 8013eac:	2100      	movs	r1, #0
 8013eae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013eb2:	6865      	ldr	r5, [r4, #4]
 8013eb4:	60a5      	str	r5, [r4, #8]
 8013eb6:	2d00      	cmp	r5, #0
 8013eb8:	bfa2      	ittt	ge
 8013eba:	6821      	ldrge	r1, [r4, #0]
 8013ebc:	f021 0104 	bicge.w	r1, r1, #4
 8013ec0:	6021      	strge	r1, [r4, #0]
 8013ec2:	b90e      	cbnz	r6, 8013ec8 <_printf_i+0x118>
 8013ec4:	2d00      	cmp	r5, #0
 8013ec6:	d04d      	beq.n	8013f64 <_printf_i+0x1b4>
 8013ec8:	4615      	mov	r5, r2
 8013eca:	fbb6 f1f3 	udiv	r1, r6, r3
 8013ece:	fb03 6711 	mls	r7, r3, r1, r6
 8013ed2:	5dc7      	ldrb	r7, [r0, r7]
 8013ed4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8013ed8:	4637      	mov	r7, r6
 8013eda:	42bb      	cmp	r3, r7
 8013edc:	460e      	mov	r6, r1
 8013ede:	d9f4      	bls.n	8013eca <_printf_i+0x11a>
 8013ee0:	2b08      	cmp	r3, #8
 8013ee2:	d10b      	bne.n	8013efc <_printf_i+0x14c>
 8013ee4:	6823      	ldr	r3, [r4, #0]
 8013ee6:	07de      	lsls	r6, r3, #31
 8013ee8:	d508      	bpl.n	8013efc <_printf_i+0x14c>
 8013eea:	6923      	ldr	r3, [r4, #16]
 8013eec:	6861      	ldr	r1, [r4, #4]
 8013eee:	4299      	cmp	r1, r3
 8013ef0:	bfde      	ittt	le
 8013ef2:	2330      	movle	r3, #48	; 0x30
 8013ef4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8013ef8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8013efc:	1b52      	subs	r2, r2, r5
 8013efe:	6122      	str	r2, [r4, #16]
 8013f00:	f8cd a000 	str.w	sl, [sp]
 8013f04:	464b      	mov	r3, r9
 8013f06:	aa03      	add	r2, sp, #12
 8013f08:	4621      	mov	r1, r4
 8013f0a:	4640      	mov	r0, r8
 8013f0c:	f7ff fee2 	bl	8013cd4 <_printf_common>
 8013f10:	3001      	adds	r0, #1
 8013f12:	d14c      	bne.n	8013fae <_printf_i+0x1fe>
 8013f14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013f18:	b004      	add	sp, #16
 8013f1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013f1e:	4835      	ldr	r0, [pc, #212]	; (8013ff4 <_printf_i+0x244>)
 8013f20:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8013f24:	6829      	ldr	r1, [r5, #0]
 8013f26:	6823      	ldr	r3, [r4, #0]
 8013f28:	f851 6b04 	ldr.w	r6, [r1], #4
 8013f2c:	6029      	str	r1, [r5, #0]
 8013f2e:	061d      	lsls	r5, r3, #24
 8013f30:	d514      	bpl.n	8013f5c <_printf_i+0x1ac>
 8013f32:	07df      	lsls	r7, r3, #31
 8013f34:	bf44      	itt	mi
 8013f36:	f043 0320 	orrmi.w	r3, r3, #32
 8013f3a:	6023      	strmi	r3, [r4, #0]
 8013f3c:	b91e      	cbnz	r6, 8013f46 <_printf_i+0x196>
 8013f3e:	6823      	ldr	r3, [r4, #0]
 8013f40:	f023 0320 	bic.w	r3, r3, #32
 8013f44:	6023      	str	r3, [r4, #0]
 8013f46:	2310      	movs	r3, #16
 8013f48:	e7b0      	b.n	8013eac <_printf_i+0xfc>
 8013f4a:	6823      	ldr	r3, [r4, #0]
 8013f4c:	f043 0320 	orr.w	r3, r3, #32
 8013f50:	6023      	str	r3, [r4, #0]
 8013f52:	2378      	movs	r3, #120	; 0x78
 8013f54:	4828      	ldr	r0, [pc, #160]	; (8013ff8 <_printf_i+0x248>)
 8013f56:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8013f5a:	e7e3      	b.n	8013f24 <_printf_i+0x174>
 8013f5c:	0659      	lsls	r1, r3, #25
 8013f5e:	bf48      	it	mi
 8013f60:	b2b6      	uxthmi	r6, r6
 8013f62:	e7e6      	b.n	8013f32 <_printf_i+0x182>
 8013f64:	4615      	mov	r5, r2
 8013f66:	e7bb      	b.n	8013ee0 <_printf_i+0x130>
 8013f68:	682b      	ldr	r3, [r5, #0]
 8013f6a:	6826      	ldr	r6, [r4, #0]
 8013f6c:	6961      	ldr	r1, [r4, #20]
 8013f6e:	1d18      	adds	r0, r3, #4
 8013f70:	6028      	str	r0, [r5, #0]
 8013f72:	0635      	lsls	r5, r6, #24
 8013f74:	681b      	ldr	r3, [r3, #0]
 8013f76:	d501      	bpl.n	8013f7c <_printf_i+0x1cc>
 8013f78:	6019      	str	r1, [r3, #0]
 8013f7a:	e002      	b.n	8013f82 <_printf_i+0x1d2>
 8013f7c:	0670      	lsls	r0, r6, #25
 8013f7e:	d5fb      	bpl.n	8013f78 <_printf_i+0x1c8>
 8013f80:	8019      	strh	r1, [r3, #0]
 8013f82:	2300      	movs	r3, #0
 8013f84:	6123      	str	r3, [r4, #16]
 8013f86:	4615      	mov	r5, r2
 8013f88:	e7ba      	b.n	8013f00 <_printf_i+0x150>
 8013f8a:	682b      	ldr	r3, [r5, #0]
 8013f8c:	1d1a      	adds	r2, r3, #4
 8013f8e:	602a      	str	r2, [r5, #0]
 8013f90:	681d      	ldr	r5, [r3, #0]
 8013f92:	6862      	ldr	r2, [r4, #4]
 8013f94:	2100      	movs	r1, #0
 8013f96:	4628      	mov	r0, r5
 8013f98:	f7ec f92a 	bl	80001f0 <memchr>
 8013f9c:	b108      	cbz	r0, 8013fa2 <_printf_i+0x1f2>
 8013f9e:	1b40      	subs	r0, r0, r5
 8013fa0:	6060      	str	r0, [r4, #4]
 8013fa2:	6863      	ldr	r3, [r4, #4]
 8013fa4:	6123      	str	r3, [r4, #16]
 8013fa6:	2300      	movs	r3, #0
 8013fa8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013fac:	e7a8      	b.n	8013f00 <_printf_i+0x150>
 8013fae:	6923      	ldr	r3, [r4, #16]
 8013fb0:	462a      	mov	r2, r5
 8013fb2:	4649      	mov	r1, r9
 8013fb4:	4640      	mov	r0, r8
 8013fb6:	47d0      	blx	sl
 8013fb8:	3001      	adds	r0, #1
 8013fba:	d0ab      	beq.n	8013f14 <_printf_i+0x164>
 8013fbc:	6823      	ldr	r3, [r4, #0]
 8013fbe:	079b      	lsls	r3, r3, #30
 8013fc0:	d413      	bmi.n	8013fea <_printf_i+0x23a>
 8013fc2:	68e0      	ldr	r0, [r4, #12]
 8013fc4:	9b03      	ldr	r3, [sp, #12]
 8013fc6:	4298      	cmp	r0, r3
 8013fc8:	bfb8      	it	lt
 8013fca:	4618      	movlt	r0, r3
 8013fcc:	e7a4      	b.n	8013f18 <_printf_i+0x168>
 8013fce:	2301      	movs	r3, #1
 8013fd0:	4632      	mov	r2, r6
 8013fd2:	4649      	mov	r1, r9
 8013fd4:	4640      	mov	r0, r8
 8013fd6:	47d0      	blx	sl
 8013fd8:	3001      	adds	r0, #1
 8013fda:	d09b      	beq.n	8013f14 <_printf_i+0x164>
 8013fdc:	3501      	adds	r5, #1
 8013fde:	68e3      	ldr	r3, [r4, #12]
 8013fe0:	9903      	ldr	r1, [sp, #12]
 8013fe2:	1a5b      	subs	r3, r3, r1
 8013fe4:	42ab      	cmp	r3, r5
 8013fe6:	dcf2      	bgt.n	8013fce <_printf_i+0x21e>
 8013fe8:	e7eb      	b.n	8013fc2 <_printf_i+0x212>
 8013fea:	2500      	movs	r5, #0
 8013fec:	f104 0619 	add.w	r6, r4, #25
 8013ff0:	e7f5      	b.n	8013fde <_printf_i+0x22e>
 8013ff2:	bf00      	nop
 8013ff4:	0801745d 	.word	0x0801745d
 8013ff8:	0801746e 	.word	0x0801746e

08013ffc <__sread>:
 8013ffc:	b510      	push	{r4, lr}
 8013ffe:	460c      	mov	r4, r1
 8014000:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014004:	f000 fa5a 	bl	80144bc <_read_r>
 8014008:	2800      	cmp	r0, #0
 801400a:	bfab      	itete	ge
 801400c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801400e:	89a3      	ldrhlt	r3, [r4, #12]
 8014010:	181b      	addge	r3, r3, r0
 8014012:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014016:	bfac      	ite	ge
 8014018:	6563      	strge	r3, [r4, #84]	; 0x54
 801401a:	81a3      	strhlt	r3, [r4, #12]
 801401c:	bd10      	pop	{r4, pc}

0801401e <__swrite>:
 801401e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014022:	461f      	mov	r7, r3
 8014024:	898b      	ldrh	r3, [r1, #12]
 8014026:	05db      	lsls	r3, r3, #23
 8014028:	4605      	mov	r5, r0
 801402a:	460c      	mov	r4, r1
 801402c:	4616      	mov	r6, r2
 801402e:	d505      	bpl.n	801403c <__swrite+0x1e>
 8014030:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014034:	2302      	movs	r3, #2
 8014036:	2200      	movs	r2, #0
 8014038:	f000 f9c8 	bl	80143cc <_lseek_r>
 801403c:	89a3      	ldrh	r3, [r4, #12]
 801403e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014042:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014046:	81a3      	strh	r3, [r4, #12]
 8014048:	4632      	mov	r2, r6
 801404a:	463b      	mov	r3, r7
 801404c:	4628      	mov	r0, r5
 801404e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014052:	f000 b869 	b.w	8014128 <_write_r>

08014056 <__sseek>:
 8014056:	b510      	push	{r4, lr}
 8014058:	460c      	mov	r4, r1
 801405a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801405e:	f000 f9b5 	bl	80143cc <_lseek_r>
 8014062:	1c43      	adds	r3, r0, #1
 8014064:	89a3      	ldrh	r3, [r4, #12]
 8014066:	bf15      	itete	ne
 8014068:	6560      	strne	r0, [r4, #84]	; 0x54
 801406a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801406e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014072:	81a3      	strheq	r3, [r4, #12]
 8014074:	bf18      	it	ne
 8014076:	81a3      	strhne	r3, [r4, #12]
 8014078:	bd10      	pop	{r4, pc}

0801407a <__sclose>:
 801407a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801407e:	f000 b8d3 	b.w	8014228 <_close_r>
	...

08014084 <__swbuf_r>:
 8014084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014086:	460e      	mov	r6, r1
 8014088:	4614      	mov	r4, r2
 801408a:	4605      	mov	r5, r0
 801408c:	b118      	cbz	r0, 8014096 <__swbuf_r+0x12>
 801408e:	6983      	ldr	r3, [r0, #24]
 8014090:	b90b      	cbnz	r3, 8014096 <__swbuf_r+0x12>
 8014092:	f7ff fc19 	bl	80138c8 <__sinit>
 8014096:	4b21      	ldr	r3, [pc, #132]	; (801411c <__swbuf_r+0x98>)
 8014098:	429c      	cmp	r4, r3
 801409a:	d12b      	bne.n	80140f4 <__swbuf_r+0x70>
 801409c:	686c      	ldr	r4, [r5, #4]
 801409e:	69a3      	ldr	r3, [r4, #24]
 80140a0:	60a3      	str	r3, [r4, #8]
 80140a2:	89a3      	ldrh	r3, [r4, #12]
 80140a4:	071a      	lsls	r2, r3, #28
 80140a6:	d52f      	bpl.n	8014108 <__swbuf_r+0x84>
 80140a8:	6923      	ldr	r3, [r4, #16]
 80140aa:	b36b      	cbz	r3, 8014108 <__swbuf_r+0x84>
 80140ac:	6923      	ldr	r3, [r4, #16]
 80140ae:	6820      	ldr	r0, [r4, #0]
 80140b0:	1ac0      	subs	r0, r0, r3
 80140b2:	6963      	ldr	r3, [r4, #20]
 80140b4:	b2f6      	uxtb	r6, r6
 80140b6:	4283      	cmp	r3, r0
 80140b8:	4637      	mov	r7, r6
 80140ba:	dc04      	bgt.n	80140c6 <__swbuf_r+0x42>
 80140bc:	4621      	mov	r1, r4
 80140be:	4628      	mov	r0, r5
 80140c0:	f000 f948 	bl	8014354 <_fflush_r>
 80140c4:	bb30      	cbnz	r0, 8014114 <__swbuf_r+0x90>
 80140c6:	68a3      	ldr	r3, [r4, #8]
 80140c8:	3b01      	subs	r3, #1
 80140ca:	60a3      	str	r3, [r4, #8]
 80140cc:	6823      	ldr	r3, [r4, #0]
 80140ce:	1c5a      	adds	r2, r3, #1
 80140d0:	6022      	str	r2, [r4, #0]
 80140d2:	701e      	strb	r6, [r3, #0]
 80140d4:	6963      	ldr	r3, [r4, #20]
 80140d6:	3001      	adds	r0, #1
 80140d8:	4283      	cmp	r3, r0
 80140da:	d004      	beq.n	80140e6 <__swbuf_r+0x62>
 80140dc:	89a3      	ldrh	r3, [r4, #12]
 80140de:	07db      	lsls	r3, r3, #31
 80140e0:	d506      	bpl.n	80140f0 <__swbuf_r+0x6c>
 80140e2:	2e0a      	cmp	r6, #10
 80140e4:	d104      	bne.n	80140f0 <__swbuf_r+0x6c>
 80140e6:	4621      	mov	r1, r4
 80140e8:	4628      	mov	r0, r5
 80140ea:	f000 f933 	bl	8014354 <_fflush_r>
 80140ee:	b988      	cbnz	r0, 8014114 <__swbuf_r+0x90>
 80140f0:	4638      	mov	r0, r7
 80140f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80140f4:	4b0a      	ldr	r3, [pc, #40]	; (8014120 <__swbuf_r+0x9c>)
 80140f6:	429c      	cmp	r4, r3
 80140f8:	d101      	bne.n	80140fe <__swbuf_r+0x7a>
 80140fa:	68ac      	ldr	r4, [r5, #8]
 80140fc:	e7cf      	b.n	801409e <__swbuf_r+0x1a>
 80140fe:	4b09      	ldr	r3, [pc, #36]	; (8014124 <__swbuf_r+0xa0>)
 8014100:	429c      	cmp	r4, r3
 8014102:	bf08      	it	eq
 8014104:	68ec      	ldreq	r4, [r5, #12]
 8014106:	e7ca      	b.n	801409e <__swbuf_r+0x1a>
 8014108:	4621      	mov	r1, r4
 801410a:	4628      	mov	r0, r5
 801410c:	f000 f81e 	bl	801414c <__swsetup_r>
 8014110:	2800      	cmp	r0, #0
 8014112:	d0cb      	beq.n	80140ac <__swbuf_r+0x28>
 8014114:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8014118:	e7ea      	b.n	80140f0 <__swbuf_r+0x6c>
 801411a:	bf00      	nop
 801411c:	0801740c 	.word	0x0801740c
 8014120:	0801742c 	.word	0x0801742c
 8014124:	080173ec 	.word	0x080173ec

08014128 <_write_r>:
 8014128:	b538      	push	{r3, r4, r5, lr}
 801412a:	4d07      	ldr	r5, [pc, #28]	; (8014148 <_write_r+0x20>)
 801412c:	4604      	mov	r4, r0
 801412e:	4608      	mov	r0, r1
 8014130:	4611      	mov	r1, r2
 8014132:	2200      	movs	r2, #0
 8014134:	602a      	str	r2, [r5, #0]
 8014136:	461a      	mov	r2, r3
 8014138:	f7ee f90f 	bl	800235a <_write>
 801413c:	1c43      	adds	r3, r0, #1
 801413e:	d102      	bne.n	8014146 <_write_r+0x1e>
 8014140:	682b      	ldr	r3, [r5, #0]
 8014142:	b103      	cbz	r3, 8014146 <_write_r+0x1e>
 8014144:	6023      	str	r3, [r4, #0]
 8014146:	bd38      	pop	{r3, r4, r5, pc}
 8014148:	20002c40 	.word	0x20002c40

0801414c <__swsetup_r>:
 801414c:	4b32      	ldr	r3, [pc, #200]	; (8014218 <__swsetup_r+0xcc>)
 801414e:	b570      	push	{r4, r5, r6, lr}
 8014150:	681d      	ldr	r5, [r3, #0]
 8014152:	4606      	mov	r6, r0
 8014154:	460c      	mov	r4, r1
 8014156:	b125      	cbz	r5, 8014162 <__swsetup_r+0x16>
 8014158:	69ab      	ldr	r3, [r5, #24]
 801415a:	b913      	cbnz	r3, 8014162 <__swsetup_r+0x16>
 801415c:	4628      	mov	r0, r5
 801415e:	f7ff fbb3 	bl	80138c8 <__sinit>
 8014162:	4b2e      	ldr	r3, [pc, #184]	; (801421c <__swsetup_r+0xd0>)
 8014164:	429c      	cmp	r4, r3
 8014166:	d10f      	bne.n	8014188 <__swsetup_r+0x3c>
 8014168:	686c      	ldr	r4, [r5, #4]
 801416a:	89a3      	ldrh	r3, [r4, #12]
 801416c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014170:	0719      	lsls	r1, r3, #28
 8014172:	d42c      	bmi.n	80141ce <__swsetup_r+0x82>
 8014174:	06dd      	lsls	r5, r3, #27
 8014176:	d411      	bmi.n	801419c <__swsetup_r+0x50>
 8014178:	2309      	movs	r3, #9
 801417a:	6033      	str	r3, [r6, #0]
 801417c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8014180:	81a3      	strh	r3, [r4, #12]
 8014182:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014186:	e03e      	b.n	8014206 <__swsetup_r+0xba>
 8014188:	4b25      	ldr	r3, [pc, #148]	; (8014220 <__swsetup_r+0xd4>)
 801418a:	429c      	cmp	r4, r3
 801418c:	d101      	bne.n	8014192 <__swsetup_r+0x46>
 801418e:	68ac      	ldr	r4, [r5, #8]
 8014190:	e7eb      	b.n	801416a <__swsetup_r+0x1e>
 8014192:	4b24      	ldr	r3, [pc, #144]	; (8014224 <__swsetup_r+0xd8>)
 8014194:	429c      	cmp	r4, r3
 8014196:	bf08      	it	eq
 8014198:	68ec      	ldreq	r4, [r5, #12]
 801419a:	e7e6      	b.n	801416a <__swsetup_r+0x1e>
 801419c:	0758      	lsls	r0, r3, #29
 801419e:	d512      	bpl.n	80141c6 <__swsetup_r+0x7a>
 80141a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80141a2:	b141      	cbz	r1, 80141b6 <__swsetup_r+0x6a>
 80141a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80141a8:	4299      	cmp	r1, r3
 80141aa:	d002      	beq.n	80141b2 <__swsetup_r+0x66>
 80141ac:	4630      	mov	r0, r6
 80141ae:	f7ff fa2b 	bl	8013608 <_free_r>
 80141b2:	2300      	movs	r3, #0
 80141b4:	6363      	str	r3, [r4, #52]	; 0x34
 80141b6:	89a3      	ldrh	r3, [r4, #12]
 80141b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80141bc:	81a3      	strh	r3, [r4, #12]
 80141be:	2300      	movs	r3, #0
 80141c0:	6063      	str	r3, [r4, #4]
 80141c2:	6923      	ldr	r3, [r4, #16]
 80141c4:	6023      	str	r3, [r4, #0]
 80141c6:	89a3      	ldrh	r3, [r4, #12]
 80141c8:	f043 0308 	orr.w	r3, r3, #8
 80141cc:	81a3      	strh	r3, [r4, #12]
 80141ce:	6923      	ldr	r3, [r4, #16]
 80141d0:	b94b      	cbnz	r3, 80141e6 <__swsetup_r+0x9a>
 80141d2:	89a3      	ldrh	r3, [r4, #12]
 80141d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80141d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80141dc:	d003      	beq.n	80141e6 <__swsetup_r+0x9a>
 80141de:	4621      	mov	r1, r4
 80141e0:	4630      	mov	r0, r6
 80141e2:	f000 f92b 	bl	801443c <__smakebuf_r>
 80141e6:	89a0      	ldrh	r0, [r4, #12]
 80141e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80141ec:	f010 0301 	ands.w	r3, r0, #1
 80141f0:	d00a      	beq.n	8014208 <__swsetup_r+0xbc>
 80141f2:	2300      	movs	r3, #0
 80141f4:	60a3      	str	r3, [r4, #8]
 80141f6:	6963      	ldr	r3, [r4, #20]
 80141f8:	425b      	negs	r3, r3
 80141fa:	61a3      	str	r3, [r4, #24]
 80141fc:	6923      	ldr	r3, [r4, #16]
 80141fe:	b943      	cbnz	r3, 8014212 <__swsetup_r+0xc6>
 8014200:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8014204:	d1ba      	bne.n	801417c <__swsetup_r+0x30>
 8014206:	bd70      	pop	{r4, r5, r6, pc}
 8014208:	0781      	lsls	r1, r0, #30
 801420a:	bf58      	it	pl
 801420c:	6963      	ldrpl	r3, [r4, #20]
 801420e:	60a3      	str	r3, [r4, #8]
 8014210:	e7f4      	b.n	80141fc <__swsetup_r+0xb0>
 8014212:	2000      	movs	r0, #0
 8014214:	e7f7      	b.n	8014206 <__swsetup_r+0xba>
 8014216:	bf00      	nop
 8014218:	20000364 	.word	0x20000364
 801421c:	0801740c 	.word	0x0801740c
 8014220:	0801742c 	.word	0x0801742c
 8014224:	080173ec 	.word	0x080173ec

08014228 <_close_r>:
 8014228:	b538      	push	{r3, r4, r5, lr}
 801422a:	4d06      	ldr	r5, [pc, #24]	; (8014244 <_close_r+0x1c>)
 801422c:	2300      	movs	r3, #0
 801422e:	4604      	mov	r4, r0
 8014230:	4608      	mov	r0, r1
 8014232:	602b      	str	r3, [r5, #0]
 8014234:	f7ee f8ad 	bl	8002392 <_close>
 8014238:	1c43      	adds	r3, r0, #1
 801423a:	d102      	bne.n	8014242 <_close_r+0x1a>
 801423c:	682b      	ldr	r3, [r5, #0]
 801423e:	b103      	cbz	r3, 8014242 <_close_r+0x1a>
 8014240:	6023      	str	r3, [r4, #0]
 8014242:	bd38      	pop	{r3, r4, r5, pc}
 8014244:	20002c40 	.word	0x20002c40

08014248 <__sflush_r>:
 8014248:	898a      	ldrh	r2, [r1, #12]
 801424a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801424e:	4605      	mov	r5, r0
 8014250:	0710      	lsls	r0, r2, #28
 8014252:	460c      	mov	r4, r1
 8014254:	d458      	bmi.n	8014308 <__sflush_r+0xc0>
 8014256:	684b      	ldr	r3, [r1, #4]
 8014258:	2b00      	cmp	r3, #0
 801425a:	dc05      	bgt.n	8014268 <__sflush_r+0x20>
 801425c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801425e:	2b00      	cmp	r3, #0
 8014260:	dc02      	bgt.n	8014268 <__sflush_r+0x20>
 8014262:	2000      	movs	r0, #0
 8014264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014268:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801426a:	2e00      	cmp	r6, #0
 801426c:	d0f9      	beq.n	8014262 <__sflush_r+0x1a>
 801426e:	2300      	movs	r3, #0
 8014270:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8014274:	682f      	ldr	r7, [r5, #0]
 8014276:	602b      	str	r3, [r5, #0]
 8014278:	d032      	beq.n	80142e0 <__sflush_r+0x98>
 801427a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801427c:	89a3      	ldrh	r3, [r4, #12]
 801427e:	075a      	lsls	r2, r3, #29
 8014280:	d505      	bpl.n	801428e <__sflush_r+0x46>
 8014282:	6863      	ldr	r3, [r4, #4]
 8014284:	1ac0      	subs	r0, r0, r3
 8014286:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8014288:	b10b      	cbz	r3, 801428e <__sflush_r+0x46>
 801428a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801428c:	1ac0      	subs	r0, r0, r3
 801428e:	2300      	movs	r3, #0
 8014290:	4602      	mov	r2, r0
 8014292:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014294:	6a21      	ldr	r1, [r4, #32]
 8014296:	4628      	mov	r0, r5
 8014298:	47b0      	blx	r6
 801429a:	1c43      	adds	r3, r0, #1
 801429c:	89a3      	ldrh	r3, [r4, #12]
 801429e:	d106      	bne.n	80142ae <__sflush_r+0x66>
 80142a0:	6829      	ldr	r1, [r5, #0]
 80142a2:	291d      	cmp	r1, #29
 80142a4:	d82c      	bhi.n	8014300 <__sflush_r+0xb8>
 80142a6:	4a2a      	ldr	r2, [pc, #168]	; (8014350 <__sflush_r+0x108>)
 80142a8:	40ca      	lsrs	r2, r1
 80142aa:	07d6      	lsls	r6, r2, #31
 80142ac:	d528      	bpl.n	8014300 <__sflush_r+0xb8>
 80142ae:	2200      	movs	r2, #0
 80142b0:	6062      	str	r2, [r4, #4]
 80142b2:	04d9      	lsls	r1, r3, #19
 80142b4:	6922      	ldr	r2, [r4, #16]
 80142b6:	6022      	str	r2, [r4, #0]
 80142b8:	d504      	bpl.n	80142c4 <__sflush_r+0x7c>
 80142ba:	1c42      	adds	r2, r0, #1
 80142bc:	d101      	bne.n	80142c2 <__sflush_r+0x7a>
 80142be:	682b      	ldr	r3, [r5, #0]
 80142c0:	b903      	cbnz	r3, 80142c4 <__sflush_r+0x7c>
 80142c2:	6560      	str	r0, [r4, #84]	; 0x54
 80142c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80142c6:	602f      	str	r7, [r5, #0]
 80142c8:	2900      	cmp	r1, #0
 80142ca:	d0ca      	beq.n	8014262 <__sflush_r+0x1a>
 80142cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80142d0:	4299      	cmp	r1, r3
 80142d2:	d002      	beq.n	80142da <__sflush_r+0x92>
 80142d4:	4628      	mov	r0, r5
 80142d6:	f7ff f997 	bl	8013608 <_free_r>
 80142da:	2000      	movs	r0, #0
 80142dc:	6360      	str	r0, [r4, #52]	; 0x34
 80142de:	e7c1      	b.n	8014264 <__sflush_r+0x1c>
 80142e0:	6a21      	ldr	r1, [r4, #32]
 80142e2:	2301      	movs	r3, #1
 80142e4:	4628      	mov	r0, r5
 80142e6:	47b0      	blx	r6
 80142e8:	1c41      	adds	r1, r0, #1
 80142ea:	d1c7      	bne.n	801427c <__sflush_r+0x34>
 80142ec:	682b      	ldr	r3, [r5, #0]
 80142ee:	2b00      	cmp	r3, #0
 80142f0:	d0c4      	beq.n	801427c <__sflush_r+0x34>
 80142f2:	2b1d      	cmp	r3, #29
 80142f4:	d001      	beq.n	80142fa <__sflush_r+0xb2>
 80142f6:	2b16      	cmp	r3, #22
 80142f8:	d101      	bne.n	80142fe <__sflush_r+0xb6>
 80142fa:	602f      	str	r7, [r5, #0]
 80142fc:	e7b1      	b.n	8014262 <__sflush_r+0x1a>
 80142fe:	89a3      	ldrh	r3, [r4, #12]
 8014300:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014304:	81a3      	strh	r3, [r4, #12]
 8014306:	e7ad      	b.n	8014264 <__sflush_r+0x1c>
 8014308:	690f      	ldr	r7, [r1, #16]
 801430a:	2f00      	cmp	r7, #0
 801430c:	d0a9      	beq.n	8014262 <__sflush_r+0x1a>
 801430e:	0793      	lsls	r3, r2, #30
 8014310:	680e      	ldr	r6, [r1, #0]
 8014312:	bf08      	it	eq
 8014314:	694b      	ldreq	r3, [r1, #20]
 8014316:	600f      	str	r7, [r1, #0]
 8014318:	bf18      	it	ne
 801431a:	2300      	movne	r3, #0
 801431c:	eba6 0807 	sub.w	r8, r6, r7
 8014320:	608b      	str	r3, [r1, #8]
 8014322:	f1b8 0f00 	cmp.w	r8, #0
 8014326:	dd9c      	ble.n	8014262 <__sflush_r+0x1a>
 8014328:	6a21      	ldr	r1, [r4, #32]
 801432a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801432c:	4643      	mov	r3, r8
 801432e:	463a      	mov	r2, r7
 8014330:	4628      	mov	r0, r5
 8014332:	47b0      	blx	r6
 8014334:	2800      	cmp	r0, #0
 8014336:	dc06      	bgt.n	8014346 <__sflush_r+0xfe>
 8014338:	89a3      	ldrh	r3, [r4, #12]
 801433a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801433e:	81a3      	strh	r3, [r4, #12]
 8014340:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014344:	e78e      	b.n	8014264 <__sflush_r+0x1c>
 8014346:	4407      	add	r7, r0
 8014348:	eba8 0800 	sub.w	r8, r8, r0
 801434c:	e7e9      	b.n	8014322 <__sflush_r+0xda>
 801434e:	bf00      	nop
 8014350:	20400001 	.word	0x20400001

08014354 <_fflush_r>:
 8014354:	b538      	push	{r3, r4, r5, lr}
 8014356:	690b      	ldr	r3, [r1, #16]
 8014358:	4605      	mov	r5, r0
 801435a:	460c      	mov	r4, r1
 801435c:	b913      	cbnz	r3, 8014364 <_fflush_r+0x10>
 801435e:	2500      	movs	r5, #0
 8014360:	4628      	mov	r0, r5
 8014362:	bd38      	pop	{r3, r4, r5, pc}
 8014364:	b118      	cbz	r0, 801436e <_fflush_r+0x1a>
 8014366:	6983      	ldr	r3, [r0, #24]
 8014368:	b90b      	cbnz	r3, 801436e <_fflush_r+0x1a>
 801436a:	f7ff faad 	bl	80138c8 <__sinit>
 801436e:	4b14      	ldr	r3, [pc, #80]	; (80143c0 <_fflush_r+0x6c>)
 8014370:	429c      	cmp	r4, r3
 8014372:	d11b      	bne.n	80143ac <_fflush_r+0x58>
 8014374:	686c      	ldr	r4, [r5, #4]
 8014376:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801437a:	2b00      	cmp	r3, #0
 801437c:	d0ef      	beq.n	801435e <_fflush_r+0xa>
 801437e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014380:	07d0      	lsls	r0, r2, #31
 8014382:	d404      	bmi.n	801438e <_fflush_r+0x3a>
 8014384:	0599      	lsls	r1, r3, #22
 8014386:	d402      	bmi.n	801438e <_fflush_r+0x3a>
 8014388:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801438a:	f7ff fb3b 	bl	8013a04 <__retarget_lock_acquire_recursive>
 801438e:	4628      	mov	r0, r5
 8014390:	4621      	mov	r1, r4
 8014392:	f7ff ff59 	bl	8014248 <__sflush_r>
 8014396:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014398:	07da      	lsls	r2, r3, #31
 801439a:	4605      	mov	r5, r0
 801439c:	d4e0      	bmi.n	8014360 <_fflush_r+0xc>
 801439e:	89a3      	ldrh	r3, [r4, #12]
 80143a0:	059b      	lsls	r3, r3, #22
 80143a2:	d4dd      	bmi.n	8014360 <_fflush_r+0xc>
 80143a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80143a6:	f7ff fb2e 	bl	8013a06 <__retarget_lock_release_recursive>
 80143aa:	e7d9      	b.n	8014360 <_fflush_r+0xc>
 80143ac:	4b05      	ldr	r3, [pc, #20]	; (80143c4 <_fflush_r+0x70>)
 80143ae:	429c      	cmp	r4, r3
 80143b0:	d101      	bne.n	80143b6 <_fflush_r+0x62>
 80143b2:	68ac      	ldr	r4, [r5, #8]
 80143b4:	e7df      	b.n	8014376 <_fflush_r+0x22>
 80143b6:	4b04      	ldr	r3, [pc, #16]	; (80143c8 <_fflush_r+0x74>)
 80143b8:	429c      	cmp	r4, r3
 80143ba:	bf08      	it	eq
 80143bc:	68ec      	ldreq	r4, [r5, #12]
 80143be:	e7da      	b.n	8014376 <_fflush_r+0x22>
 80143c0:	0801740c 	.word	0x0801740c
 80143c4:	0801742c 	.word	0x0801742c
 80143c8:	080173ec 	.word	0x080173ec

080143cc <_lseek_r>:
 80143cc:	b538      	push	{r3, r4, r5, lr}
 80143ce:	4d07      	ldr	r5, [pc, #28]	; (80143ec <_lseek_r+0x20>)
 80143d0:	4604      	mov	r4, r0
 80143d2:	4608      	mov	r0, r1
 80143d4:	4611      	mov	r1, r2
 80143d6:	2200      	movs	r2, #0
 80143d8:	602a      	str	r2, [r5, #0]
 80143da:	461a      	mov	r2, r3
 80143dc:	f7ee f800 	bl	80023e0 <_lseek>
 80143e0:	1c43      	adds	r3, r0, #1
 80143e2:	d102      	bne.n	80143ea <_lseek_r+0x1e>
 80143e4:	682b      	ldr	r3, [r5, #0]
 80143e6:	b103      	cbz	r3, 80143ea <_lseek_r+0x1e>
 80143e8:	6023      	str	r3, [r4, #0]
 80143ea:	bd38      	pop	{r3, r4, r5, pc}
 80143ec:	20002c40 	.word	0x20002c40

080143f0 <__swhatbuf_r>:
 80143f0:	b570      	push	{r4, r5, r6, lr}
 80143f2:	460e      	mov	r6, r1
 80143f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80143f8:	2900      	cmp	r1, #0
 80143fa:	b096      	sub	sp, #88	; 0x58
 80143fc:	4614      	mov	r4, r2
 80143fe:	461d      	mov	r5, r3
 8014400:	da08      	bge.n	8014414 <__swhatbuf_r+0x24>
 8014402:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8014406:	2200      	movs	r2, #0
 8014408:	602a      	str	r2, [r5, #0]
 801440a:	061a      	lsls	r2, r3, #24
 801440c:	d410      	bmi.n	8014430 <__swhatbuf_r+0x40>
 801440e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014412:	e00e      	b.n	8014432 <__swhatbuf_r+0x42>
 8014414:	466a      	mov	r2, sp
 8014416:	f000 f863 	bl	80144e0 <_fstat_r>
 801441a:	2800      	cmp	r0, #0
 801441c:	dbf1      	blt.n	8014402 <__swhatbuf_r+0x12>
 801441e:	9a01      	ldr	r2, [sp, #4]
 8014420:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8014424:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8014428:	425a      	negs	r2, r3
 801442a:	415a      	adcs	r2, r3
 801442c:	602a      	str	r2, [r5, #0]
 801442e:	e7ee      	b.n	801440e <__swhatbuf_r+0x1e>
 8014430:	2340      	movs	r3, #64	; 0x40
 8014432:	2000      	movs	r0, #0
 8014434:	6023      	str	r3, [r4, #0]
 8014436:	b016      	add	sp, #88	; 0x58
 8014438:	bd70      	pop	{r4, r5, r6, pc}
	...

0801443c <__smakebuf_r>:
 801443c:	898b      	ldrh	r3, [r1, #12]
 801443e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014440:	079d      	lsls	r5, r3, #30
 8014442:	4606      	mov	r6, r0
 8014444:	460c      	mov	r4, r1
 8014446:	d507      	bpl.n	8014458 <__smakebuf_r+0x1c>
 8014448:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801444c:	6023      	str	r3, [r4, #0]
 801444e:	6123      	str	r3, [r4, #16]
 8014450:	2301      	movs	r3, #1
 8014452:	6163      	str	r3, [r4, #20]
 8014454:	b002      	add	sp, #8
 8014456:	bd70      	pop	{r4, r5, r6, pc}
 8014458:	ab01      	add	r3, sp, #4
 801445a:	466a      	mov	r2, sp
 801445c:	f7ff ffc8 	bl	80143f0 <__swhatbuf_r>
 8014460:	9900      	ldr	r1, [sp, #0]
 8014462:	4605      	mov	r5, r0
 8014464:	4630      	mov	r0, r6
 8014466:	f7ff f93b 	bl	80136e0 <_malloc_r>
 801446a:	b948      	cbnz	r0, 8014480 <__smakebuf_r+0x44>
 801446c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014470:	059a      	lsls	r2, r3, #22
 8014472:	d4ef      	bmi.n	8014454 <__smakebuf_r+0x18>
 8014474:	f023 0303 	bic.w	r3, r3, #3
 8014478:	f043 0302 	orr.w	r3, r3, #2
 801447c:	81a3      	strh	r3, [r4, #12]
 801447e:	e7e3      	b.n	8014448 <__smakebuf_r+0xc>
 8014480:	4b0d      	ldr	r3, [pc, #52]	; (80144b8 <__smakebuf_r+0x7c>)
 8014482:	62b3      	str	r3, [r6, #40]	; 0x28
 8014484:	89a3      	ldrh	r3, [r4, #12]
 8014486:	6020      	str	r0, [r4, #0]
 8014488:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801448c:	81a3      	strh	r3, [r4, #12]
 801448e:	9b00      	ldr	r3, [sp, #0]
 8014490:	6163      	str	r3, [r4, #20]
 8014492:	9b01      	ldr	r3, [sp, #4]
 8014494:	6120      	str	r0, [r4, #16]
 8014496:	b15b      	cbz	r3, 80144b0 <__smakebuf_r+0x74>
 8014498:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801449c:	4630      	mov	r0, r6
 801449e:	f000 f831 	bl	8014504 <_isatty_r>
 80144a2:	b128      	cbz	r0, 80144b0 <__smakebuf_r+0x74>
 80144a4:	89a3      	ldrh	r3, [r4, #12]
 80144a6:	f023 0303 	bic.w	r3, r3, #3
 80144aa:	f043 0301 	orr.w	r3, r3, #1
 80144ae:	81a3      	strh	r3, [r4, #12]
 80144b0:	89a0      	ldrh	r0, [r4, #12]
 80144b2:	4305      	orrs	r5, r0
 80144b4:	81a5      	strh	r5, [r4, #12]
 80144b6:	e7cd      	b.n	8014454 <__smakebuf_r+0x18>
 80144b8:	08013861 	.word	0x08013861

080144bc <_read_r>:
 80144bc:	b538      	push	{r3, r4, r5, lr}
 80144be:	4d07      	ldr	r5, [pc, #28]	; (80144dc <_read_r+0x20>)
 80144c0:	4604      	mov	r4, r0
 80144c2:	4608      	mov	r0, r1
 80144c4:	4611      	mov	r1, r2
 80144c6:	2200      	movs	r2, #0
 80144c8:	602a      	str	r2, [r5, #0]
 80144ca:	461a      	mov	r2, r3
 80144cc:	f7ed ff28 	bl	8002320 <_read>
 80144d0:	1c43      	adds	r3, r0, #1
 80144d2:	d102      	bne.n	80144da <_read_r+0x1e>
 80144d4:	682b      	ldr	r3, [r5, #0]
 80144d6:	b103      	cbz	r3, 80144da <_read_r+0x1e>
 80144d8:	6023      	str	r3, [r4, #0]
 80144da:	bd38      	pop	{r3, r4, r5, pc}
 80144dc:	20002c40 	.word	0x20002c40

080144e0 <_fstat_r>:
 80144e0:	b538      	push	{r3, r4, r5, lr}
 80144e2:	4d07      	ldr	r5, [pc, #28]	; (8014500 <_fstat_r+0x20>)
 80144e4:	2300      	movs	r3, #0
 80144e6:	4604      	mov	r4, r0
 80144e8:	4608      	mov	r0, r1
 80144ea:	4611      	mov	r1, r2
 80144ec:	602b      	str	r3, [r5, #0]
 80144ee:	f7ed ff5c 	bl	80023aa <_fstat>
 80144f2:	1c43      	adds	r3, r0, #1
 80144f4:	d102      	bne.n	80144fc <_fstat_r+0x1c>
 80144f6:	682b      	ldr	r3, [r5, #0]
 80144f8:	b103      	cbz	r3, 80144fc <_fstat_r+0x1c>
 80144fa:	6023      	str	r3, [r4, #0]
 80144fc:	bd38      	pop	{r3, r4, r5, pc}
 80144fe:	bf00      	nop
 8014500:	20002c40 	.word	0x20002c40

08014504 <_isatty_r>:
 8014504:	b538      	push	{r3, r4, r5, lr}
 8014506:	4d06      	ldr	r5, [pc, #24]	; (8014520 <_isatty_r+0x1c>)
 8014508:	2300      	movs	r3, #0
 801450a:	4604      	mov	r4, r0
 801450c:	4608      	mov	r0, r1
 801450e:	602b      	str	r3, [r5, #0]
 8014510:	f7ed ff5b 	bl	80023ca <_isatty>
 8014514:	1c43      	adds	r3, r0, #1
 8014516:	d102      	bne.n	801451e <_isatty_r+0x1a>
 8014518:	682b      	ldr	r3, [r5, #0]
 801451a:	b103      	cbz	r3, 801451e <_isatty_r+0x1a>
 801451c:	6023      	str	r3, [r4, #0]
 801451e:	bd38      	pop	{r3, r4, r5, pc}
 8014520:	20002c40 	.word	0x20002c40

08014524 <_init>:
 8014524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014526:	bf00      	nop
 8014528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801452a:	bc08      	pop	{r3}
 801452c:	469e      	mov	lr, r3
 801452e:	4770      	bx	lr

08014530 <_fini>:
 8014530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014532:	bf00      	nop
 8014534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014536:	bc08      	pop	{r3}
 8014538:	469e      	mov	lr, r3
 801453a:	4770      	bx	lr
