$date
	Sat Jan  8 21:39:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_bin2bcd_4bits $end
$scope module U0 $end
$var wire 1 ! EN $end
$upscope $end
$upscope $end
$scope module tb_bin2bcd_4bits $end
$scope module U0 $end
$var wire 4 " bin [3:0] $end
$upscope $end
$upscope $end
$scope module tb_bin2bcd_4bits $end
$scope module U0 $end
$var reg 5 # bcd [4:0] $end
$upscope $end
$upscope $end
$scope module tb_bin2bcd_4bits $end
$scope module U0 $end
$var reg 1 $ valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
b0 #
b0 "
0!
$end
#10
1$
1!
#15
b1 #
b1 "
#20
b10 #
b10 "
#25
b11 #
b11 "
#30
b100 #
b100 "
#35
b101 #
b101 "
#40
b110 #
b110 "
#45
b111 #
b111 "
#50
b1000 #
b1000 "
#55
b1001 #
b1001 "
#60
b10000 #
b1010 "
#65
b10001 #
b1011 "
#70
b10010 #
b1100 "
#75
b10011 #
b1101 "
#80
b10100 #
b1110 "
#85
b10101 #
b1111 "
#95
