$date
	Sat Oct  5 18:14:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Instr_Mem_tb $end
$var wire 32 ! instr [31:0] $end
$var reg 32 " addr [31:0] $end
$scope module uut $end
$var wire 32 # addr [31:0] $end
$var reg 32 $ instr [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100010000000010110011 $
b0 #
b0 "
b1100010000000010110011 !
$end
#100
b1000000001100010000000010110011 !
b1000000001100010000000010110011 $
b100 "
b100 #
#200
b1100010100000010110011 !
b1100010100000010110011 $
b1000 "
b1000 #
#300
b1100010110000010110011 !
b1100010110000010110011 $
b1100 "
b1100 #
#400
b1100010001000010110011 !
b1100010001000010110011 $
b10100 "
b10100 #
#500
b100010000000010010011 !
b100010000000010010011 $
b101000 "
b101000 #
#600
b1100010100000010110011 !
b1100010100000010110011 $
b1010 "
b1010 #
#700
b1100010010000010110011 !
b1100010010000010110011 $
b100010 "
b100010 #
#800
b100011 "
b100011 #
#900
b1100010011000010110011 !
b1100010011000010110011 $
b100101 "
b100101 #
#1000
b100111 "
b100111 #
#1100
b1100010101000010110011 !
b1100010101000010110011 $
b11011 "
b11011 #
#1200
b1000000001100010101000010110011 !
b1000000001100010101000010110011 $
b11100 "
b11100 #
#1300
