{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621503830787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621503830788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 15:13:50 2021 " "Processing started: Thu May 20 15:13:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621503830788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503830788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_8085_pipeline -c processor_8085_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_8085_pipeline -c processor_8085_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503830788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621503831051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621503831051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8085.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_8085.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8085 " "Found entity 1: adder_8085" {  } { { "adder_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/adder_8085.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503843015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503843015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF_8085_single.v 1 1 " "Found 1 design units, including 1 entities, in source file RF_8085_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF_8085_single " "Found entity 1: RF_8085_single" {  } { { "RF_8085_single.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/RF_8085_single.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503843016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503843016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag.v 1 1 " "Found 1 design units, including 1 entities, in source file flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag " "Found entity 1: flag" {  } { { "flag.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/flag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503843016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503843016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_8085.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU_8085.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_8085 " "Found entity 1: ALU_8085" {  } { { "ALU_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/ALU_8085.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503843017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503843017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_8085_single.v 1 1 " "Found 1 design units, including 1 entities, in source file controller_8085_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_8085_single " "Found entity 1: controller_8085_single" {  } { { "controller_8085_single.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/controller_8085_single.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503843019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503843019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACC_8085.v 1 1 " "Found 1 design units, including 1 entities, in source file ACC_8085.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACC_8085 " "Found entity 1: ACC_8085" {  } { { "ACC_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/ACC_8085.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503843019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503843019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol_8085_single.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol_8085_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol_8085_single " "Found entity 1: alucontrol_8085_single" {  } { { "alucontrol_8085_single.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/alucontrol_8085_single.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503843020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503843020 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "processor_8085_pipeline.v(260) " "Verilog HDL information at processor_8085_pipeline.v(260): always construct contains both blocking and non-blocking assignments" {  } { { "processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/processor_8085_pipeline.v" 260 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621503843022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_8085_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_8085_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_8085_pipeline " "Found entity 1: processor_8085_pipeline" {  } { { "processor_8085_pipeline.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/processor_8085_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503843022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503843022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DM_8085.v 1 1 " "Found 1 design units, including 1 entities, in source file DM_8085.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM_8085 " "Found entity 1: DM_8085" {  } { { "DM_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/DM_8085.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503843023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503843023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IM_8085.v 1 1 " "Found 1 design units, including 1 entities, in source file IM_8085.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM_8085 " "Found entity 1: IM_8085" {  } { { "IM_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/IM_8085.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503843024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503843024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_control_8085.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_control_8085.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_control_8085 " "Found entity 1: hazard_control_8085" {  } { { "hazard_control_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/hazard_control_8085.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503843027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503843027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_testbench_pipeline_8085.v 1 1 " "Found 1 design units, including 1 entities, in source file generic_testbench_pipeline_8085.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_testbench_pipeline_8085 " "Found entity 1: generic_testbench_pipeline_8085" {  } { { "generic_testbench_pipeline_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/generic_testbench_pipeline_8085.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503843028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503843028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_8085_pipeline " "Elaborating entity \"processor_8085_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621503843259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM_8085 IM_8085:IM1 " "Elaborating entity \"IM_8085\" for hierarchy \"IM_8085:IM1\"" {  } { { "processor_8085_pipeline.v" "IM1" { Text "/home/alex/verilog_codes/processor_8085_pipeline/processor_8085_pipeline.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503843283 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IM.data_a 0 IM_8085.v(5) " "Net \"IM.data_a\" at IM_8085.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IM_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/IM_8085.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621503843313 "|processor_8085_pipeline|IM_8085:IM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IM.waddr_a 0 IM_8085.v(5) " "Net \"IM.waddr_a\" at IM_8085.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IM_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/IM_8085.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621503843313 "|processor_8085_pipeline|IM_8085:IM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IM.we_a 0 IM_8085.v(5) " "Net \"IM.we_a\" at IM_8085.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IM_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/IM_8085.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621503843313 "|processor_8085_pipeline|IM_8085:IM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8085 adder_8085:alu1 " "Elaborating entity \"adder_8085\" for hierarchy \"adder_8085:alu1\"" {  } { { "processor_8085_pipeline.v" "alu1" { Text "/home/alex/verilog_codes/processor_8085_pipeline/processor_8085_pipeline.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503843319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_8085 ALU_8085:alu2 " "Elaborating entity \"ALU_8085\" for hierarchy \"ALU_8085:alu2\"" {  } { { "processor_8085_pipeline.v" "alu2" { Text "/home/alex/verilog_codes/processor_8085_pipeline/processor_8085_pipeline.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503843322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM_8085 DM_8085:DM1 " "Elaborating entity \"DM_8085\" for hierarchy \"DM_8085:DM1\"" {  } { { "processor_8085_pipeline.v" "DM1" { Text "/home/alex/verilog_codes/processor_8085_pipeline/processor_8085_pipeline.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503843324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DM_8085.v(15) " "Verilog HDL assignment warning at DM_8085.v(15): truncated value with size 32 to match size of target (16)" {  } { { "DM_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_pipeline/DM_8085.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621503843325 "|processor_8085_pipeline|DM_8085:DM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_8085_single RF_8085_single:RF1 " "Elaborating entity \"RF_8085_single\" for hierarchy \"RF_8085_single:RF1\"" {  } { { "processor_8085_pipeline.v" "RF1" { Text "/home/alex/verilog_codes/processor_8085_pipeline/processor_8085_pipeline.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503843326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC_8085 ACC_8085:ACC1 " "Elaborating entity \"ACC_8085\" for hierarchy \"ACC_8085:ACC1\"" {  } { { "processor_8085_pipeline.v" "ACC1" { Text "/home/alex/verilog_codes/processor_8085_pipeline/processor_8085_pipeline.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503843327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag flag:cy_flag " "Elaborating entity \"flag\" for hierarchy \"flag:cy_flag\"" {  } { { "processor_8085_pipeline.v" "cy_flag" { Text "/home/alex/verilog_codes/processor_8085_pipeline/processor_8085_pipeline.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503843328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol_8085_single alucontrol_8085_single:alucontr " "Elaborating entity \"alucontrol_8085_single\" for hierarchy \"alucontrol_8085_single:alucontr\"" {  } { { "processor_8085_pipeline.v" "alucontr" { Text "/home/alex/verilog_codes/processor_8085_pipeline/processor_8085_pipeline.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503843344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_8085_single controller_8085_single:contr_single " "Elaborating entity \"controller_8085_single\" for hierarchy \"controller_8085_single:contr_single\"" {  } { { "processor_8085_pipeline.v" "contr_single" { Text "/home/alex/verilog_codes/processor_8085_pipeline/processor_8085_pipeline.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503843382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_control_8085 hazard_control_8085:h1 " "Elaborating entity \"hazard_control_8085\" for hierarchy \"hazard_control_8085:h1\"" {  } { { "processor_8085_pipeline.v" "h1" { Text "/home/alex/verilog_codes/processor_8085_pipeline/processor_8085_pipeline.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503843387 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DM_8085:DM1\|DM " "RAM logic \"DM_8085:DM1\|DM\" is uninferred due to asynchronous read logic" {  } { { "DM_8085.v" "DM" { Text "/home/alex/verilog_codes/processor_8085_pipeline/DM_8085.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1621503844100 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RF_8085_single:RF1\|regfile_8085 " "RAM logic \"RF_8085_single:RF1\|regfile_8085\" is uninferred due to inappropriate RAM size" {  } { { "RF_8085_single.v" "regfile_8085" { Text "/home/alex/verilog_codes/processor_8085_pipeline/RF_8085_single.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621503844100 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1621503844100 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621503849247 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2048 " "2048 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621503855668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621503856224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503856224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5172 " "Implemented 5172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621503856739 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621503856739 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5161 " "Implemented 5161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621503856739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621503856739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1014 " "Peak virtual memory: 1014 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621503856755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 15:14:16 2021 " "Processing ended: Thu May 20 15:14:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621503856755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621503856755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621503856755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503856755 ""}
