INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/SA_EXTEND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_EXTEND
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/SA_EXTEND.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/TWO_TO_ONE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TWO_TO_ONE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/THREE_TO_ONE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module THREE_TO_ONE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/REGISTER_FILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FILE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/PC_OFFSET.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_OFFSET
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/PC_JUMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_JUMP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/PC_ADD_FOUR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ADD_FOUR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/NUMBER_EXTEND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NUMBER_EXTEND
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/NUMBER_EXTEND.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/NEXT_STATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NEXT_STATE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/INS_MEM_RW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INS_MEM_RW
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/INS_DEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INS_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/FOUR_TO_ONE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FOUR_TO_ONE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/D_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/DATA_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/CONTROL_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sources_1/new/MULTI_CUCLE_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTI_CUCLE_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/MultiCycleCpu/MultiCycleCpu/MultiCycleCpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
