srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "C:/Xilsrcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "C:/Users/DOMO~1/AppData/Local/Temp/VivadoEditorAssist16700919248077534579.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'clock_enable' (VHDL-1012)
INFO: analyzing architecture 'behavioral' of entity 'clock_enable' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/DOMO~1/AppData/Local/Temp/VivadoEditorAssist3775031069305294640.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'hex_7seg' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'hex_7seg' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/DOMO~1/AppData/Local/Temp/VivadoEditorAssist14537882865660255672.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'driver_7seg_4digits' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'driver_7seg_4digits' (VHDL-9006)
-- Analyzing VHDL file "C:/Dominik/Digital-electronics-1/Labs/project/project/project.srcs/sources_1/new/top.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'top' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'top' (VHDL-9006)
-- Analyzing VHDL file "C:/Dominik/Digital-electronics-1/Labs/project/project/project.srcs/sources_1/new/distance_counter.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'distance_cnt' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'distance_cnt' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/DOMO~1/AppData/Local/Temp/VivadoEditorAssist3765209942525080627.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'hall_speed' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'hall_speed' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/DOMO~1/AppData/Local/Temp/VivadoEditorAssist16700919248077534579.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'clock_enable' (VHDL-1012)
INFO: analyzing architecture 'behavioral' of entity 'clock_enable' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/DOMO~1/AppData/Local/Temp/VivadoEditorAssist3775031069305294640.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'hex_7seg' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'hex_7seg' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/DOMO~1/AppData/Local/Temp/VivadoEditorAssist14537882865660255672.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'driver_7seg_4digits' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'driver_7seg_4digits' (VHDL-9006)
-- Analyzing VHDL file "C:/Dominik/Digital-electronics-1/Labs/project/project/project.srcs/sources_1/new/top.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'top' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'top' (VHDL-9006)
-- Analyzing VHDL file "C:/Dominik/Digital-electronics-1/Labs/project/project/project.srcs/sources_1/new/distance_counter.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'distance_cnt' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'distance_cnt' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/DOMO~1/AppData/Local/Temp/VivadoEditorAssist3765209942525080627.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'hall_speed' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'hall_speed' (VHDL-9006)
srcscan exits with return value 0
