	component qsys1 is
		port (
			clk_clk                                   : in    std_logic := 'X'; -- clk
			mtl_touch_ip_0_mtl_connection_i2cclock    : out   std_logic;        -- i2cclock
			mtl_touch_ip_0_mtl_connection_interruptic : in    std_logic := 'X'; -- interruptic
			mtl_touch_ip_0_mtl_connection_i2cdata     : inout std_logic := 'X'; -- i2cdata
			reset_reset_n                             : in    std_logic := 'X'  -- reset_n
		);
	end component qsys1;

