Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May  6 02:09:46 2024
| Host         : t running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_timing_summary_routed.rpt -pb project_timing_summary_routed.pb -rpx project_timing_summary_routed.rpx -warn_on_violation
| Design       : project
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    585         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (585)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1396)
5. checking no_input_delay (3)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (585)
--------------------------
 There are 521 register/latch pins with no clock driven by root clock pin: comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk50MHz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1396)
---------------------------------------------------
 There are 1396 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.814        0.000                      0                  398        0.099        0.000                      0                  398        4.500        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.814        0.000                      0                  398        0.099        0.000                      0                  398        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.678ns (32.560%)  route 3.476ns (67.440%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.834     5.596    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     6.052 f  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.645     6.697    joystick_test/count_reg_n_0_[21]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.150     6.847 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.286     7.133    joystick_test/count[23]_i_13_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.326     7.459 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.571     8.031    joystick_test/count[23]_i_7_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124     8.155 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.448     8.603    joystick_test/count[23]_i_10_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124     8.727 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.744     9.470    joystick_test/count[23]_i_12_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I1_O)        0.150     9.620 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.782    10.402    joystick_test/count[23]_i_5_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I4_O)        0.348    10.750 r  joystick_test/count[19]_i_1__0/O
                         net (fo=1, routed)           0.000    10.750    joystick_test/count[19]_i_1__0_n_0
    SLICE_X1Y40          FDRE                                         r  joystick_test/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.654    15.137    joystick_test/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  joystick_test/count_reg[19]/C
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X1Y40          FDRE (Setup_fdre_C_D)        0.029    15.564    joystick_test/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.564    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.678ns (32.752%)  route 3.445ns (67.248%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.834     5.596    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     6.052 f  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.645     6.697    joystick_test/count_reg_n_0_[21]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.150     6.847 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.286     7.133    joystick_test/count[23]_i_13_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.326     7.459 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.571     8.031    joystick_test/count[23]_i_7_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124     8.155 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.448     8.603    joystick_test/count[23]_i_10_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124     8.727 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.744     9.470    joystick_test/count[23]_i_12_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I1_O)        0.150     9.620 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.752    10.372    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.348    10.720 r  joystick_test/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.720    joystick_test/count[3]_i_1__0_n_0
    SLICE_X3Y36          FDRE                                         r  joystick_test/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.651    15.134    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  joystick_test/count_reg[3]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.031    15.563    joystick_test/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.563    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 1.678ns (32.778%)  route 3.441ns (67.222%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.834     5.596    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     6.052 f  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.645     6.697    joystick_test/count_reg_n_0_[21]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.150     6.847 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.286     7.133    joystick_test/count[23]_i_13_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.326     7.459 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.571     8.031    joystick_test/count[23]_i_7_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124     8.155 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.448     8.603    joystick_test/count[23]_i_10_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124     8.727 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.744     9.470    joystick_test/count[23]_i_12_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I1_O)        0.150     9.620 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.748    10.368    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.348    10.716 r  joystick_test/count[1]_i_1/O
                         net (fo=1, routed)           0.000    10.716    joystick_test/count[1]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  joystick_test/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.651    15.134    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  joystick_test/count_reg[1]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.029    15.561    joystick_test/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.561    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.678ns (32.931%)  route 3.417ns (67.069%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.834     5.596    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     6.052 f  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.645     6.697    joystick_test/count_reg_n_0_[21]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.150     6.847 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.286     7.133    joystick_test/count[23]_i_13_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.326     7.459 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.571     8.031    joystick_test/count[23]_i_7_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124     8.155 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.448     8.603    joystick_test/count[23]_i_10_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124     8.727 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.744     9.470    joystick_test/count[23]_i_12_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I1_O)        0.150     9.620 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.724    10.344    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I4_O)        0.348    10.692 r  joystick_test/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000    10.692    joystick_test/count[7]_i_1__0_n_0
    SLICE_X3Y37          FDRE                                         r  joystick_test/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.652    15.135    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  joystick_test/count_reg[7]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.031    15.564    joystick_test/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.564    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.678ns (32.938%)  route 3.416ns (67.062%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.834     5.596    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     6.052 f  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.645     6.697    joystick_test/count_reg_n_0_[21]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.150     6.847 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.286     7.133    joystick_test/count[23]_i_13_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.326     7.459 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.571     8.031    joystick_test/count[23]_i_7_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124     8.155 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.448     8.603    joystick_test/count[23]_i_10_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124     8.727 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.744     9.470    joystick_test/count[23]_i_12_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I1_O)        0.150     9.620 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.723    10.343    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I4_O)        0.348    10.691 r  joystick_test/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000    10.691    joystick_test/count[8]_i_1__0_n_0
    SLICE_X3Y37          FDRE                                         r  joystick_test/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.652    15.135    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  joystick_test/count_reg[8]/C
                         clock pessimism              0.433    15.568    
                         clock uncertainty           -0.035    15.533    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.032    15.565    joystick_test/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.565    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.678ns (32.993%)  route 3.408ns (67.007%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.834     5.596    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     6.052 f  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.645     6.697    joystick_test/count_reg_n_0_[21]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.150     6.847 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.286     7.133    joystick_test/count[23]_i_13_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.326     7.459 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.571     8.031    joystick_test/count[23]_i_7_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124     8.155 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.448     8.603    joystick_test/count[23]_i_10_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124     8.727 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.744     9.470    joystick_test/count[23]_i_12_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I1_O)        0.150     9.620 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.714    10.334    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.348    10.682 r  joystick_test/count[0]_i_1__2/O
                         net (fo=1, routed)           0.000    10.682    joystick_test/count[0]_i_1__2_n_0
    SLICE_X3Y36          FDRE                                         r  joystick_test/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.651    15.134    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  joystick_test/count_reg[0]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.031    15.563    joystick_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.563    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.678ns (33.009%)  route 3.405ns (66.991%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.834     5.596    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     6.052 f  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.645     6.697    joystick_test/count_reg_n_0_[21]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.150     6.847 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.286     7.133    joystick_test/count[23]_i_13_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.326     7.459 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.571     8.031    joystick_test/count[23]_i_7_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124     8.155 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.448     8.603    joystick_test/count[23]_i_10_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124     8.727 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.744     9.470    joystick_test/count[23]_i_12_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I1_O)        0.150     9.620 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.712    10.332    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I4_O)        0.348    10.680 r  joystick_test/count[23]_i_2/O
                         net (fo=1, routed)           0.000    10.680    joystick_test/count[23]_i_2_n_0
    SLICE_X3Y41          FDRE                                         r  joystick_test/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.655    15.138    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  joystick_test/count_reg[23]/C
                         clock pessimism              0.458    15.596    
                         clock uncertainty           -0.035    15.561    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)        0.031    15.592    joystick_test/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.592    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 1.678ns (33.431%)  route 3.341ns (66.569%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.834     5.596    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     6.052 f  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.645     6.697    joystick_test/count_reg_n_0_[21]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.150     6.847 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.286     7.133    joystick_test/count[23]_i_13_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.326     7.459 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.571     8.031    joystick_test/count[23]_i_7_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124     8.155 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.448     8.603    joystick_test/count[23]_i_10_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124     8.727 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.744     9.470    joystick_test/count[23]_i_12_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I1_O)        0.150     9.620 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.648    10.268    joystick_test/count[23]_i_5_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I4_O)        0.348    10.616 r  joystick_test/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.616    joystick_test/count[2]_i_1__0_n_0
    SLICE_X1Y36          FDRE                                         r  joystick_test/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.651    15.134    joystick_test/clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  joystick_test/count_reg[2]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.029    15.561    joystick_test/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.561    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.678ns (33.451%)  route 3.338ns (66.549%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.834     5.596    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     6.052 f  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.645     6.697    joystick_test/count_reg_n_0_[21]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.150     6.847 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.286     7.133    joystick_test/count[23]_i_13_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.326     7.459 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.571     8.031    joystick_test/count[23]_i_7_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124     8.155 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.448     8.603    joystick_test/count[23]_i_10_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124     8.727 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.744     9.470    joystick_test/count[23]_i_12_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I1_O)        0.150     9.620 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.645    10.265    joystick_test/count[23]_i_5_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I4_O)        0.348    10.613 r  joystick_test/count[4]_i_1/O
                         net (fo=1, routed)           0.000    10.613    joystick_test/count[4]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  joystick_test/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.651    15.134    joystick_test/clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  joystick_test/count_reg[4]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.031    15.563    joystick_test/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.563    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 1.678ns (33.746%)  route 3.294ns (66.254%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.834     5.596    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     6.052 f  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.645     6.697    joystick_test/count_reg_n_0_[21]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.150     6.847 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.286     7.133    joystick_test/count[23]_i_13_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.326     7.459 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.571     8.031    joystick_test/count[23]_i_7_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124     8.155 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.448     8.603    joystick_test/count[23]_i_10_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124     8.727 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.744     9.470    joystick_test/count[23]_i_12_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I1_O)        0.150     9.620 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.601    10.221    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.348    10.569 r  joystick_test/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000    10.569    joystick_test/count[10]_i_1__0_n_0
    SLICE_X3Y38          FDRE                                         r  joystick_test/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.653    15.136    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  joystick_test/count_reg[10]/C
                         clock pessimism              0.433    15.569    
                         clock uncertainty           -0.035    15.534    
    SLICE_X3Y38          FDRE (Setup_fdre_C_D)        0.029    15.563    joystick_test/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.563    
                         arrival time                         -10.569    
  -------------------------------------------------------------------
                         slack                                  4.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  comp_clk50MHz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  comp_clk50MHz/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.793    comp_clk50MHz/count_reg_n_0_[23]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.949 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.950    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.003 r  comp_clk50MHz/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.003    comp_clk50MHz/count_reg[28]_i_1_n_7
    SLICE_X50Y50         FDRE                                         r  comp_clk50MHz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  comp_clk50MHz/count_reg[25]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.904    comp_clk50MHz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  comp_clk50MHz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  comp_clk50MHz/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.793    comp_clk50MHz/count_reg_n_0_[23]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.949 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.950    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.016 r  comp_clk50MHz/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.016    comp_clk50MHz/count_reg[28]_i_1_n_5
    SLICE_X50Y50         FDRE                                         r  comp_clk50MHz/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  comp_clk50MHz/count_reg[27]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.904    comp_clk50MHz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/y_position_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.615     1.562    joystick_test/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  joystick_test/spi_rx_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  joystick_test/spi_rx_data_reg[10]/Q
                         net (fo=1, routed)           0.087     1.790    joystick_test/p_1_in[2]
    SLICE_X0Y30          FDRE                                         r  joystick_test/y_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.883     2.077    joystick_test/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  joystick_test/y_position_reg[2]/C
                         clock pessimism             -0.502     1.575    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.085     1.660    joystick_test/y_position_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  comp_clk50MHz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  comp_clk50MHz/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.793    comp_clk50MHz/count_reg_n_0_[23]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.949 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.950    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.039 r  comp_clk50MHz/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.039    comp_clk50MHz/count_reg[28]_i_1_n_6
    SLICE_X50Y50         FDRE                                         r  comp_clk50MHz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  comp_clk50MHz/count_reg[26]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.904    comp_clk50MHz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  comp_clk50MHz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  comp_clk50MHz/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.793    comp_clk50MHz/count_reg_n_0_[23]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.949 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.950    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.041 r  comp_clk50MHz/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.041    comp_clk50MHz/count_reg[28]_i_1_n_4
    SLICE_X50Y50         FDRE                                         r  comp_clk50MHz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  comp_clk50MHz/count_reg[28]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.904    comp_clk50MHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  comp_clk50MHz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  comp_clk50MHz/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.793    comp_clk50MHz/count_reg_n_0_[23]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.949 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.950    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.990 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.990    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.043 r  comp_clk50MHz/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.043    comp_clk50MHz/count_reg[31]_i_2_n_7
    SLICE_X50Y51         FDRE                                         r  comp_clk50MHz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  comp_clk50MHz/count_reg[29]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.134     1.904    comp_clk50MHz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  comp_clk50MHz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  comp_clk50MHz/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.793    comp_clk50MHz/count_reg_n_0_[23]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.949 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.950    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.990 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.990    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.056 r  comp_clk50MHz/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.056    comp_clk50MHz/count_reg[31]_i_2_n_5
    SLICE_X50Y51         FDRE                                         r  comp_clk50MHz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  comp_clk50MHz/count_reg[31]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.134     1.904    comp_clk50MHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.581%)  route 0.127ns (47.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.614     1.561    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  joystick_test/spi_master_0/rx_data_reg[1]/Q
                         net (fo=2, routed)           0.127     1.829    joystick_test/rx_data[1]
    SLICE_X4Y29          FDRE                                         r  joystick_test/spi_rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.881     2.075    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  joystick_test/spi_rx_data_reg[1]/C
                         clock pessimism             -0.480     1.595    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.076     1.671    joystick_test/spi_rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.216%)  route 0.129ns (47.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.614     1.561    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  joystick_test/spi_master_0/rx_data_reg[2]/Q
                         net (fo=2, routed)           0.129     1.831    joystick_test/rx_data[2]
    SLICE_X4Y29          FDRE                                         r  joystick_test/spi_rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.881     2.075    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  joystick_test/spi_rx_data_reg[2]/C
                         clock pessimism             -0.480     1.595    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.063     1.658    joystick_test/spi_rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.958%)  route 0.130ns (48.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.614     1.561    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  joystick_test/spi_master_0/rx_data_reg[3]/Q
                         net (fo=2, routed)           0.130     1.832    joystick_test/rx_data[3]
    SLICE_X4Y29          FDRE                                         r  joystick_test/spi_rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.881     2.075    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  joystick_test/spi_rx_data_reg[3]/C
                         clock pessimism             -0.480     1.595    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.063     1.658    joystick_test/spi_rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1416 Endpoints
Min Delay          1416 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.245ns  (logic 17.094ns (32.719%)  route 35.151ns (67.281%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          1.122     1.640    vga_display/vcount_reg_n_0_[0]
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.016 f  vga_display/red_OBUF[3]_inst_i_1874/O[0]
                         net (fo=23, routed)          2.088     4.105    vga_display/red_OBUF[3]_inst_i_1874_n_7
    SLICE_X15Y1          LUT1 (Prop_lut1_I0_O)        0.321     4.426 r  vga_display/red_OBUF[3]_inst_i_1908/O
                         net (fo=2, routed)           0.797     5.223    vga_display/p_0_in[0]
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.005 r  vga_display/red_OBUF[3]_inst_i_1528/CO[3]
                         net (fo=1, routed)           0.000     6.005    vga_display/red_OBUF[3]_inst_i_1528_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.244 f  vga_display/red_OBUF[3]_inst_i_1524/O[2]
                         net (fo=9, routed)           0.974     7.218    vga_display/Y_COORD3[7]
    SLICE_X15Y0          LUT3 (Prop_lut3_I0_O)        0.302     7.520 f  vga_display/red_OBUF[3]_inst_i_1523/O
                         net (fo=17, routed)          2.289     9.809    vga_display/red_OBUF[3]_inst_i_1523_n_0
    SLICE_X23Y0          LUT6 (Prop_lut6_I0_O)        0.124     9.933 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           1.164    11.097    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X19Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.221 r  vga_display/red_OBUF[3]_inst_i_1865/O
                         net (fo=1, routed)           0.000    11.221    vga_display/red_OBUF[3]_inst_i_1865_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  vga_display/red_OBUF[3]_inst_i_1471/CO[3]
                         net (fo=1, routed)           0.000    11.753    vga_display/red_OBUF[3]_inst_i_1471_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  vga_display/red_OBUF[3]_inst_i_1063/CO[3]
                         net (fo=1, routed)           0.000    11.867    vga_display/red_OBUF[3]_inst_i_1063_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.201 r  vga_display/red_OBUF[3]_inst_i_744/O[1]
                         net (fo=3, routed)           1.118    13.319    vga_display/red_OBUF[3]_inst_i_744_n_6
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.303    13.622 r  vga_display/red_OBUF[3]_inst_i_1062/O
                         net (fo=2, routed)           0.446    14.068    vga_display/red_OBUF[3]_inst_i_1062_n_0
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.149    14.217 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.202    15.419    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X17Y4          LUT6 (Prop_lut6_I0_O)        0.332    15.751 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    15.751    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.301 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    16.301    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    16.415    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.749 r  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          1.966    18.715    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X13Y8          LUT3 (Prop_lut3_I2_O)        0.329    19.044 r  vga_display/red_OBUF[3]_inst_i_2200/O
                         net (fo=1, routed)           0.829    19.873    vga_display/red_OBUF[3]_inst_i_2200_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    20.595 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    20.595    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.910 r  vga_display/red_OBUF[3]_inst_i_1561/O[3]
                         net (fo=3, routed)           1.493    22.403    vga_display/red_OBUF[3]_inst_i_1561_n_4
    SLICE_X20Y10         LUT4 (Prop_lut4_I0_O)        0.307    22.710 r  vga_display/red_OBUF[3]_inst_i_1924/O
                         net (fo=1, routed)           0.737    23.447    vga_display/red_OBUF[3]_inst_i_1924_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.851 r  vga_display/red_OBUF[3]_inst_i_1570/CO[3]
                         net (fo=1, routed)           0.000    23.851    vga_display/red_OBUF[3]_inst_i_1570_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.968 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    23.968    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.085 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    24.085    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.339 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.310    24.649    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.367    25.016 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         3.102    28.118    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    28.242 r  vga_display/red_OBUF[3]_inst_i_1431/O
                         net (fo=1, routed)           0.000    28.242    vga_display/red_OBUF[3]_inst_i_1431_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.792 r  vga_display/red_OBUF[3]_inst_i_1031/CO[3]
                         net (fo=1, routed)           0.000    28.792    vga_display/red_OBUF[3]_inst_i_1031_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.126 r  vga_display/red_OBUF[3]_inst_i_1028/O[1]
                         net (fo=3, routed)           0.962    30.087    vga_display/Y_COORD1[18]
    SLICE_X9Y7           LUT5 (Prop_lut5_I0_O)        0.303    30.390 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=9, routed)           1.737    32.128    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I5_O)        0.124    32.252 r  vga_display/red_OBUF[3]_inst_i_1708/O
                         net (fo=1, routed)           0.000    32.252    vga_display/red_OBUF[3]_inst_i_1708_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.650 r  vga_display/red_OBUF[3]_inst_i_1322/CO[3]
                         net (fo=1, routed)           0.000    32.650    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.984 r  vga_display/red_OBUF[3]_inst_i_1321/O[1]
                         net (fo=1, routed)           0.831    33.815    vga_display/red_OBUF[3]_inst_i_1321_n_6
    SLICE_X13Y5          LUT6 (Prop_lut6_I5_O)        0.303    34.118 r  vga_display/red_OBUF[3]_inst_i_888/O
                         net (fo=1, routed)           0.000    34.118    vga_display/red_OBUF[3]_inst_i_888_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  vga_display/red_OBUF[3]_inst_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.668    vga_display/red_OBUF[3]_inst_i_512_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.907 r  vga_display/red_OBUF[3]_inst_i_296/O[2]
                         net (fo=2, routed)           1.963    36.870    vga_display/red5[30]
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    37.752 r  vga_display/red_OBUF[3]_inst_i_276/O[2]
                         net (fo=2, routed)           1.833    39.584    vga_display/red_OBUF[3]_inst_i_276_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I1_O)        0.302    39.886 r  vga_display/red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    39.886    vga_display/red_OBUF[3]_inst_i_95_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.262 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.663    41.925    vga_display/red317_in
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.124    42.049 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.860    43.909    vga_display/red1
    SLICE_X26Y26         LUT6 (Prop_lut6_I2_O)        0.124    44.033 r  vga_display/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.665    48.698    blue_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    52.245 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    52.245    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.145ns  (logic 17.104ns (32.800%)  route 35.042ns (67.200%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          1.122     1.640    vga_display/vcount_reg_n_0_[0]
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.016 f  vga_display/red_OBUF[3]_inst_i_1874/O[0]
                         net (fo=23, routed)          2.088     4.105    vga_display/red_OBUF[3]_inst_i_1874_n_7
    SLICE_X15Y1          LUT1 (Prop_lut1_I0_O)        0.321     4.426 r  vga_display/red_OBUF[3]_inst_i_1908/O
                         net (fo=2, routed)           0.797     5.223    vga_display/p_0_in[0]
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.005 r  vga_display/red_OBUF[3]_inst_i_1528/CO[3]
                         net (fo=1, routed)           0.000     6.005    vga_display/red_OBUF[3]_inst_i_1528_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.244 f  vga_display/red_OBUF[3]_inst_i_1524/O[2]
                         net (fo=9, routed)           0.974     7.218    vga_display/Y_COORD3[7]
    SLICE_X15Y0          LUT3 (Prop_lut3_I0_O)        0.302     7.520 f  vga_display/red_OBUF[3]_inst_i_1523/O
                         net (fo=17, routed)          2.289     9.809    vga_display/red_OBUF[3]_inst_i_1523_n_0
    SLICE_X23Y0          LUT6 (Prop_lut6_I0_O)        0.124     9.933 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           1.164    11.097    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X19Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.221 r  vga_display/red_OBUF[3]_inst_i_1865/O
                         net (fo=1, routed)           0.000    11.221    vga_display/red_OBUF[3]_inst_i_1865_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  vga_display/red_OBUF[3]_inst_i_1471/CO[3]
                         net (fo=1, routed)           0.000    11.753    vga_display/red_OBUF[3]_inst_i_1471_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  vga_display/red_OBUF[3]_inst_i_1063/CO[3]
                         net (fo=1, routed)           0.000    11.867    vga_display/red_OBUF[3]_inst_i_1063_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.201 r  vga_display/red_OBUF[3]_inst_i_744/O[1]
                         net (fo=3, routed)           1.118    13.319    vga_display/red_OBUF[3]_inst_i_744_n_6
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.303    13.622 r  vga_display/red_OBUF[3]_inst_i_1062/O
                         net (fo=2, routed)           0.446    14.068    vga_display/red_OBUF[3]_inst_i_1062_n_0
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.149    14.217 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.202    15.419    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X17Y4          LUT6 (Prop_lut6_I0_O)        0.332    15.751 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    15.751    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.301 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    16.301    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    16.415    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.749 r  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          1.966    18.715    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X13Y8          LUT3 (Prop_lut3_I2_O)        0.329    19.044 r  vga_display/red_OBUF[3]_inst_i_2200/O
                         net (fo=1, routed)           0.829    19.873    vga_display/red_OBUF[3]_inst_i_2200_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    20.595 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    20.595    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.910 r  vga_display/red_OBUF[3]_inst_i_1561/O[3]
                         net (fo=3, routed)           1.493    22.403    vga_display/red_OBUF[3]_inst_i_1561_n_4
    SLICE_X20Y10         LUT4 (Prop_lut4_I0_O)        0.307    22.710 r  vga_display/red_OBUF[3]_inst_i_1924/O
                         net (fo=1, routed)           0.737    23.447    vga_display/red_OBUF[3]_inst_i_1924_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.851 r  vga_display/red_OBUF[3]_inst_i_1570/CO[3]
                         net (fo=1, routed)           0.000    23.851    vga_display/red_OBUF[3]_inst_i_1570_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.968 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    23.968    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.085 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    24.085    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.339 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.310    24.649    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.367    25.016 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         3.102    28.118    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    28.242 r  vga_display/red_OBUF[3]_inst_i_1431/O
                         net (fo=1, routed)           0.000    28.242    vga_display/red_OBUF[3]_inst_i_1431_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.792 r  vga_display/red_OBUF[3]_inst_i_1031/CO[3]
                         net (fo=1, routed)           0.000    28.792    vga_display/red_OBUF[3]_inst_i_1031_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.126 r  vga_display/red_OBUF[3]_inst_i_1028/O[1]
                         net (fo=3, routed)           0.962    30.087    vga_display/Y_COORD1[18]
    SLICE_X9Y7           LUT5 (Prop_lut5_I0_O)        0.303    30.390 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=9, routed)           1.737    32.128    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I5_O)        0.124    32.252 r  vga_display/red_OBUF[3]_inst_i_1708/O
                         net (fo=1, routed)           0.000    32.252    vga_display/red_OBUF[3]_inst_i_1708_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.650 r  vga_display/red_OBUF[3]_inst_i_1322/CO[3]
                         net (fo=1, routed)           0.000    32.650    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.984 r  vga_display/red_OBUF[3]_inst_i_1321/O[1]
                         net (fo=1, routed)           0.831    33.815    vga_display/red_OBUF[3]_inst_i_1321_n_6
    SLICE_X13Y5          LUT6 (Prop_lut6_I5_O)        0.303    34.118 r  vga_display/red_OBUF[3]_inst_i_888/O
                         net (fo=1, routed)           0.000    34.118    vga_display/red_OBUF[3]_inst_i_888_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  vga_display/red_OBUF[3]_inst_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.668    vga_display/red_OBUF[3]_inst_i_512_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.907 r  vga_display/red_OBUF[3]_inst_i_296/O[2]
                         net (fo=2, routed)           1.963    36.870    vga_display/red5[30]
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    37.752 r  vga_display/red_OBUF[3]_inst_i_276/O[2]
                         net (fo=2, routed)           1.833    39.584    vga_display/red_OBUF[3]_inst_i_276_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I1_O)        0.302    39.886 r  vga_display/red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    39.886    vga_display/red_OBUF[3]_inst_i_95_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.262 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.663    41.925    vga_display/red317_in
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.124    42.049 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.850    43.899    vga_display/red1
    SLICE_X26Y26         LUT6 (Prop_lut6_I2_O)        0.124    44.023 r  vga_display/green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.566    48.589    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    52.145 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    52.145    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.094ns  (logic 17.084ns (32.794%)  route 35.010ns (67.206%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          1.122     1.640    vga_display/vcount_reg_n_0_[0]
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.016 f  vga_display/red_OBUF[3]_inst_i_1874/O[0]
                         net (fo=23, routed)          2.088     4.105    vga_display/red_OBUF[3]_inst_i_1874_n_7
    SLICE_X15Y1          LUT1 (Prop_lut1_I0_O)        0.321     4.426 r  vga_display/red_OBUF[3]_inst_i_1908/O
                         net (fo=2, routed)           0.797     5.223    vga_display/p_0_in[0]
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.005 r  vga_display/red_OBUF[3]_inst_i_1528/CO[3]
                         net (fo=1, routed)           0.000     6.005    vga_display/red_OBUF[3]_inst_i_1528_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.244 f  vga_display/red_OBUF[3]_inst_i_1524/O[2]
                         net (fo=9, routed)           0.974     7.218    vga_display/Y_COORD3[7]
    SLICE_X15Y0          LUT3 (Prop_lut3_I0_O)        0.302     7.520 f  vga_display/red_OBUF[3]_inst_i_1523/O
                         net (fo=17, routed)          2.289     9.809    vga_display/red_OBUF[3]_inst_i_1523_n_0
    SLICE_X23Y0          LUT6 (Prop_lut6_I0_O)        0.124     9.933 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           1.164    11.097    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X19Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.221 r  vga_display/red_OBUF[3]_inst_i_1865/O
                         net (fo=1, routed)           0.000    11.221    vga_display/red_OBUF[3]_inst_i_1865_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  vga_display/red_OBUF[3]_inst_i_1471/CO[3]
                         net (fo=1, routed)           0.000    11.753    vga_display/red_OBUF[3]_inst_i_1471_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  vga_display/red_OBUF[3]_inst_i_1063/CO[3]
                         net (fo=1, routed)           0.000    11.867    vga_display/red_OBUF[3]_inst_i_1063_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.201 r  vga_display/red_OBUF[3]_inst_i_744/O[1]
                         net (fo=3, routed)           1.118    13.319    vga_display/red_OBUF[3]_inst_i_744_n_6
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.303    13.622 r  vga_display/red_OBUF[3]_inst_i_1062/O
                         net (fo=2, routed)           0.446    14.068    vga_display/red_OBUF[3]_inst_i_1062_n_0
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.149    14.217 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.202    15.419    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X17Y4          LUT6 (Prop_lut6_I0_O)        0.332    15.751 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    15.751    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.301 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    16.301    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    16.415    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.749 r  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          1.966    18.715    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X13Y8          LUT3 (Prop_lut3_I2_O)        0.329    19.044 r  vga_display/red_OBUF[3]_inst_i_2200/O
                         net (fo=1, routed)           0.829    19.873    vga_display/red_OBUF[3]_inst_i_2200_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    20.595 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    20.595    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.910 r  vga_display/red_OBUF[3]_inst_i_1561/O[3]
                         net (fo=3, routed)           1.493    22.403    vga_display/red_OBUF[3]_inst_i_1561_n_4
    SLICE_X20Y10         LUT4 (Prop_lut4_I0_O)        0.307    22.710 r  vga_display/red_OBUF[3]_inst_i_1924/O
                         net (fo=1, routed)           0.737    23.447    vga_display/red_OBUF[3]_inst_i_1924_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.851 r  vga_display/red_OBUF[3]_inst_i_1570/CO[3]
                         net (fo=1, routed)           0.000    23.851    vga_display/red_OBUF[3]_inst_i_1570_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.968 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    23.968    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.085 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    24.085    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.339 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.310    24.649    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.367    25.016 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         3.102    28.118    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    28.242 r  vga_display/red_OBUF[3]_inst_i_1431/O
                         net (fo=1, routed)           0.000    28.242    vga_display/red_OBUF[3]_inst_i_1431_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.792 r  vga_display/red_OBUF[3]_inst_i_1031/CO[3]
                         net (fo=1, routed)           0.000    28.792    vga_display/red_OBUF[3]_inst_i_1031_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.126 r  vga_display/red_OBUF[3]_inst_i_1028/O[1]
                         net (fo=3, routed)           0.962    30.087    vga_display/Y_COORD1[18]
    SLICE_X9Y7           LUT5 (Prop_lut5_I0_O)        0.303    30.390 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=9, routed)           1.737    32.128    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I5_O)        0.124    32.252 r  vga_display/red_OBUF[3]_inst_i_1708/O
                         net (fo=1, routed)           0.000    32.252    vga_display/red_OBUF[3]_inst_i_1708_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.650 r  vga_display/red_OBUF[3]_inst_i_1322/CO[3]
                         net (fo=1, routed)           0.000    32.650    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.984 r  vga_display/red_OBUF[3]_inst_i_1321/O[1]
                         net (fo=1, routed)           0.831    33.815    vga_display/red_OBUF[3]_inst_i_1321_n_6
    SLICE_X13Y5          LUT6 (Prop_lut6_I5_O)        0.303    34.118 r  vga_display/red_OBUF[3]_inst_i_888/O
                         net (fo=1, routed)           0.000    34.118    vga_display/red_OBUF[3]_inst_i_888_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  vga_display/red_OBUF[3]_inst_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.668    vga_display/red_OBUF[3]_inst_i_512_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.907 r  vga_display/red_OBUF[3]_inst_i_296/O[2]
                         net (fo=2, routed)           1.963    36.870    vga_display/red5[30]
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    37.752 r  vga_display/red_OBUF[3]_inst_i_276/O[2]
                         net (fo=2, routed)           1.833    39.584    vga_display/red_OBUF[3]_inst_i_276_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I1_O)        0.302    39.886 r  vga_display/red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    39.886    vga_display/red_OBUF[3]_inst_i_95_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.262 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.663    41.925    vga_display/red317_in
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.124    42.049 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.860    43.909    vga_display/red1
    SLICE_X26Y26         LUT6 (Prop_lut6_I2_O)        0.124    44.033 r  vga_display/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.524    48.557    blue_OBUF[2]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    52.094 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    52.094    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.085ns  (logic 17.094ns (32.819%)  route 34.991ns (67.181%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          1.122     1.640    vga_display/vcount_reg_n_0_[0]
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.016 f  vga_display/red_OBUF[3]_inst_i_1874/O[0]
                         net (fo=23, routed)          2.088     4.105    vga_display/red_OBUF[3]_inst_i_1874_n_7
    SLICE_X15Y1          LUT1 (Prop_lut1_I0_O)        0.321     4.426 r  vga_display/red_OBUF[3]_inst_i_1908/O
                         net (fo=2, routed)           0.797     5.223    vga_display/p_0_in[0]
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.005 r  vga_display/red_OBUF[3]_inst_i_1528/CO[3]
                         net (fo=1, routed)           0.000     6.005    vga_display/red_OBUF[3]_inst_i_1528_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.244 f  vga_display/red_OBUF[3]_inst_i_1524/O[2]
                         net (fo=9, routed)           0.974     7.218    vga_display/Y_COORD3[7]
    SLICE_X15Y0          LUT3 (Prop_lut3_I0_O)        0.302     7.520 f  vga_display/red_OBUF[3]_inst_i_1523/O
                         net (fo=17, routed)          2.289     9.809    vga_display/red_OBUF[3]_inst_i_1523_n_0
    SLICE_X23Y0          LUT6 (Prop_lut6_I0_O)        0.124     9.933 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           1.164    11.097    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X19Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.221 r  vga_display/red_OBUF[3]_inst_i_1865/O
                         net (fo=1, routed)           0.000    11.221    vga_display/red_OBUF[3]_inst_i_1865_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  vga_display/red_OBUF[3]_inst_i_1471/CO[3]
                         net (fo=1, routed)           0.000    11.753    vga_display/red_OBUF[3]_inst_i_1471_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  vga_display/red_OBUF[3]_inst_i_1063/CO[3]
                         net (fo=1, routed)           0.000    11.867    vga_display/red_OBUF[3]_inst_i_1063_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.201 r  vga_display/red_OBUF[3]_inst_i_744/O[1]
                         net (fo=3, routed)           1.118    13.319    vga_display/red_OBUF[3]_inst_i_744_n_6
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.303    13.622 r  vga_display/red_OBUF[3]_inst_i_1062/O
                         net (fo=2, routed)           0.446    14.068    vga_display/red_OBUF[3]_inst_i_1062_n_0
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.149    14.217 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.202    15.419    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X17Y4          LUT6 (Prop_lut6_I0_O)        0.332    15.751 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    15.751    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.301 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    16.301    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    16.415    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.749 r  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          1.966    18.715    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X13Y8          LUT3 (Prop_lut3_I2_O)        0.329    19.044 r  vga_display/red_OBUF[3]_inst_i_2200/O
                         net (fo=1, routed)           0.829    19.873    vga_display/red_OBUF[3]_inst_i_2200_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    20.595 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    20.595    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.910 r  vga_display/red_OBUF[3]_inst_i_1561/O[3]
                         net (fo=3, routed)           1.493    22.403    vga_display/red_OBUF[3]_inst_i_1561_n_4
    SLICE_X20Y10         LUT4 (Prop_lut4_I0_O)        0.307    22.710 r  vga_display/red_OBUF[3]_inst_i_1924/O
                         net (fo=1, routed)           0.737    23.447    vga_display/red_OBUF[3]_inst_i_1924_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.851 r  vga_display/red_OBUF[3]_inst_i_1570/CO[3]
                         net (fo=1, routed)           0.000    23.851    vga_display/red_OBUF[3]_inst_i_1570_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.968 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    23.968    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.085 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    24.085    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.339 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.310    24.649    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.367    25.016 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         3.102    28.118    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    28.242 r  vga_display/red_OBUF[3]_inst_i_1431/O
                         net (fo=1, routed)           0.000    28.242    vga_display/red_OBUF[3]_inst_i_1431_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.792 r  vga_display/red_OBUF[3]_inst_i_1031/CO[3]
                         net (fo=1, routed)           0.000    28.792    vga_display/red_OBUF[3]_inst_i_1031_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.126 r  vga_display/red_OBUF[3]_inst_i_1028/O[1]
                         net (fo=3, routed)           0.962    30.087    vga_display/Y_COORD1[18]
    SLICE_X9Y7           LUT5 (Prop_lut5_I0_O)        0.303    30.390 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=9, routed)           1.737    32.128    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I5_O)        0.124    32.252 r  vga_display/red_OBUF[3]_inst_i_1708/O
                         net (fo=1, routed)           0.000    32.252    vga_display/red_OBUF[3]_inst_i_1708_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.650 r  vga_display/red_OBUF[3]_inst_i_1322/CO[3]
                         net (fo=1, routed)           0.000    32.650    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.984 r  vga_display/red_OBUF[3]_inst_i_1321/O[1]
                         net (fo=1, routed)           0.831    33.815    vga_display/red_OBUF[3]_inst_i_1321_n_6
    SLICE_X13Y5          LUT6 (Prop_lut6_I5_O)        0.303    34.118 r  vga_display/red_OBUF[3]_inst_i_888/O
                         net (fo=1, routed)           0.000    34.118    vga_display/red_OBUF[3]_inst_i_888_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  vga_display/red_OBUF[3]_inst_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.668    vga_display/red_OBUF[3]_inst_i_512_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.907 r  vga_display/red_OBUF[3]_inst_i_296/O[2]
                         net (fo=2, routed)           1.963    36.870    vga_display/red5[30]
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    37.752 r  vga_display/red_OBUF[3]_inst_i_276/O[2]
                         net (fo=2, routed)           1.833    39.584    vga_display/red_OBUF[3]_inst_i_276_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I1_O)        0.302    39.886 r  vga_display/red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    39.886    vga_display/red_OBUF[3]_inst_i_95_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.262 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.663    41.925    vga_display/red317_in
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.124    42.049 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.378    43.427    vga_display/red1
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124    43.551 r  vga_display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.987    48.538    green_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    52.085 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    52.085    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.043ns  (logic 17.085ns (32.828%)  route 34.959ns (67.172%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          1.122     1.640    vga_display/vcount_reg_n_0_[0]
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.016 f  vga_display/red_OBUF[3]_inst_i_1874/O[0]
                         net (fo=23, routed)          2.088     4.105    vga_display/red_OBUF[3]_inst_i_1874_n_7
    SLICE_X15Y1          LUT1 (Prop_lut1_I0_O)        0.321     4.426 r  vga_display/red_OBUF[3]_inst_i_1908/O
                         net (fo=2, routed)           0.797     5.223    vga_display/p_0_in[0]
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.005 r  vga_display/red_OBUF[3]_inst_i_1528/CO[3]
                         net (fo=1, routed)           0.000     6.005    vga_display/red_OBUF[3]_inst_i_1528_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.244 f  vga_display/red_OBUF[3]_inst_i_1524/O[2]
                         net (fo=9, routed)           0.974     7.218    vga_display/Y_COORD3[7]
    SLICE_X15Y0          LUT3 (Prop_lut3_I0_O)        0.302     7.520 f  vga_display/red_OBUF[3]_inst_i_1523/O
                         net (fo=17, routed)          2.289     9.809    vga_display/red_OBUF[3]_inst_i_1523_n_0
    SLICE_X23Y0          LUT6 (Prop_lut6_I0_O)        0.124     9.933 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           1.164    11.097    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X19Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.221 r  vga_display/red_OBUF[3]_inst_i_1865/O
                         net (fo=1, routed)           0.000    11.221    vga_display/red_OBUF[3]_inst_i_1865_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  vga_display/red_OBUF[3]_inst_i_1471/CO[3]
                         net (fo=1, routed)           0.000    11.753    vga_display/red_OBUF[3]_inst_i_1471_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  vga_display/red_OBUF[3]_inst_i_1063/CO[3]
                         net (fo=1, routed)           0.000    11.867    vga_display/red_OBUF[3]_inst_i_1063_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.201 r  vga_display/red_OBUF[3]_inst_i_744/O[1]
                         net (fo=3, routed)           1.118    13.319    vga_display/red_OBUF[3]_inst_i_744_n_6
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.303    13.622 r  vga_display/red_OBUF[3]_inst_i_1062/O
                         net (fo=2, routed)           0.446    14.068    vga_display/red_OBUF[3]_inst_i_1062_n_0
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.149    14.217 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.202    15.419    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X17Y4          LUT6 (Prop_lut6_I0_O)        0.332    15.751 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    15.751    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.301 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    16.301    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    16.415    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.749 r  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          1.966    18.715    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X13Y8          LUT3 (Prop_lut3_I2_O)        0.329    19.044 r  vga_display/red_OBUF[3]_inst_i_2200/O
                         net (fo=1, routed)           0.829    19.873    vga_display/red_OBUF[3]_inst_i_2200_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    20.595 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    20.595    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.910 r  vga_display/red_OBUF[3]_inst_i_1561/O[3]
                         net (fo=3, routed)           1.493    22.403    vga_display/red_OBUF[3]_inst_i_1561_n_4
    SLICE_X20Y10         LUT4 (Prop_lut4_I0_O)        0.307    22.710 r  vga_display/red_OBUF[3]_inst_i_1924/O
                         net (fo=1, routed)           0.737    23.447    vga_display/red_OBUF[3]_inst_i_1924_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.851 r  vga_display/red_OBUF[3]_inst_i_1570/CO[3]
                         net (fo=1, routed)           0.000    23.851    vga_display/red_OBUF[3]_inst_i_1570_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.968 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    23.968    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.085 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    24.085    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.339 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.310    24.649    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.367    25.016 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         3.102    28.118    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    28.242 r  vga_display/red_OBUF[3]_inst_i_1431/O
                         net (fo=1, routed)           0.000    28.242    vga_display/red_OBUF[3]_inst_i_1431_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.792 r  vga_display/red_OBUF[3]_inst_i_1031/CO[3]
                         net (fo=1, routed)           0.000    28.792    vga_display/red_OBUF[3]_inst_i_1031_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.126 r  vga_display/red_OBUF[3]_inst_i_1028/O[1]
                         net (fo=3, routed)           0.962    30.087    vga_display/Y_COORD1[18]
    SLICE_X9Y7           LUT5 (Prop_lut5_I0_O)        0.303    30.390 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=9, routed)           1.737    32.128    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I5_O)        0.124    32.252 r  vga_display/red_OBUF[3]_inst_i_1708/O
                         net (fo=1, routed)           0.000    32.252    vga_display/red_OBUF[3]_inst_i_1708_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.650 r  vga_display/red_OBUF[3]_inst_i_1322/CO[3]
                         net (fo=1, routed)           0.000    32.650    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.984 r  vga_display/red_OBUF[3]_inst_i_1321/O[1]
                         net (fo=1, routed)           0.831    33.815    vga_display/red_OBUF[3]_inst_i_1321_n_6
    SLICE_X13Y5          LUT6 (Prop_lut6_I5_O)        0.303    34.118 r  vga_display/red_OBUF[3]_inst_i_888/O
                         net (fo=1, routed)           0.000    34.118    vga_display/red_OBUF[3]_inst_i_888_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  vga_display/red_OBUF[3]_inst_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.668    vga_display/red_OBUF[3]_inst_i_512_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.907 r  vga_display/red_OBUF[3]_inst_i_296/O[2]
                         net (fo=2, routed)           1.963    36.870    vga_display/red5[30]
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    37.752 r  vga_display/red_OBUF[3]_inst_i_276/O[2]
                         net (fo=2, routed)           1.833    39.584    vga_display/red_OBUF[3]_inst_i_276_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I1_O)        0.302    39.886 r  vga_display/red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    39.886    vga_display/red_OBUF[3]_inst_i_95_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.262 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.663    41.925    vga_display/red317_in
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.124    42.049 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.549    43.598    vga_display/red1
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124    43.722 r  vga_display/red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.783    48.506    red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    52.043 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    52.043    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.916ns  (logic 17.076ns (32.891%)  route 34.840ns (67.109%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          1.122     1.640    vga_display/vcount_reg_n_0_[0]
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.016 f  vga_display/red_OBUF[3]_inst_i_1874/O[0]
                         net (fo=23, routed)          2.088     4.105    vga_display/red_OBUF[3]_inst_i_1874_n_7
    SLICE_X15Y1          LUT1 (Prop_lut1_I0_O)        0.321     4.426 r  vga_display/red_OBUF[3]_inst_i_1908/O
                         net (fo=2, routed)           0.797     5.223    vga_display/p_0_in[0]
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.005 r  vga_display/red_OBUF[3]_inst_i_1528/CO[3]
                         net (fo=1, routed)           0.000     6.005    vga_display/red_OBUF[3]_inst_i_1528_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.244 f  vga_display/red_OBUF[3]_inst_i_1524/O[2]
                         net (fo=9, routed)           0.974     7.218    vga_display/Y_COORD3[7]
    SLICE_X15Y0          LUT3 (Prop_lut3_I0_O)        0.302     7.520 f  vga_display/red_OBUF[3]_inst_i_1523/O
                         net (fo=17, routed)          2.289     9.809    vga_display/red_OBUF[3]_inst_i_1523_n_0
    SLICE_X23Y0          LUT6 (Prop_lut6_I0_O)        0.124     9.933 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           1.164    11.097    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X19Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.221 r  vga_display/red_OBUF[3]_inst_i_1865/O
                         net (fo=1, routed)           0.000    11.221    vga_display/red_OBUF[3]_inst_i_1865_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  vga_display/red_OBUF[3]_inst_i_1471/CO[3]
                         net (fo=1, routed)           0.000    11.753    vga_display/red_OBUF[3]_inst_i_1471_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  vga_display/red_OBUF[3]_inst_i_1063/CO[3]
                         net (fo=1, routed)           0.000    11.867    vga_display/red_OBUF[3]_inst_i_1063_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.201 r  vga_display/red_OBUF[3]_inst_i_744/O[1]
                         net (fo=3, routed)           1.118    13.319    vga_display/red_OBUF[3]_inst_i_744_n_6
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.303    13.622 r  vga_display/red_OBUF[3]_inst_i_1062/O
                         net (fo=2, routed)           0.446    14.068    vga_display/red_OBUF[3]_inst_i_1062_n_0
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.149    14.217 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.202    15.419    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X17Y4          LUT6 (Prop_lut6_I0_O)        0.332    15.751 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    15.751    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.301 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    16.301    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    16.415    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.749 r  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          1.966    18.715    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X13Y8          LUT3 (Prop_lut3_I2_O)        0.329    19.044 r  vga_display/red_OBUF[3]_inst_i_2200/O
                         net (fo=1, routed)           0.829    19.873    vga_display/red_OBUF[3]_inst_i_2200_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    20.595 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    20.595    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.910 r  vga_display/red_OBUF[3]_inst_i_1561/O[3]
                         net (fo=3, routed)           1.493    22.403    vga_display/red_OBUF[3]_inst_i_1561_n_4
    SLICE_X20Y10         LUT4 (Prop_lut4_I0_O)        0.307    22.710 r  vga_display/red_OBUF[3]_inst_i_1924/O
                         net (fo=1, routed)           0.737    23.447    vga_display/red_OBUF[3]_inst_i_1924_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.851 r  vga_display/red_OBUF[3]_inst_i_1570/CO[3]
                         net (fo=1, routed)           0.000    23.851    vga_display/red_OBUF[3]_inst_i_1570_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.968 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    23.968    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.085 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    24.085    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.339 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.310    24.649    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.367    25.016 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         3.102    28.118    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    28.242 r  vga_display/red_OBUF[3]_inst_i_1431/O
                         net (fo=1, routed)           0.000    28.242    vga_display/red_OBUF[3]_inst_i_1431_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.792 r  vga_display/red_OBUF[3]_inst_i_1031/CO[3]
                         net (fo=1, routed)           0.000    28.792    vga_display/red_OBUF[3]_inst_i_1031_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.126 r  vga_display/red_OBUF[3]_inst_i_1028/O[1]
                         net (fo=3, routed)           0.962    30.087    vga_display/Y_COORD1[18]
    SLICE_X9Y7           LUT5 (Prop_lut5_I0_O)        0.303    30.390 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=9, routed)           1.737    32.128    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I5_O)        0.124    32.252 r  vga_display/red_OBUF[3]_inst_i_1708/O
                         net (fo=1, routed)           0.000    32.252    vga_display/red_OBUF[3]_inst_i_1708_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.650 r  vga_display/red_OBUF[3]_inst_i_1322/CO[3]
                         net (fo=1, routed)           0.000    32.650    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.984 r  vga_display/red_OBUF[3]_inst_i_1321/O[1]
                         net (fo=1, routed)           0.831    33.815    vga_display/red_OBUF[3]_inst_i_1321_n_6
    SLICE_X13Y5          LUT6 (Prop_lut6_I5_O)        0.303    34.118 r  vga_display/red_OBUF[3]_inst_i_888/O
                         net (fo=1, routed)           0.000    34.118    vga_display/red_OBUF[3]_inst_i_888_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  vga_display/red_OBUF[3]_inst_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.668    vga_display/red_OBUF[3]_inst_i_512_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.907 r  vga_display/red_OBUF[3]_inst_i_296/O[2]
                         net (fo=2, routed)           1.963    36.870    vga_display/red5[30]
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    37.752 r  vga_display/red_OBUF[3]_inst_i_276/O[2]
                         net (fo=2, routed)           1.833    39.584    vga_display/red_OBUF[3]_inst_i_276_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I1_O)        0.302    39.886 r  vga_display/red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    39.886    vga_display/red_OBUF[3]_inst_i_95_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.262 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.663    41.925    vga_display/red317_in
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.124    42.049 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.462    43.511    vga_display/red1
    SLICE_X26Y26         LUT6 (Prop_lut6_I2_O)        0.124    43.635 r  vga_display/red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.752    48.387    red_OBUF[3]
    V18                  OBUF (Prop_obuf_I_O)         3.529    51.916 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    51.916    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.803ns  (logic 17.094ns (32.998%)  route 34.709ns (67.002%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          1.122     1.640    vga_display/vcount_reg_n_0_[0]
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.016 f  vga_display/red_OBUF[3]_inst_i_1874/O[0]
                         net (fo=23, routed)          2.088     4.105    vga_display/red_OBUF[3]_inst_i_1874_n_7
    SLICE_X15Y1          LUT1 (Prop_lut1_I0_O)        0.321     4.426 r  vga_display/red_OBUF[3]_inst_i_1908/O
                         net (fo=2, routed)           0.797     5.223    vga_display/p_0_in[0]
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.005 r  vga_display/red_OBUF[3]_inst_i_1528/CO[3]
                         net (fo=1, routed)           0.000     6.005    vga_display/red_OBUF[3]_inst_i_1528_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.244 f  vga_display/red_OBUF[3]_inst_i_1524/O[2]
                         net (fo=9, routed)           0.974     7.218    vga_display/Y_COORD3[7]
    SLICE_X15Y0          LUT3 (Prop_lut3_I0_O)        0.302     7.520 f  vga_display/red_OBUF[3]_inst_i_1523/O
                         net (fo=17, routed)          2.289     9.809    vga_display/red_OBUF[3]_inst_i_1523_n_0
    SLICE_X23Y0          LUT6 (Prop_lut6_I0_O)        0.124     9.933 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           1.164    11.097    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X19Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.221 r  vga_display/red_OBUF[3]_inst_i_1865/O
                         net (fo=1, routed)           0.000    11.221    vga_display/red_OBUF[3]_inst_i_1865_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  vga_display/red_OBUF[3]_inst_i_1471/CO[3]
                         net (fo=1, routed)           0.000    11.753    vga_display/red_OBUF[3]_inst_i_1471_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  vga_display/red_OBUF[3]_inst_i_1063/CO[3]
                         net (fo=1, routed)           0.000    11.867    vga_display/red_OBUF[3]_inst_i_1063_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.201 r  vga_display/red_OBUF[3]_inst_i_744/O[1]
                         net (fo=3, routed)           1.118    13.319    vga_display/red_OBUF[3]_inst_i_744_n_6
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.303    13.622 r  vga_display/red_OBUF[3]_inst_i_1062/O
                         net (fo=2, routed)           0.446    14.068    vga_display/red_OBUF[3]_inst_i_1062_n_0
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.149    14.217 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.202    15.419    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X17Y4          LUT6 (Prop_lut6_I0_O)        0.332    15.751 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    15.751    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.301 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    16.301    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    16.415    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.749 r  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          1.966    18.715    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X13Y8          LUT3 (Prop_lut3_I2_O)        0.329    19.044 r  vga_display/red_OBUF[3]_inst_i_2200/O
                         net (fo=1, routed)           0.829    19.873    vga_display/red_OBUF[3]_inst_i_2200_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    20.595 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    20.595    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.910 r  vga_display/red_OBUF[3]_inst_i_1561/O[3]
                         net (fo=3, routed)           1.493    22.403    vga_display/red_OBUF[3]_inst_i_1561_n_4
    SLICE_X20Y10         LUT4 (Prop_lut4_I0_O)        0.307    22.710 r  vga_display/red_OBUF[3]_inst_i_1924/O
                         net (fo=1, routed)           0.737    23.447    vga_display/red_OBUF[3]_inst_i_1924_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.851 r  vga_display/red_OBUF[3]_inst_i_1570/CO[3]
                         net (fo=1, routed)           0.000    23.851    vga_display/red_OBUF[3]_inst_i_1570_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.968 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    23.968    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.085 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    24.085    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.339 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.310    24.649    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.367    25.016 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         3.102    28.118    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    28.242 r  vga_display/red_OBUF[3]_inst_i_1431/O
                         net (fo=1, routed)           0.000    28.242    vga_display/red_OBUF[3]_inst_i_1431_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.792 r  vga_display/red_OBUF[3]_inst_i_1031/CO[3]
                         net (fo=1, routed)           0.000    28.792    vga_display/red_OBUF[3]_inst_i_1031_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.126 r  vga_display/red_OBUF[3]_inst_i_1028/O[1]
                         net (fo=3, routed)           0.962    30.087    vga_display/Y_COORD1[18]
    SLICE_X9Y7           LUT5 (Prop_lut5_I0_O)        0.303    30.390 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=9, routed)           1.737    32.128    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I5_O)        0.124    32.252 r  vga_display/red_OBUF[3]_inst_i_1708/O
                         net (fo=1, routed)           0.000    32.252    vga_display/red_OBUF[3]_inst_i_1708_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.650 r  vga_display/red_OBUF[3]_inst_i_1322/CO[3]
                         net (fo=1, routed)           0.000    32.650    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.984 r  vga_display/red_OBUF[3]_inst_i_1321/O[1]
                         net (fo=1, routed)           0.831    33.815    vga_display/red_OBUF[3]_inst_i_1321_n_6
    SLICE_X13Y5          LUT6 (Prop_lut6_I5_O)        0.303    34.118 r  vga_display/red_OBUF[3]_inst_i_888/O
                         net (fo=1, routed)           0.000    34.118    vga_display/red_OBUF[3]_inst_i_888_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  vga_display/red_OBUF[3]_inst_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.668    vga_display/red_OBUF[3]_inst_i_512_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.907 r  vga_display/red_OBUF[3]_inst_i_296/O[2]
                         net (fo=2, routed)           1.963    36.870    vga_display/red5[30]
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    37.752 r  vga_display/red_OBUF[3]_inst_i_276/O[2]
                         net (fo=2, routed)           1.833    39.584    vga_display/red_OBUF[3]_inst_i_276_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I1_O)        0.302    39.886 r  vga_display/red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    39.886    vga_display/red_OBUF[3]_inst_i_95_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.262 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.663    41.925    vga_display/red317_in
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.124    42.049 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.378    43.427    vga_display/red1
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124    43.551 r  vga_display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.706    48.256    green_OBUF[1]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    51.803 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    51.803    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.636ns  (logic 17.078ns (33.073%)  route 34.559ns (66.927%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          1.122     1.640    vga_display/vcount_reg_n_0_[0]
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.016 f  vga_display/red_OBUF[3]_inst_i_1874/O[0]
                         net (fo=23, routed)          2.088     4.105    vga_display/red_OBUF[3]_inst_i_1874_n_7
    SLICE_X15Y1          LUT1 (Prop_lut1_I0_O)        0.321     4.426 r  vga_display/red_OBUF[3]_inst_i_1908/O
                         net (fo=2, routed)           0.797     5.223    vga_display/p_0_in[0]
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.005 r  vga_display/red_OBUF[3]_inst_i_1528/CO[3]
                         net (fo=1, routed)           0.000     6.005    vga_display/red_OBUF[3]_inst_i_1528_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.244 f  vga_display/red_OBUF[3]_inst_i_1524/O[2]
                         net (fo=9, routed)           0.974     7.218    vga_display/Y_COORD3[7]
    SLICE_X15Y0          LUT3 (Prop_lut3_I0_O)        0.302     7.520 f  vga_display/red_OBUF[3]_inst_i_1523/O
                         net (fo=17, routed)          2.289     9.809    vga_display/red_OBUF[3]_inst_i_1523_n_0
    SLICE_X23Y0          LUT6 (Prop_lut6_I0_O)        0.124     9.933 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           1.164    11.097    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X19Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.221 r  vga_display/red_OBUF[3]_inst_i_1865/O
                         net (fo=1, routed)           0.000    11.221    vga_display/red_OBUF[3]_inst_i_1865_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  vga_display/red_OBUF[3]_inst_i_1471/CO[3]
                         net (fo=1, routed)           0.000    11.753    vga_display/red_OBUF[3]_inst_i_1471_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  vga_display/red_OBUF[3]_inst_i_1063/CO[3]
                         net (fo=1, routed)           0.000    11.867    vga_display/red_OBUF[3]_inst_i_1063_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.201 r  vga_display/red_OBUF[3]_inst_i_744/O[1]
                         net (fo=3, routed)           1.118    13.319    vga_display/red_OBUF[3]_inst_i_744_n_6
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.303    13.622 r  vga_display/red_OBUF[3]_inst_i_1062/O
                         net (fo=2, routed)           0.446    14.068    vga_display/red_OBUF[3]_inst_i_1062_n_0
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.149    14.217 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.202    15.419    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X17Y4          LUT6 (Prop_lut6_I0_O)        0.332    15.751 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    15.751    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.301 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    16.301    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    16.415    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.749 r  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          1.966    18.715    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X13Y8          LUT3 (Prop_lut3_I2_O)        0.329    19.044 r  vga_display/red_OBUF[3]_inst_i_2200/O
                         net (fo=1, routed)           0.829    19.873    vga_display/red_OBUF[3]_inst_i_2200_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    20.595 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    20.595    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.910 r  vga_display/red_OBUF[3]_inst_i_1561/O[3]
                         net (fo=3, routed)           1.493    22.403    vga_display/red_OBUF[3]_inst_i_1561_n_4
    SLICE_X20Y10         LUT4 (Prop_lut4_I0_O)        0.307    22.710 r  vga_display/red_OBUF[3]_inst_i_1924/O
                         net (fo=1, routed)           0.737    23.447    vga_display/red_OBUF[3]_inst_i_1924_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.851 r  vga_display/red_OBUF[3]_inst_i_1570/CO[3]
                         net (fo=1, routed)           0.000    23.851    vga_display/red_OBUF[3]_inst_i_1570_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.968 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    23.968    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.085 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    24.085    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.339 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.310    24.649    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.367    25.016 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         3.102    28.118    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    28.242 r  vga_display/red_OBUF[3]_inst_i_1431/O
                         net (fo=1, routed)           0.000    28.242    vga_display/red_OBUF[3]_inst_i_1431_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.792 r  vga_display/red_OBUF[3]_inst_i_1031/CO[3]
                         net (fo=1, routed)           0.000    28.792    vga_display/red_OBUF[3]_inst_i_1031_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.126 r  vga_display/red_OBUF[3]_inst_i_1028/O[1]
                         net (fo=3, routed)           0.962    30.087    vga_display/Y_COORD1[18]
    SLICE_X9Y7           LUT5 (Prop_lut5_I0_O)        0.303    30.390 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=9, routed)           1.737    32.128    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I5_O)        0.124    32.252 r  vga_display/red_OBUF[3]_inst_i_1708/O
                         net (fo=1, routed)           0.000    32.252    vga_display/red_OBUF[3]_inst_i_1708_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.650 r  vga_display/red_OBUF[3]_inst_i_1322/CO[3]
                         net (fo=1, routed)           0.000    32.650    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.984 r  vga_display/red_OBUF[3]_inst_i_1321/O[1]
                         net (fo=1, routed)           0.831    33.815    vga_display/red_OBUF[3]_inst_i_1321_n_6
    SLICE_X13Y5          LUT6 (Prop_lut6_I5_O)        0.303    34.118 r  vga_display/red_OBUF[3]_inst_i_888/O
                         net (fo=1, routed)           0.000    34.118    vga_display/red_OBUF[3]_inst_i_888_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  vga_display/red_OBUF[3]_inst_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.668    vga_display/red_OBUF[3]_inst_i_512_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.907 r  vga_display/red_OBUF[3]_inst_i_296/O[2]
                         net (fo=2, routed)           1.963    36.870    vga_display/red5[30]
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    37.752 r  vga_display/red_OBUF[3]_inst_i_276/O[2]
                         net (fo=2, routed)           1.833    39.584    vga_display/red_OBUF[3]_inst_i_276_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I1_O)        0.302    39.886 r  vga_display/red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    39.886    vga_display/red_OBUF[3]_inst_i_95_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.262 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.663    41.925    vga_display/red317_in
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.124    42.049 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.385    43.435    vga_display/red1
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124    43.559 r  vga_display/blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.547    48.106    blue_OBUF[1]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    51.636 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    51.636    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.954ns  (logic 17.062ns (33.485%)  route 33.892ns (66.515%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=4 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          1.122     1.640    vga_display/vcount_reg_n_0_[0]
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.016 f  vga_display/red_OBUF[3]_inst_i_1874/O[0]
                         net (fo=23, routed)          2.088     4.105    vga_display/red_OBUF[3]_inst_i_1874_n_7
    SLICE_X15Y1          LUT1 (Prop_lut1_I0_O)        0.321     4.426 r  vga_display/red_OBUF[3]_inst_i_1908/O
                         net (fo=2, routed)           0.797     5.223    vga_display/p_0_in[0]
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.005 r  vga_display/red_OBUF[3]_inst_i_1528/CO[3]
                         net (fo=1, routed)           0.000     6.005    vga_display/red_OBUF[3]_inst_i_1528_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.244 f  vga_display/red_OBUF[3]_inst_i_1524/O[2]
                         net (fo=9, routed)           0.974     7.218    vga_display/Y_COORD3[7]
    SLICE_X15Y0          LUT3 (Prop_lut3_I0_O)        0.302     7.520 f  vga_display/red_OBUF[3]_inst_i_1523/O
                         net (fo=17, routed)          2.289     9.809    vga_display/red_OBUF[3]_inst_i_1523_n_0
    SLICE_X23Y0          LUT6 (Prop_lut6_I0_O)        0.124     9.933 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           1.164    11.097    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X19Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.221 r  vga_display/red_OBUF[3]_inst_i_1865/O
                         net (fo=1, routed)           0.000    11.221    vga_display/red_OBUF[3]_inst_i_1865_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  vga_display/red_OBUF[3]_inst_i_1471/CO[3]
                         net (fo=1, routed)           0.000    11.753    vga_display/red_OBUF[3]_inst_i_1471_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  vga_display/red_OBUF[3]_inst_i_1063/CO[3]
                         net (fo=1, routed)           0.000    11.867    vga_display/red_OBUF[3]_inst_i_1063_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.201 r  vga_display/red_OBUF[3]_inst_i_744/O[1]
                         net (fo=3, routed)           1.118    13.319    vga_display/red_OBUF[3]_inst_i_744_n_6
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.303    13.622 r  vga_display/red_OBUF[3]_inst_i_1062/O
                         net (fo=2, routed)           0.446    14.068    vga_display/red_OBUF[3]_inst_i_1062_n_0
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.149    14.217 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.202    15.419    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X17Y4          LUT6 (Prop_lut6_I0_O)        0.332    15.751 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    15.751    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.301 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    16.301    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    16.415    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.749 r  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          1.966    18.715    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X13Y8          LUT3 (Prop_lut3_I2_O)        0.329    19.044 r  vga_display/red_OBUF[3]_inst_i_2200/O
                         net (fo=1, routed)           0.829    19.873    vga_display/red_OBUF[3]_inst_i_2200_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    20.595 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    20.595    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.910 r  vga_display/red_OBUF[3]_inst_i_1561/O[3]
                         net (fo=3, routed)           1.493    22.403    vga_display/red_OBUF[3]_inst_i_1561_n_4
    SLICE_X20Y10         LUT4 (Prop_lut4_I0_O)        0.307    22.710 r  vga_display/red_OBUF[3]_inst_i_1924/O
                         net (fo=1, routed)           0.737    23.447    vga_display/red_OBUF[3]_inst_i_1924_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.851 r  vga_display/red_OBUF[3]_inst_i_1570/CO[3]
                         net (fo=1, routed)           0.000    23.851    vga_display/red_OBUF[3]_inst_i_1570_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.968 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    23.968    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.085 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    24.085    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.339 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.310    24.649    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.367    25.016 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         3.102    28.118    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    28.242 r  vga_display/red_OBUF[3]_inst_i_1431/O
                         net (fo=1, routed)           0.000    28.242    vga_display/red_OBUF[3]_inst_i_1431_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.792 r  vga_display/red_OBUF[3]_inst_i_1031/CO[3]
                         net (fo=1, routed)           0.000    28.792    vga_display/red_OBUF[3]_inst_i_1031_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.126 r  vga_display/red_OBUF[3]_inst_i_1028/O[1]
                         net (fo=3, routed)           0.962    30.087    vga_display/Y_COORD1[18]
    SLICE_X9Y7           LUT5 (Prop_lut5_I0_O)        0.303    30.390 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=9, routed)           1.737    32.128    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I5_O)        0.124    32.252 r  vga_display/red_OBUF[3]_inst_i_1708/O
                         net (fo=1, routed)           0.000    32.252    vga_display/red_OBUF[3]_inst_i_1708_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.650 r  vga_display/red_OBUF[3]_inst_i_1322/CO[3]
                         net (fo=1, routed)           0.000    32.650    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.984 r  vga_display/red_OBUF[3]_inst_i_1321/O[1]
                         net (fo=1, routed)           0.831    33.815    vga_display/red_OBUF[3]_inst_i_1321_n_6
    SLICE_X13Y5          LUT6 (Prop_lut6_I5_O)        0.303    34.118 r  vga_display/red_OBUF[3]_inst_i_888/O
                         net (fo=1, routed)           0.000    34.118    vga_display/red_OBUF[3]_inst_i_888_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  vga_display/red_OBUF[3]_inst_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.668    vga_display/red_OBUF[3]_inst_i_512_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.907 r  vga_display/red_OBUF[3]_inst_i_296/O[2]
                         net (fo=2, routed)           1.963    36.870    vga_display/red5[30]
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    37.752 r  vga_display/red_OBUF[3]_inst_i_276/O[2]
                         net (fo=2, routed)           1.833    39.584    vga_display/red_OBUF[3]_inst_i_276_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I1_O)        0.302    39.886 r  vga_display/red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    39.886    vga_display/red_OBUF[3]_inst_i_95_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.262 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.663    41.925    vga_display/red317_in
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.124    42.049 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.466    43.515    vga_display/red1
    SLICE_X26Y26         LUT4 (Prop_lut4_I2_O)        0.124    43.639 r  vga_display/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.800    47.439    blue_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.515    50.954 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    50.954    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.870ns  (logic 17.058ns (33.532%)  route 33.813ns (66.468%))
  Logic Levels:           42  (CARRY4=23 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          1.122     1.640    vga_display/vcount_reg_n_0_[0]
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.016 f  vga_display/red_OBUF[3]_inst_i_1874/O[0]
                         net (fo=23, routed)          2.088     4.105    vga_display/red_OBUF[3]_inst_i_1874_n_7
    SLICE_X15Y1          LUT1 (Prop_lut1_I0_O)        0.321     4.426 r  vga_display/red_OBUF[3]_inst_i_1908/O
                         net (fo=2, routed)           0.797     5.223    vga_display/p_0_in[0]
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.005 r  vga_display/red_OBUF[3]_inst_i_1528/CO[3]
                         net (fo=1, routed)           0.000     6.005    vga_display/red_OBUF[3]_inst_i_1528_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.244 f  vga_display/red_OBUF[3]_inst_i_1524/O[2]
                         net (fo=9, routed)           0.974     7.218    vga_display/Y_COORD3[7]
    SLICE_X15Y0          LUT3 (Prop_lut3_I0_O)        0.302     7.520 f  vga_display/red_OBUF[3]_inst_i_1523/O
                         net (fo=17, routed)          2.289     9.809    vga_display/red_OBUF[3]_inst_i_1523_n_0
    SLICE_X23Y0          LUT6 (Prop_lut6_I0_O)        0.124     9.933 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           1.164    11.097    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X19Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.221 r  vga_display/red_OBUF[3]_inst_i_1865/O
                         net (fo=1, routed)           0.000    11.221    vga_display/red_OBUF[3]_inst_i_1865_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.753 r  vga_display/red_OBUF[3]_inst_i_1471/CO[3]
                         net (fo=1, routed)           0.000    11.753    vga_display/red_OBUF[3]_inst_i_1471_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.867 r  vga_display/red_OBUF[3]_inst_i_1063/CO[3]
                         net (fo=1, routed)           0.000    11.867    vga_display/red_OBUF[3]_inst_i_1063_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.201 r  vga_display/red_OBUF[3]_inst_i_744/O[1]
                         net (fo=3, routed)           1.118    13.319    vga_display/red_OBUF[3]_inst_i_744_n_6
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.303    13.622 r  vga_display/red_OBUF[3]_inst_i_1062/O
                         net (fo=2, routed)           0.446    14.068    vga_display/red_OBUF[3]_inst_i_1062_n_0
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.149    14.217 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.202    15.419    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X17Y4          LUT6 (Prop_lut6_I0_O)        0.332    15.751 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    15.751    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.301 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    16.301    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    16.415    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.749 r  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          1.966    18.715    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X13Y8          LUT3 (Prop_lut3_I2_O)        0.329    19.044 r  vga_display/red_OBUF[3]_inst_i_2200/O
                         net (fo=1, routed)           0.829    19.873    vga_display/red_OBUF[3]_inst_i_2200_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    20.595 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    20.595    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.910 r  vga_display/red_OBUF[3]_inst_i_1561/O[3]
                         net (fo=3, routed)           1.493    22.403    vga_display/red_OBUF[3]_inst_i_1561_n_4
    SLICE_X20Y10         LUT4 (Prop_lut4_I0_O)        0.307    22.710 r  vga_display/red_OBUF[3]_inst_i_1924/O
                         net (fo=1, routed)           0.737    23.447    vga_display/red_OBUF[3]_inst_i_1924_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.851 r  vga_display/red_OBUF[3]_inst_i_1570/CO[3]
                         net (fo=1, routed)           0.000    23.851    vga_display/red_OBUF[3]_inst_i_1570_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.968 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    23.968    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.085 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    24.085    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.339 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.310    24.649    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.367    25.016 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         3.102    28.118    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    28.242 r  vga_display/red_OBUF[3]_inst_i_1431/O
                         net (fo=1, routed)           0.000    28.242    vga_display/red_OBUF[3]_inst_i_1431_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.792 r  vga_display/red_OBUF[3]_inst_i_1031/CO[3]
                         net (fo=1, routed)           0.000    28.792    vga_display/red_OBUF[3]_inst_i_1031_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.126 r  vga_display/red_OBUF[3]_inst_i_1028/O[1]
                         net (fo=3, routed)           0.962    30.087    vga_display/Y_COORD1[18]
    SLICE_X9Y7           LUT5 (Prop_lut5_I0_O)        0.303    30.390 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=9, routed)           1.737    32.128    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I5_O)        0.124    32.252 r  vga_display/red_OBUF[3]_inst_i_1708/O
                         net (fo=1, routed)           0.000    32.252    vga_display/red_OBUF[3]_inst_i_1708_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.650 r  vga_display/red_OBUF[3]_inst_i_1322/CO[3]
                         net (fo=1, routed)           0.000    32.650    vga_display/red_OBUF[3]_inst_i_1322_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.984 r  vga_display/red_OBUF[3]_inst_i_1321/O[1]
                         net (fo=1, routed)           0.831    33.815    vga_display/red_OBUF[3]_inst_i_1321_n_6
    SLICE_X13Y5          LUT6 (Prop_lut6_I5_O)        0.303    34.118 r  vga_display/red_OBUF[3]_inst_i_888/O
                         net (fo=1, routed)           0.000    34.118    vga_display/red_OBUF[3]_inst_i_888_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  vga_display/red_OBUF[3]_inst_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.668    vga_display/red_OBUF[3]_inst_i_512_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.907 r  vga_display/red_OBUF[3]_inst_i_296/O[2]
                         net (fo=2, routed)           1.963    36.870    vga_display/red5[30]
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    37.752 r  vga_display/red_OBUF[3]_inst_i_276/O[2]
                         net (fo=2, routed)           1.833    39.584    vga_display/red_OBUF[3]_inst_i_276_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I1_O)        0.302    39.886 r  vga_display/red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    39.886    vga_display/red_OBUF[3]_inst_i_95_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.262 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.663    41.925    vga_display/red317_in
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.124    42.049 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.551    43.600    vga_display/red1
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124    43.724 r  vga_display/red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.636    47.360    red_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         3.511    50.870 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    50.870    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 white_pieces_reg[6,4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[6,4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  white_pieces_reg[6,4]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[6,4]/Q
                         net (fo=7, routed)           0.115     0.256    white_pieces_reg[6,_n_0_4]
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.045     0.301 r  white_pieces[6,4]_i_1/O
                         net (fo=1, routed)           0.000     0.301    white_pieces[6,4]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  white_pieces_reg[6,4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[7,2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[7,2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE                         0.000     0.000 r  white_pieces_reg[7,2]/C
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[7,2]/Q
                         net (fo=7, routed)           0.122     0.263    white_pieces_reg[7,_n_0_2]
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.308 r  white_pieces[7,2]_i_1/O
                         net (fo=1, routed)           0.000     0.308    white_pieces[7,2]_i_1_n_0
    SLICE_X19Y30         FDRE                                         r  white_pieces_reg[7,2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[2,4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[2,4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (60.049%)  route 0.124ns (39.951%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE                         0.000     0.000 r  white_pieces_reg[2,4]/C
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[2,4]/Q
                         net (fo=7, routed)           0.124     0.265    white_pieces_reg[2,_n_0_4]
    SLICE_X11Y37         LUT6 (Prop_lut6_I5_O)        0.045     0.310 r  white_pieces[2,4]_i_1/O
                         net (fo=1, routed)           0.000     0.310    white_pieces[2,4]_i_1_n_0
    SLICE_X11Y37         FDRE                                         r  white_pieces_reg[2,4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[3,0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[3,0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (60.107%)  route 0.139ns (39.893%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDRE                         0.000     0.000 r  white_pieces_reg[3,0]/C
    SLICE_X18Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  white_pieces_reg[3,0]/Q
                         net (fo=7, routed)           0.139     0.303    white_pieces_reg[3,_n_0_0]
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.045     0.348 r  white_pieces[3,0]_i_1/O
                         net (fo=1, routed)           0.000     0.348    white_pieces[3,0]_i_1_n_0
    SLICE_X18Y29         FDRE                                         r  white_pieces_reg[3,0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[1,6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[1,6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE                         0.000     0.000 r  black_pieces_reg[1,6]/C
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[1,6]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[1,_n_0_6]
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[1,6]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[1,6]_i_1_n_0
    SLICE_X15Y36         FDRE                                         r  black_pieces_reg[1,6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[3,2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[3,2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE                         0.000     0.000 r  black_pieces_reg[3,2]/C
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[3,2]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[3,_n_0_2]
    SLICE_X15Y37         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[3,2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[3,2]_i_1_n_0
    SLICE_X15Y37         FDRE                                         r  black_pieces_reg[3,2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[5,7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[5,7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE                         0.000     0.000 r  black_pieces_reg[5,7]/C
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[5,7]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[5,_n_0_7]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[5,7]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[5,7]_i_1_n_0
    SLICE_X15Y35         FDRE                                         r  black_pieces_reg[5,7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[0,1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[0,1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE                         0.000     0.000 r  white_pieces_reg[0,1]/C
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[0,1]/Q
                         net (fo=7, routed)           0.168     0.309    white_pieces_reg[0,_n_0_1]
    SLICE_X19Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[0,1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[0,1]_i_1_n_0
    SLICE_X19Y36         FDRE                                         r  white_pieces_reg[0,1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[2,5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[2,5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE                         0.000     0.000 r  white_pieces_reg[2,5]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[2,5]/Q
                         net (fo=7, routed)           0.168     0.309    white_pieces_reg[2,_n_0_5]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  white_pieces[2,5]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[2,5]_i_1_n_0
    SLICE_X11Y33         FDRE                                         r  white_pieces_reg[2,5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[3,2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[3,2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE                         0.000     0.000 r  white_pieces_reg[3,2]/C
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[3,2]/Q
                         net (fo=7, routed)           0.168     0.309    white_pieces_reg[3,_n_0_2]
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[3,2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[3,2]_i_1_n_0
    SLICE_X19Y30         FDRE                                         r  white_pieces_reg[3,2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.309ns  (logic 2.079ns (28.446%)  route 5.230ns (71.554%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     6.101 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.859     6.961    joystick_test/y_position[1]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     7.085 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.555    10.640    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.152    10.792 r  joystick_test/MOVE_Y[12]_i_2/O
                         net (fo=1, routed)           0.815    11.607    joystick_test/MOVE_Y[12]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    12.216 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.444    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.558 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.558    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.892 r  joystick_test/MOVE_Y_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.892    joystick_test_n_127
    SLICE_X1Y9           FDRE                                         r  MOVE_Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.288ns  (logic 2.058ns (28.239%)  route 5.230ns (71.761%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     6.101 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.859     6.961    joystick_test/y_position[1]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     7.085 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.555    10.640    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.152    10.792 r  joystick_test/MOVE_Y[12]_i_2/O
                         net (fo=1, routed)           0.815    11.607    joystick_test/MOVE_Y[12]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    12.216 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.444    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.558 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.558    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.871 r  joystick_test/MOVE_Y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.871    joystick_test_n_125
    SLICE_X1Y9           FDRE                                         r  MOVE_Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.214ns  (logic 1.984ns (27.503%)  route 5.230ns (72.497%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     6.101 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.859     6.961    joystick_test/y_position[1]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     7.085 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.555    10.640    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.152    10.792 r  joystick_test/MOVE_Y[12]_i_2/O
                         net (fo=1, routed)           0.815    11.607    joystick_test/MOVE_Y[12]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    12.216 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.444    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.558 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.558    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.797 r  joystick_test/MOVE_Y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.797    joystick_test_n_126
    SLICE_X1Y9           FDRE                                         r  MOVE_Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.198ns  (logic 1.968ns (27.342%)  route 5.230ns (72.658%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     6.101 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.859     6.961    joystick_test/y_position[1]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     7.085 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.555    10.640    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.152    10.792 r  joystick_test/MOVE_Y[12]_i_2/O
                         net (fo=1, routed)           0.815    11.607    joystick_test/MOVE_Y[12]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    12.216 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.444    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.558 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.558    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.781 r  joystick_test/MOVE_Y_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.781    joystick_test_n_128
    SLICE_X1Y9           FDRE                                         r  MOVE_Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 1.965ns (27.312%)  route 5.230ns (72.688%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     6.101 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.859     6.961    joystick_test/y_position[1]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     7.085 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.555    10.640    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.152    10.792 r  joystick_test/MOVE_Y[12]_i_2/O
                         net (fo=1, routed)           0.815    11.607    joystick_test/MOVE_Y[12]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    12.216 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.444    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.778 r  joystick_test/MOVE_Y_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.778    joystick_test_n_123
    SLICE_X1Y8           FDRE                                         r  MOVE_Y_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.174ns  (logic 1.944ns (27.099%)  route 5.230ns (72.901%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     6.101 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.859     6.961    joystick_test/y_position[1]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     7.085 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.555    10.640    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.152    10.792 r  joystick_test/MOVE_Y[12]_i_2/O
                         net (fo=1, routed)           0.815    11.607    joystick_test/MOVE_Y[12]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    12.216 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.444    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.757 r  joystick_test/MOVE_Y_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.757    joystick_test_n_121
    SLICE_X1Y8           FDRE                                         r  MOVE_Y_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.100ns  (logic 1.870ns (26.339%)  route 5.230ns (73.661%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     6.101 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.859     6.961    joystick_test/y_position[1]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     7.085 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.555    10.640    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.152    10.792 r  joystick_test/MOVE_Y[12]_i_2/O
                         net (fo=1, routed)           0.815    11.607    joystick_test/MOVE_Y[12]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    12.216 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.444    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.683 r  joystick_test/MOVE_Y_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.683    joystick_test_n_122
    SLICE_X1Y8           FDRE                                         r  MOVE_Y_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.084ns  (logic 1.854ns (26.173%)  route 5.230ns (73.827%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     6.101 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.859     6.961    joystick_test/y_position[1]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     7.085 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.555    10.640    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.152    10.792 r  joystick_test/MOVE_Y[12]_i_2/O
                         net (fo=1, routed)           0.815    11.607    joystick_test/MOVE_Y[12]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    12.216 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.444    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.667 r  joystick_test/MOVE_Y_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.667    joystick_test_n_124
    SLICE_X1Y8           FDRE                                         r  MOVE_Y_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.081ns  (logic 1.851ns (26.141%)  route 5.230ns (73.859%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     6.101 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.859     6.961    joystick_test/y_position[1]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     7.085 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.555    10.640    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.152    10.792 r  joystick_test/MOVE_Y[12]_i_2/O
                         net (fo=1, routed)           0.815    11.607    joystick_test/MOVE_Y[12]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    12.216 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.664 r  joystick_test/MOVE_Y_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.664    joystick_test_n_119
    SLICE_X1Y7           FDRE                                         r  MOVE_Y_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.060ns  (logic 1.830ns (25.922%)  route 5.230ns (74.078%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     6.101 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.859     6.961    joystick_test/y_position[1]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     7.085 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          3.555    10.640    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.152    10.792 r  joystick_test/MOVE_Y[12]_i_2/O
                         net (fo=1, routed)           0.815    11.607    joystick_test/MOVE_Y[12]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    12.216 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.643 r  joystick_test/MOVE_Y_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.643    joystick_test_n_117
    SLICE_X1Y7           FDRE                                         r  MOVE_Y_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.273ns (41.214%)  route 0.389ns (58.786%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  joystick_test/x_position_reg[6]/Q
                         net (fo=33, routed)          0.389     2.110    joystick_test/x_position[6]
    SLICE_X8Y18          LUT5 (Prop_lut5_I1_O)        0.045     2.155 r  joystick_test/MOVE_X[24]_i_2/O
                         net (fo=1, routed)           0.000     2.155    joystick_test/MOVE_X[24]_i_2_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.219 r  joystick_test/MOVE_X_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.219    joystick_test_n_58
    SLICE_X8Y18          FDRE                                         r  MOVE_X_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.274ns (41.178%)  route 0.391ns (58.822%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  joystick_test/x_position_reg[6]/Q
                         net (fo=33, routed)          0.391     2.112    joystick_test/x_position[6]
    SLICE_X8Y18          LUT5 (Prop_lut5_I1_O)        0.045     2.157 r  joystick_test/MOVE_X[24]_i_3/O
                         net (fo=1, routed)           0.000     2.157    joystick_test/MOVE_X[24]_i_3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.222 r  joystick_test/MOVE_X_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.222    joystick_test_n_59
    SLICE_X8Y18          FDRE                                         r  MOVE_X_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.279ns (41.493%)  route 0.393ns (58.507%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  joystick_test/x_position_reg[6]/Q
                         net (fo=33, routed)          0.393     2.114    joystick_test/x_position[6]
    SLICE_X8Y18          LUT5 (Prop_lut5_I1_O)        0.045     2.159 r  joystick_test/MOVE_X[24]_i_5/O
                         net (fo=1, routed)           0.000     2.159    joystick_test/MOVE_X[24]_i_5_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.229 r  joystick_test/MOVE_X_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.229    joystick_test_n_61
    SLICE_X8Y18          FDRE                                         r  MOVE_X_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.314ns (44.388%)  route 0.393ns (55.612%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  joystick_test/x_position_reg[6]/Q
                         net (fo=33, routed)          0.393     2.114    joystick_test/x_position[6]
    SLICE_X8Y18          LUT5 (Prop_lut5_I1_O)        0.045     2.159 r  joystick_test/MOVE_X[24]_i_5/O
                         net (fo=1, routed)           0.000     2.159    joystick_test/MOVE_X[24]_i_5_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.264 r  joystick_test/MOVE_X_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.264    joystick_test_n_60
    SLICE_X8Y18          FDRE                                         r  MOVE_X_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.719ns  (logic 0.275ns (38.256%)  route 0.444ns (61.744%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  joystick_test/x_position_reg[7]/Q
                         net (fo=33, routed)          0.444     2.165    joystick_test/x_position[7]
    SLICE_X8Y19          LUT5 (Prop_lut5_I3_O)        0.045     2.210 r  joystick_test/MOVE_X[28]_i_4/O
                         net (fo=1, routed)           0.000     2.210    joystick_test/MOVE_X[28]_i_4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.276 r  joystick_test/MOVE_X_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.276    joystick_test_n_64
    SLICE_X8Y19          FDRE                                         r  MOVE_X_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.719ns  (logic 0.252ns (35.046%)  route 0.467ns (64.954%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.467     2.165    joystick_test/y_position[7]
    SLICE_X1Y9           LUT6 (Prop_lut6_I1_O)        0.045     2.210 r  joystick_test/MOVE_Y[28]_i_6/O
                         net (fo=1, routed)           0.000     2.210    joystick_test/MOVE_Y[28]_i_6_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.276 r  joystick_test/MOVE_Y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.276    joystick_test_n_126
    SLICE_X1Y9           FDRE                                         r  MOVE_Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.724ns  (logic 0.279ns (38.544%)  route 0.445ns (61.456%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  joystick_test/x_position_reg[7]/Q
                         net (fo=33, routed)          0.445     2.166    joystick_test/x_position[7]
    SLICE_X8Y19          LUT5 (Prop_lut5_I3_O)        0.045     2.211 r  joystick_test/MOVE_X[28]_i_5/O
                         net (fo=1, routed)           0.000     2.211    joystick_test/MOVE_X[28]_i_5_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.281 r  joystick_test/MOVE_X_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.281    joystick_test_n_65
    SLICE_X8Y19          FDRE                                         r  MOVE_X_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.745ns  (logic 0.273ns (36.667%)  route 0.472ns (63.333%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  joystick_test/x_position_reg[6]/Q
                         net (fo=33, routed)          0.472     2.192    joystick_test/x_position[6]
    SLICE_X8Y19          LUT5 (Prop_lut5_I1_O)        0.045     2.237 r  joystick_test/MOVE_X[28]_i_2/O
                         net (fo=1, routed)           0.000     2.237    joystick_test/MOVE_X[28]_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.301 r  joystick_test/MOVE_X_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.301    joystick_test_n_62
    SLICE_X8Y19          FDRE                                         r  MOVE_X_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.748ns  (logic 0.274ns (36.653%)  route 0.474ns (63.347%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  joystick_test/x_position_reg[6]/Q
                         net (fo=33, routed)          0.474     2.194    joystick_test/x_position[6]
    SLICE_X8Y19          LUT5 (Prop_lut5_I1_O)        0.045     2.239 r  joystick_test/MOVE_X[28]_i_3/O
                         net (fo=1, routed)           0.000     2.239    joystick_test/MOVE_X[28]_i_3_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.304 r  joystick_test/MOVE_X_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.304    joystick_test_n_63
    SLICE_X8Y19          FDRE                                         r  MOVE_X_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.285ns (37.896%)  route 0.467ns (62.104%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.467     2.165    joystick_test/y_position[7]
    SLICE_X1Y9           LUT6 (Prop_lut6_I1_O)        0.045     2.210 r  joystick_test/MOVE_Y[28]_i_6/O
                         net (fo=1, routed)           0.000     2.210    joystick_test/MOVE_Y[28]_i_6_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.309 r  joystick_test/MOVE_Y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.309    joystick_test_n_125
    SLICE_X1Y9           FDRE                                         r  MOVE_Y_reg[31]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.105ns  (logic 1.460ns (47.002%)  route 1.646ns (52.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.646     3.105    joystick_test/spi_master_0/D[0]
    SLICE_X0Y27          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.642     5.125    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.228ns (25.884%)  route 0.652ns (74.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.652     0.879    joystick_test/spi_master_0/D[0]
    SLICE_X0Y27          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.880     2.074    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





