

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Mon Mar  6 13:37:05 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      578|      578|  5.780 us|  5.780 us|  579|  579|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344                    |dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366  |dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |grp_dct_1d_fu_379                                                  |dct_1d                                                  |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
        |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425  |dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431                    |dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop  |      152|      152|        19|          -|          -|     8|        no|
        |- Col_DCT_Loop  |      152|      152|        19|          -|          -|     8|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     44|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    8|     661|    840|    -|
|Memory           |        3|    -|     256|     32|    0|
|Multiplexer      |        -|    -|       -|    912|    -|
|Register         |        -|    -|     287|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    8|    1204|   1828|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    3|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_dct_1d_fu_379                                                  |dct_1d                                                  |        0|   8|  520|  216|    0|
    |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344                    |dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |        0|   0|   25|  142|    0|
    |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431                    |dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |        0|   0|   36|  156|    0|
    |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425  |dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |        0|   0|   40|  170|    0|
    |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366  |dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |        0|   0|   40|  156|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                              |                                                        |        0|   8|  661|  840|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |col_inbuf_U     |col_inbuf_RAM_AUTO_1R1W     |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_1_U   |col_inbuf_RAM_AUTO_1R1W     |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_2_U   |col_inbuf_RAM_AUTO_1R1W     |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_3_U   |col_inbuf_RAM_AUTO_1R1W     |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_4_U   |col_inbuf_RAM_AUTO_1R1W     |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_5_U   |col_inbuf_RAM_AUTO_1R1W     |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_6_U   |col_inbuf_RAM_AUTO_1R1W     |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_7_U   |col_inbuf_RAM_AUTO_1R1W     |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_U     |col_inbuf_RAM_AUTO_1R1W     |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_1_U   |col_inbuf_RAM_AUTO_1R1W     |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_2_U   |col_inbuf_RAM_AUTO_1R1W     |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_3_U   |col_inbuf_RAM_AUTO_1R1W     |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_4_U   |col_inbuf_RAM_AUTO_1R1W     |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_5_U   |col_inbuf_RAM_AUTO_1R1W     |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_6_U   |col_inbuf_RAM_AUTO_1R1W     |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_7_U   |col_inbuf_RAM_AUTO_1R1W     |        0|  16|   2|    0|     8|   16|     1|          128|
    |row_outbuf_i_U  |row_outbuf_i_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_i_U  |row_outbuf_i_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_out_U    |row_outbuf_i_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    +----------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                            |        3| 256|  32|    0|   320|  304|    19|         5120|
    +----------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_468_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln54_fu_509_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln39_fu_462_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln54_fu_503_p2  |      icmp|   0|  0|   9|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  44|          16|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  65|         13|    1|         13|
    |buf_2d_in_1_address0          |  14|          3|    3|          9|
    |buf_2d_in_1_ce0               |  14|          3|    1|          3|
    |buf_2d_in_1_we0               |   9|          2|    1|          2|
    |buf_2d_in_2_address0          |  14|          3|    3|          9|
    |buf_2d_in_2_ce0               |  14|          3|    1|          3|
    |buf_2d_in_2_we0               |   9|          2|    1|          2|
    |buf_2d_in_3_address0          |  14|          3|    3|          9|
    |buf_2d_in_3_ce0               |  14|          3|    1|          3|
    |buf_2d_in_3_we0               |   9|          2|    1|          2|
    |buf_2d_in_4_address0          |  14|          3|    3|          9|
    |buf_2d_in_4_ce0               |  14|          3|    1|          3|
    |buf_2d_in_4_we0               |   9|          2|    1|          2|
    |buf_2d_in_5_address0          |  14|          3|    3|          9|
    |buf_2d_in_5_ce0               |  14|          3|    1|          3|
    |buf_2d_in_5_we0               |   9|          2|    1|          2|
    |buf_2d_in_6_address0          |  14|          3|    3|          9|
    |buf_2d_in_6_ce0               |  14|          3|    1|          3|
    |buf_2d_in_6_we0               |   9|          2|    1|          2|
    |buf_2d_in_7_address0          |  14|          3|    3|          9|
    |buf_2d_in_7_ce0               |  14|          3|    1|          3|
    |buf_2d_in_7_we0               |   9|          2|    1|          2|
    |buf_2d_in_address0            |  14|          3|    3|          9|
    |buf_2d_in_ce0                 |  14|          3|    1|          3|
    |buf_2d_in_we0                 |   9|          2|    1|          2|
    |buf_2d_out_address0           |  14|          3|    6|         18|
    |buf_2d_out_ce0                |  14|          3|    1|          3|
    |buf_2d_out_we0                |   9|          2|    1|          2|
    |col_inbuf_1_address0          |  14|          3|    3|          9|
    |col_inbuf_1_ce0               |  14|          3|    1|          3|
    |col_inbuf_1_we0               |   9|          2|    1|          2|
    |col_inbuf_2_address0          |  14|          3|    3|          9|
    |col_inbuf_2_ce0               |  14|          3|    1|          3|
    |col_inbuf_2_we0               |   9|          2|    1|          2|
    |col_inbuf_3_address0          |  14|          3|    3|          9|
    |col_inbuf_3_ce0               |  14|          3|    1|          3|
    |col_inbuf_3_we0               |   9|          2|    1|          2|
    |col_inbuf_4_address0          |  14|          3|    3|          9|
    |col_inbuf_4_ce0               |  14|          3|    1|          3|
    |col_inbuf_4_we0               |   9|          2|    1|          2|
    |col_inbuf_5_address0          |  14|          3|    3|          9|
    |col_inbuf_5_ce0               |  14|          3|    1|          3|
    |col_inbuf_5_we0               |   9|          2|    1|          2|
    |col_inbuf_6_address0          |  14|          3|    3|          9|
    |col_inbuf_6_ce0               |  14|          3|    1|          3|
    |col_inbuf_6_we0               |   9|          2|    1|          2|
    |col_inbuf_7_address0          |  14|          3|    3|          9|
    |col_inbuf_7_ce0               |  14|          3|    1|          3|
    |col_inbuf_7_we0               |   9|          2|    1|          2|
    |col_inbuf_address0            |  14|          3|    3|          9|
    |col_inbuf_ce0                 |  14|          3|    1|          3|
    |col_inbuf_we0                 |   9|          2|    1|          2|
    |col_outbuf_i_address0         |  14|          3|    6|         18|
    |col_outbuf_i_ce0              |  14|          3|    1|          3|
    |col_outbuf_i_we0              |   9|          2|    1|          2|
    |grp_dct_1d_fu_379_dst_offset  |  14|          3|    3|          9|
    |grp_dct_1d_fu_379_p_read      |  14|          3|   16|         48|
    |grp_dct_1d_fu_379_p_read1     |  14|          3|   16|         48|
    |grp_dct_1d_fu_379_p_read2     |  14|          3|   16|         48|
    |grp_dct_1d_fu_379_p_read3     |  14|          3|   16|         48|
    |grp_dct_1d_fu_379_p_read4     |  14|          3|   16|         48|
    |grp_dct_1d_fu_379_p_read5     |  14|          3|   16|         48|
    |grp_dct_1d_fu_379_p_read6     |  14|          3|   16|         48|
    |grp_dct_1d_fu_379_p_read7     |  14|          3|   16|         48|
    |i_1_fu_148                    |   9|          2|    4|          8|
    |i_fu_68                       |   9|          2|    4|          8|
    |row_outbuf_i_address0         |  14|          3|    6|         18|
    |row_outbuf_i_ce0              |  14|          3|    1|          3|
    |row_outbuf_i_we0              |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 912|        196|  244|        715|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |  12|   0|   12|          0|
    |buf_2d_in_1_load_reg_587                                                        |  16|   0|   16|          0|
    |buf_2d_in_2_load_reg_592                                                        |  16|   0|   16|          0|
    |buf_2d_in_3_load_reg_597                                                        |  16|   0|   16|          0|
    |buf_2d_in_4_load_reg_602                                                        |  16|   0|   16|          0|
    |buf_2d_in_5_load_reg_607                                                        |  16|   0|   16|          0|
    |buf_2d_in_6_load_reg_612                                                        |  16|   0|   16|          0|
    |buf_2d_in_7_load_reg_617                                                        |  16|   0|   16|          0|
    |buf_2d_in_load_reg_582                                                          |  16|   0|   16|          0|
    |col_inbuf_1_load_reg_675                                                        |  16|   0|   16|          0|
    |col_inbuf_2_load_reg_680                                                        |  16|   0|   16|          0|
    |col_inbuf_3_load_reg_685                                                        |  16|   0|   16|          0|
    |col_inbuf_4_load_reg_690                                                        |  16|   0|   16|          0|
    |col_inbuf_5_load_reg_695                                                        |  16|   0|   16|          0|
    |col_inbuf_6_load_reg_700                                                        |  16|   0|   16|          0|
    |col_inbuf_7_load_reg_705                                                        |  16|   0|   16|          0|
    |col_inbuf_load_reg_670                                                          |  16|   0|   16|          0|
    |grp_dct_1d_fu_379_ap_start_reg                                                  |   1|   0|    1|          0|
    |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_start_reg                    |   1|   0|    1|          0|
    |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_start_reg                    |   1|   0|    1|          0|
    |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_start_reg  |   1|   0|    1|          0|
    |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_148                                                                      |   4|   0|    4|          0|
    |i_fu_68                                                                         |   4|   0|    4|          0|
    |trunc_ln39_reg_527                                                              |   3|   0|    3|          0|
    |trunc_ln54_reg_622                                                              |   3|   0|    3|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 287|   0|  287|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           dct|  return value|
|input_r_address0   |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 10 
8 --> 9 
9 --> 7 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%row_outbuf_i = alloca i64 1"   --->   Operation 14 'alloca' 'row_outbuf_i' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%col_outbuf_i = alloca i64 1"   --->   Operation 15 'alloca' 'col_outbuf_i' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%col_inbuf = alloca i64 1" [dct.cpp:33]   --->   Operation 16 'alloca' 'col_inbuf' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%col_inbuf_1 = alloca i64 1" [dct.cpp:33]   --->   Operation 17 'alloca' 'col_inbuf_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%col_inbuf_2 = alloca i64 1" [dct.cpp:33]   --->   Operation 18 'alloca' 'col_inbuf_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%col_inbuf_3 = alloca i64 1" [dct.cpp:33]   --->   Operation 19 'alloca' 'col_inbuf_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%col_inbuf_4 = alloca i64 1" [dct.cpp:33]   --->   Operation 20 'alloca' 'col_inbuf_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%col_inbuf_5 = alloca i64 1" [dct.cpp:33]   --->   Operation 21 'alloca' 'col_inbuf_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%col_inbuf_6 = alloca i64 1" [dct.cpp:33]   --->   Operation 22 'alloca' 'col_inbuf_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%col_inbuf_7 = alloca i64 1" [dct.cpp:33]   --->   Operation 23 'alloca' 'col_inbuf_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%buf_2d_in = alloca i64 1" [dct.cpp:105]   --->   Operation 24 'alloca' 'buf_2d_in' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%buf_2d_in_1 = alloca i64 1" [dct.cpp:105]   --->   Operation 25 'alloca' 'buf_2d_in_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%buf_2d_in_2 = alloca i64 1" [dct.cpp:105]   --->   Operation 26 'alloca' 'buf_2d_in_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%buf_2d_in_3 = alloca i64 1" [dct.cpp:105]   --->   Operation 27 'alloca' 'buf_2d_in_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%buf_2d_in_4 = alloca i64 1" [dct.cpp:105]   --->   Operation 28 'alloca' 'buf_2d_in_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%buf_2d_in_5 = alloca i64 1" [dct.cpp:105]   --->   Operation 29 'alloca' 'buf_2d_in_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%buf_2d_in_6 = alloca i64 1" [dct.cpp:105]   --->   Operation 30 'alloca' 'buf_2d_in_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%buf_2d_in_7 = alloca i64 1" [dct.cpp:105]   --->   Operation 31 'alloca' 'buf_2d_in_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%buf_2d_out = alloca i64 1" [dct.cpp:106]   --->   Operation 32 'alloca' 'buf_2d_out' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_RD_Loop_Row_RD_Loop_Col, i16 %buf_2d_in, i16 %input_r, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln39 = store i4 0, i4 %i" [dct.cpp:39]   --->   Operation 34 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln103 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [dct.cpp:103]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_RD_Loop_Row_RD_Loop_Col, i16 %buf_2d_in, i16 %input_r, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc.i4" [dct.cpp:39]   --->   Operation 41 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [dct.cpp:39]   --->   Operation 42 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %i_2" [dct.cpp:39]   --->   Operation 43 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i4 %i_2" [dct.cpp:39]   --->   Operation 44 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.30ns)   --->   "%icmp_ln39 = icmp_eq  i4 %i_2, i4 8" [dct.cpp:39]   --->   Operation 45 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln39 = add i4 %i_2, i4 1" [dct.cpp:39]   --->   Operation 47 'add' 'add_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc.i4.split, void %for.inc18.i.preheader" [dct.cpp:39]   --->   Operation 48 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%buf_2d_in_addr = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln39" [dct.cpp:40]   --->   Operation 49 'getelementptr' 'buf_2d_in_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%buf_2d_in_1_addr = getelementptr i16 %buf_2d_in_1, i64 0, i64 %zext_ln39" [dct.cpp:40]   --->   Operation 50 'getelementptr' 'buf_2d_in_1_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%buf_2d_in_2_addr = getelementptr i16 %buf_2d_in_2, i64 0, i64 %zext_ln39" [dct.cpp:40]   --->   Operation 51 'getelementptr' 'buf_2d_in_2_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%buf_2d_in_3_addr = getelementptr i16 %buf_2d_in_3, i64 0, i64 %zext_ln39" [dct.cpp:40]   --->   Operation 52 'getelementptr' 'buf_2d_in_3_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%buf_2d_in_4_addr = getelementptr i16 %buf_2d_in_4, i64 0, i64 %zext_ln39" [dct.cpp:40]   --->   Operation 53 'getelementptr' 'buf_2d_in_4_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%buf_2d_in_5_addr = getelementptr i16 %buf_2d_in_5, i64 0, i64 %zext_ln39" [dct.cpp:40]   --->   Operation 54 'getelementptr' 'buf_2d_in_5_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%buf_2d_in_6_addr = getelementptr i16 %buf_2d_in_6, i64 0, i64 %zext_ln39" [dct.cpp:40]   --->   Operation 55 'getelementptr' 'buf_2d_in_6_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%buf_2d_in_7_addr = getelementptr i16 %buf_2d_in_7, i64 0, i64 %zext_ln39" [dct.cpp:40]   --->   Operation 56 'getelementptr' 'buf_2d_in_7_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.32ns)   --->   "%buf_2d_in_load = load i3 %buf_2d_in_addr" [dct.cpp:40]   --->   Operation 57 'load' 'buf_2d_in_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 58 [2/2] (2.32ns)   --->   "%buf_2d_in_1_load = load i3 %buf_2d_in_1_addr" [dct.cpp:40]   --->   Operation 58 'load' 'buf_2d_in_1_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 59 [2/2] (2.32ns)   --->   "%buf_2d_in_2_load = load i3 %buf_2d_in_2_addr" [dct.cpp:40]   --->   Operation 59 'load' 'buf_2d_in_2_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 60 [2/2] (2.32ns)   --->   "%buf_2d_in_3_load = load i3 %buf_2d_in_3_addr" [dct.cpp:40]   --->   Operation 60 'load' 'buf_2d_in_3_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 61 [2/2] (2.32ns)   --->   "%buf_2d_in_4_load = load i3 %buf_2d_in_4_addr" [dct.cpp:40]   --->   Operation 61 'load' 'buf_2d_in_4_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%buf_2d_in_5_load = load i3 %buf_2d_in_5_addr" [dct.cpp:40]   --->   Operation 62 'load' 'buf_2d_in_5_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 63 [2/2] (2.32ns)   --->   "%buf_2d_in_6_load = load i3 %buf_2d_in_6_addr" [dct.cpp:40]   --->   Operation 63 'load' 'buf_2d_in_6_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 64 [2/2] (2.32ns)   --->   "%buf_2d_in_7_load = load i3 %buf_2d_in_7_addr" [dct.cpp:40]   --->   Operation 64 'load' 'buf_2d_in_7_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln39 = store i4 %add_ln39, i4 %i" [dct.cpp:39]   --->   Operation 65 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.58>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 66 'alloca' 'i_1' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, i16 %col_inbuf, i16 %row_outbuf_i, i16 %col_inbuf_1, i16 %col_inbuf_2, i16 %col_inbuf_3, i16 %col_inbuf_4, i16 %col_inbuf_5, i16 %col_inbuf_6, i16 %col_inbuf_7"   --->   Operation 67 'call' 'call_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln54 = store i4 0, i4 %i_1" [dct.cpp:54]   --->   Operation 68 'store' 'store_ln54' <Predicate = (icmp_ln39)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 69 [1/2] (2.32ns)   --->   "%buf_2d_in_load = load i3 %buf_2d_in_addr" [dct.cpp:40]   --->   Operation 69 'load' 'buf_2d_in_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 70 [1/2] (2.32ns)   --->   "%buf_2d_in_1_load = load i3 %buf_2d_in_1_addr" [dct.cpp:40]   --->   Operation 70 'load' 'buf_2d_in_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 71 [1/2] (2.32ns)   --->   "%buf_2d_in_2_load = load i3 %buf_2d_in_2_addr" [dct.cpp:40]   --->   Operation 71 'load' 'buf_2d_in_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 72 [1/2] (2.32ns)   --->   "%buf_2d_in_3_load = load i3 %buf_2d_in_3_addr" [dct.cpp:40]   --->   Operation 72 'load' 'buf_2d_in_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 73 [1/2] (2.32ns)   --->   "%buf_2d_in_4_load = load i3 %buf_2d_in_4_addr" [dct.cpp:40]   --->   Operation 73 'load' 'buf_2d_in_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 74 [1/2] (2.32ns)   --->   "%buf_2d_in_5_load = load i3 %buf_2d_in_5_addr" [dct.cpp:40]   --->   Operation 74 'load' 'buf_2d_in_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 75 [1/2] (2.32ns)   --->   "%buf_2d_in_6_load = load i3 %buf_2d_in_6_addr" [dct.cpp:40]   --->   Operation 75 'load' 'buf_2d_in_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 76 [1/2] (2.32ns)   --->   "%buf_2d_in_7_load = load i3 %buf_2d_in_7_addr" [dct.cpp:40]   --->   Operation 76 'load' 'buf_2d_in_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln40 = call void @dct_1d, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf_i, i3 %trunc_ln39, i14 %dct_1d_short_short_dct_coeff_table, i15 %dct_1d_short_short_dct_coeff_table_1, i15 %dct_1d_short_short_dct_coeff_table_2, i15 %dct_1d_short_short_dct_coeff_table_3, i15 %dct_1d_short_short_dct_coeff_table_4, i15 %dct_1d_short_short_dct_coeff_table_5, i15 %dct_1d_short_short_dct_coeff_table_6, i15 %dct_1d_short_short_dct_coeff_table_7" [dct.cpp:40]   --->   Operation 77 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [dct.cpp:34]   --->   Operation 78 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln40 = call void @dct_1d, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf_i, i3 %trunc_ln39, i14 %dct_1d_short_short_dct_coeff_table, i15 %dct_1d_short_short_dct_coeff_table_1, i15 %dct_1d_short_short_dct_coeff_table_2, i15 %dct_1d_short_short_dct_coeff_table_3, i15 %dct_1d_short_short_dct_coeff_table_4, i15 %dct_1d_short_short_dct_coeff_table_5, i15 %dct_1d_short_short_dct_coeff_table_6, i15 %dct_1d_short_short_dct_coeff_table_7" [dct.cpp:40]   --->   Operation 79 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc.i4" [dct.cpp:39]   --->   Operation 80 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, i16 %col_inbuf, i16 %row_outbuf_i, i16 %col_inbuf_1, i16 %col_inbuf_2, i16 %col_inbuf_3, i16 %col_inbuf_4, i16 %col_inbuf_5, i16 %col_inbuf_6, i16 %col_inbuf_7"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc33.i" [dct.cpp:54]   --->   Operation 82 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.32>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i_1" [dct.cpp:54]   --->   Operation 83 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i4 %i_3" [dct.cpp:54]   --->   Operation 84 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i4 %i_3" [dct.cpp:54]   --->   Operation 85 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.30ns)   --->   "%icmp_ln54 = icmp_eq  i4 %i_3, i4 8" [dct.cpp:54]   --->   Operation 86 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 87 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (1.73ns)   --->   "%add_ln54 = add i4 %i_3, i4 1" [dct.cpp:54]   --->   Operation 88 'add' 'add_ln54' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc33.i.split, void %for.inc50.i.preheader" [dct.cpp:54]   --->   Operation 89 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%col_inbuf_addr = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln54" [dct.cpp:55]   --->   Operation 90 'getelementptr' 'col_inbuf_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%col_inbuf_1_addr = getelementptr i16 %col_inbuf_1, i64 0, i64 %zext_ln54" [dct.cpp:55]   --->   Operation 91 'getelementptr' 'col_inbuf_1_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%col_inbuf_2_addr = getelementptr i16 %col_inbuf_2, i64 0, i64 %zext_ln54" [dct.cpp:55]   --->   Operation 92 'getelementptr' 'col_inbuf_2_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%col_inbuf_3_addr = getelementptr i16 %col_inbuf_3, i64 0, i64 %zext_ln54" [dct.cpp:55]   --->   Operation 93 'getelementptr' 'col_inbuf_3_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%col_inbuf_4_addr = getelementptr i16 %col_inbuf_4, i64 0, i64 %zext_ln54" [dct.cpp:55]   --->   Operation 94 'getelementptr' 'col_inbuf_4_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%col_inbuf_5_addr = getelementptr i16 %col_inbuf_5, i64 0, i64 %zext_ln54" [dct.cpp:55]   --->   Operation 95 'getelementptr' 'col_inbuf_5_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%col_inbuf_6_addr = getelementptr i16 %col_inbuf_6, i64 0, i64 %zext_ln54" [dct.cpp:55]   --->   Operation 96 'getelementptr' 'col_inbuf_6_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%col_inbuf_7_addr = getelementptr i16 %col_inbuf_7, i64 0, i64 %zext_ln54" [dct.cpp:55]   --->   Operation 97 'getelementptr' 'col_inbuf_7_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 98 [2/2] (2.32ns)   --->   "%col_inbuf_load = load i3 %col_inbuf_addr" [dct.cpp:55]   --->   Operation 98 'load' 'col_inbuf_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 99 [2/2] (2.32ns)   --->   "%col_inbuf_1_load = load i3 %col_inbuf_1_addr" [dct.cpp:55]   --->   Operation 99 'load' 'col_inbuf_1_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 100 [2/2] (2.32ns)   --->   "%col_inbuf_2_load = load i3 %col_inbuf_2_addr" [dct.cpp:55]   --->   Operation 100 'load' 'col_inbuf_2_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 101 [2/2] (2.32ns)   --->   "%col_inbuf_3_load = load i3 %col_inbuf_3_addr" [dct.cpp:55]   --->   Operation 101 'load' 'col_inbuf_3_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 102 [2/2] (2.32ns)   --->   "%col_inbuf_4_load = load i3 %col_inbuf_4_addr" [dct.cpp:55]   --->   Operation 102 'load' 'col_inbuf_4_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 103 [2/2] (2.32ns)   --->   "%col_inbuf_5_load = load i3 %col_inbuf_5_addr" [dct.cpp:55]   --->   Operation 103 'load' 'col_inbuf_5_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 104 [2/2] (2.32ns)   --->   "%col_inbuf_6_load = load i3 %col_inbuf_6_addr" [dct.cpp:55]   --->   Operation 104 'load' 'col_inbuf_6_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 105 [2/2] (2.32ns)   --->   "%col_inbuf_7_load = load i3 %col_inbuf_7_addr" [dct.cpp:55]   --->   Operation 105 'load' 'col_inbuf_7_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln54 = store i4 %add_ln54, i4 %i_1" [dct.cpp:54]   --->   Operation 106 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.58>
ST_7 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, i16 %col_outbuf_i, i16 %buf_2d_out"   --->   Operation 107 'call' 'call_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 2.32>
ST_8 : Operation 108 [1/2] (2.32ns)   --->   "%col_inbuf_load = load i3 %col_inbuf_addr" [dct.cpp:55]   --->   Operation 108 'load' 'col_inbuf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 109 [1/2] (2.32ns)   --->   "%col_inbuf_1_load = load i3 %col_inbuf_1_addr" [dct.cpp:55]   --->   Operation 109 'load' 'col_inbuf_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 110 [1/2] (2.32ns)   --->   "%col_inbuf_2_load = load i3 %col_inbuf_2_addr" [dct.cpp:55]   --->   Operation 110 'load' 'col_inbuf_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 111 [1/2] (2.32ns)   --->   "%col_inbuf_3_load = load i3 %col_inbuf_3_addr" [dct.cpp:55]   --->   Operation 111 'load' 'col_inbuf_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 112 [1/2] (2.32ns)   --->   "%col_inbuf_4_load = load i3 %col_inbuf_4_addr" [dct.cpp:55]   --->   Operation 112 'load' 'col_inbuf_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 113 [1/2] (2.32ns)   --->   "%col_inbuf_5_load = load i3 %col_inbuf_5_addr" [dct.cpp:55]   --->   Operation 113 'load' 'col_inbuf_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 114 [1/2] (2.32ns)   --->   "%col_inbuf_6_load = load i3 %col_inbuf_6_addr" [dct.cpp:55]   --->   Operation 114 'load' 'col_inbuf_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 115 [1/2] (2.32ns)   --->   "%col_inbuf_7_load = load i3 %col_inbuf_7_addr" [dct.cpp:55]   --->   Operation 115 'load' 'col_inbuf_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln55 = call void @dct_1d, i16 %col_inbuf_load, i16 %col_inbuf_1_load, i16 %col_inbuf_2_load, i16 %col_inbuf_3_load, i16 %col_inbuf_4_load, i16 %col_inbuf_5_load, i16 %col_inbuf_6_load, i16 %col_inbuf_7_load, i16 %col_outbuf_i, i3 %trunc_ln54, i14 %dct_1d_short_short_dct_coeff_table, i15 %dct_1d_short_short_dct_coeff_table_1, i15 %dct_1d_short_short_dct_coeff_table_2, i15 %dct_1d_short_short_dct_coeff_table_3, i15 %dct_1d_short_short_dct_coeff_table_4, i15 %dct_1d_short_short_dct_coeff_table_5, i15 %dct_1d_short_short_dct_coeff_table_6, i15 %dct_1d_short_short_dct_coeff_table_7" [dct.cpp:55]   --->   Operation 116 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [dct.cpp:34]   --->   Operation 117 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln55 = call void @dct_1d, i16 %col_inbuf_load, i16 %col_inbuf_1_load, i16 %col_inbuf_2_load, i16 %col_inbuf_3_load, i16 %col_inbuf_4_load, i16 %col_inbuf_5_load, i16 %col_inbuf_6_load, i16 %col_inbuf_7_load, i16 %col_outbuf_i, i3 %trunc_ln54, i14 %dct_1d_short_short_dct_coeff_table, i15 %dct_1d_short_short_dct_coeff_table_1, i15 %dct_1d_short_short_dct_coeff_table_2, i15 %dct_1d_short_short_dct_coeff_table_3, i15 %dct_1d_short_short_dct_coeff_table_4, i15 %dct_1d_short_short_dct_coeff_table_5, i15 %dct_1d_short_short_dct_coeff_table_6, i15 %dct_1d_short_short_dct_coeff_table_7" [dct.cpp:55]   --->   Operation 118 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc33.i" [dct.cpp:54]   --->   Operation 119 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, i16 %col_outbuf_i, i16 %buf_2d_out"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 121 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_WR_Loop_Row_WR_Loop_Col, i16 %buf_2d_out, i16 %output_r"   --->   Operation 121 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_WR_Loop_Row_WR_Loop_Col, i16 %buf_2d_out, i16 %output_r"   --->   Operation 122 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [dct.cpp:115]   --->   Operation 123 'ret' 'ret_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 0111110000000]
row_outbuf_i        (alloca           ) [ 0011111000000]
col_outbuf_i        (alloca           ) [ 0011111111100]
col_inbuf           (alloca           ) [ 0011111111000]
col_inbuf_1         (alloca           ) [ 0011111111000]
col_inbuf_2         (alloca           ) [ 0011111111000]
col_inbuf_3         (alloca           ) [ 0011111111000]
col_inbuf_4         (alloca           ) [ 0011111111000]
col_inbuf_5         (alloca           ) [ 0011111111000]
col_inbuf_6         (alloca           ) [ 0011111111000]
col_inbuf_7         (alloca           ) [ 0011111111000]
buf_2d_in           (alloca           ) [ 0011110000000]
buf_2d_in_1         (alloca           ) [ 0011110000000]
buf_2d_in_2         (alloca           ) [ 0011110000000]
buf_2d_in_3         (alloca           ) [ 0011110000000]
buf_2d_in_4         (alloca           ) [ 0011110000000]
buf_2d_in_5         (alloca           ) [ 0011110000000]
buf_2d_in_6         (alloca           ) [ 0011110000000]
buf_2d_in_7         (alloca           ) [ 0011110000000]
buf_2d_out          (alloca           ) [ 0011111111111]
store_ln39          (store            ) [ 0000000000000]
spectopmodule_ln103 (spectopmodule    ) [ 0000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
call_ln0            (call             ) [ 0000000000000]
br_ln39             (br               ) [ 0000000000000]
i_2                 (load             ) [ 0000000000000]
zext_ln39           (zext             ) [ 0000000000000]
trunc_ln39          (trunc            ) [ 0000110000000]
icmp_ln39           (icmp             ) [ 0001110000000]
empty               (speclooptripcount) [ 0000000000000]
add_ln39            (add              ) [ 0000000000000]
br_ln39             (br               ) [ 0000000000000]
buf_2d_in_addr      (getelementptr    ) [ 0000100000000]
buf_2d_in_1_addr    (getelementptr    ) [ 0000100000000]
buf_2d_in_2_addr    (getelementptr    ) [ 0000100000000]
buf_2d_in_3_addr    (getelementptr    ) [ 0000100000000]
buf_2d_in_4_addr    (getelementptr    ) [ 0000100000000]
buf_2d_in_5_addr    (getelementptr    ) [ 0000100000000]
buf_2d_in_6_addr    (getelementptr    ) [ 0000100000000]
buf_2d_in_7_addr    (getelementptr    ) [ 0000100000000]
store_ln39          (store            ) [ 0000000000000]
i_1                 (alloca           ) [ 0001111111000]
store_ln54          (store            ) [ 0000000000000]
buf_2d_in_load      (load             ) [ 0000010000000]
buf_2d_in_1_load    (load             ) [ 0000010000000]
buf_2d_in_2_load    (load             ) [ 0000010000000]
buf_2d_in_3_load    (load             ) [ 0000010000000]
buf_2d_in_4_load    (load             ) [ 0000010000000]
buf_2d_in_5_load    (load             ) [ 0000010000000]
buf_2d_in_6_load    (load             ) [ 0000010000000]
buf_2d_in_7_load    (load             ) [ 0000010000000]
specloopname_ln34   (specloopname     ) [ 0000000000000]
call_ln40           (call             ) [ 0000000000000]
br_ln39             (br               ) [ 0000000000000]
call_ln0            (call             ) [ 0000000000000]
br_ln54             (br               ) [ 0000000000000]
i_3                 (load             ) [ 0000000000000]
zext_ln54           (zext             ) [ 0000000000000]
trunc_ln54          (trunc            ) [ 0000000011000]
icmp_ln54           (icmp             ) [ 0000000111000]
empty_14            (speclooptripcount) [ 0000000000000]
add_ln54            (add              ) [ 0000000000000]
br_ln54             (br               ) [ 0000000000000]
col_inbuf_addr      (getelementptr    ) [ 0000000010000]
col_inbuf_1_addr    (getelementptr    ) [ 0000000010000]
col_inbuf_2_addr    (getelementptr    ) [ 0000000010000]
col_inbuf_3_addr    (getelementptr    ) [ 0000000010000]
col_inbuf_4_addr    (getelementptr    ) [ 0000000010000]
col_inbuf_5_addr    (getelementptr    ) [ 0000000010000]
col_inbuf_6_addr    (getelementptr    ) [ 0000000010000]
col_inbuf_7_addr    (getelementptr    ) [ 0000000010000]
store_ln54          (store            ) [ 0000000000000]
col_inbuf_load      (load             ) [ 0000000001000]
col_inbuf_1_load    (load             ) [ 0000000001000]
col_inbuf_2_load    (load             ) [ 0000000001000]
col_inbuf_3_load    (load             ) [ 0000000001000]
col_inbuf_4_load    (load             ) [ 0000000001000]
col_inbuf_5_load    (load             ) [ 0000000001000]
col_inbuf_6_load    (load             ) [ 0000000001000]
col_inbuf_7_load    (load             ) [ 0000000001000]
specloopname_ln34   (specloopname     ) [ 0000000000000]
call_ln55           (call             ) [ 0000000000000]
br_ln54             (br               ) [ 0000000000000]
call_ln0            (call             ) [ 0000000000000]
call_ln0            (call             ) [ 0000000000000]
ret_ln115           (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_1d_short_short_dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_1d_short_short_dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_1d_short_short_dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_1d_short_short_dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_1d_short_short_dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_1d_short_short_dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_1d_short_short_dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_1d_short_short_dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Pipeline_RD_Loop_Row_RD_Loop_Col"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Pipeline_WR_Loop_Row_WR_Loop_Col"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="row_outbuf_i_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf_i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="col_outbuf_i_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf_i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="col_inbuf_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="col_inbuf_1_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="col_inbuf_2_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="col_inbuf_3_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="col_inbuf_4_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_4/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="col_inbuf_5_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_5/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="col_inbuf_6_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_6/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="col_inbuf_7_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_7/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buf_2d_in_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="buf_2d_in_1_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buf_2d_in_2_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="buf_2d_in_3_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buf_2d_in_4_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="buf_2d_in_5_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_5/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buf_2d_in_6_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_6/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="buf_2d_in_7_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_7/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="buf_2d_out_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="buf_2d_in_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="buf_2d_in_1_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_1_addr/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="buf_2d_in_2_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_2_addr/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="buf_2d_in_3_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_3_addr/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="buf_2d_in_4_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_4_addr/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="buf_2d_in_5_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_5_addr/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="buf_2d_in_6_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_6_addr/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="buf_2d_in_7_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_7_addr/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_load/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_1_load/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_2_load/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_3_load/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_4_load/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_5_load/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_6_load/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_7_load/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="col_inbuf_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/7 "/>
</bind>
</comp>

<comp id="254" class="1004" name="col_inbuf_1_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_1_addr/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="col_inbuf_2_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_2_addr/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="col_inbuf_3_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="4" slack="0"/>
<pin id="270" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_3_addr/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="col_inbuf_4_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_4_addr/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="col_inbuf_5_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_5_addr/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="col_inbuf_6_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_6_addr/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="col_inbuf_7_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="4" slack="0"/>
<pin id="294" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_7_addr/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_load/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_1_load/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_2_load/7 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_3_load/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_4_load/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_5_load/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_6_load/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_7_load/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="0"/>
<pin id="347" dir="0" index="2" bw="16" slack="0"/>
<pin id="348" dir="0" index="3" bw="16" slack="0"/>
<pin id="349" dir="0" index="4" bw="16" slack="0"/>
<pin id="350" dir="0" index="5" bw="16" slack="0"/>
<pin id="351" dir="0" index="6" bw="16" slack="0"/>
<pin id="352" dir="0" index="7" bw="16" slack="0"/>
<pin id="353" dir="0" index="8" bw="16" slack="0"/>
<pin id="354" dir="0" index="9" bw="16" slack="0"/>
<pin id="355" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="0" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="370" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="371" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="372" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="373" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="374" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="375" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="376" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="377" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_dct_1d_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="0" slack="0"/>
<pin id="381" dir="0" index="1" bw="16" slack="0"/>
<pin id="382" dir="0" index="2" bw="16" slack="0"/>
<pin id="383" dir="0" index="3" bw="16" slack="0"/>
<pin id="384" dir="0" index="4" bw="16" slack="0"/>
<pin id="385" dir="0" index="5" bw="16" slack="0"/>
<pin id="386" dir="0" index="6" bw="16" slack="0"/>
<pin id="387" dir="0" index="7" bw="16" slack="0"/>
<pin id="388" dir="0" index="8" bw="16" slack="0"/>
<pin id="389" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="390" dir="0" index="10" bw="3" slack="1"/>
<pin id="391" dir="0" index="11" bw="14" slack="0"/>
<pin id="392" dir="0" index="12" bw="15" slack="0"/>
<pin id="393" dir="0" index="13" bw="15" slack="0"/>
<pin id="394" dir="0" index="14" bw="15" slack="0"/>
<pin id="395" dir="0" index="15" bw="15" slack="0"/>
<pin id="396" dir="0" index="16" bw="15" slack="0"/>
<pin id="397" dir="0" index="17" bw="15" slack="0"/>
<pin id="398" dir="0" index="18" bw="15" slack="0"/>
<pin id="399" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/4 call_ln55/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="0" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="0" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="16" slack="0"/>
<pin id="435" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln39_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="4" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="i_2_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="2"/>
<pin id="445" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln39_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln39_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln39_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="0" index="1" bw="4" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln39_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln39_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="0" index="1" bw="4" slack="2"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln54_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="0"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="i_3_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="2"/>
<pin id="486" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln54_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/7 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln54_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="0"/>
<pin id="501" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln54_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="0"/>
<pin id="505" dir="0" index="1" bw="4" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln54_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="store_ln54_store_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="0" index="1" bw="4" slack="2"/>
<pin id="518" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/7 "/>
</bind>
</comp>

<comp id="520" class="1005" name="i_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="527" class="1005" name="trunc_ln39_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="1"/>
<pin id="529" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="535" class="1005" name="buf_2d_in_addr_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="1"/>
<pin id="537" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_addr "/>
</bind>
</comp>

<comp id="540" class="1005" name="buf_2d_in_1_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="1"/>
<pin id="542" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_1_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="buf_2d_in_2_addr_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="3" slack="1"/>
<pin id="547" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_2_addr "/>
</bind>
</comp>

<comp id="550" class="1005" name="buf_2d_in_3_addr_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="1"/>
<pin id="552" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_3_addr "/>
</bind>
</comp>

<comp id="555" class="1005" name="buf_2d_in_4_addr_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="3" slack="1"/>
<pin id="557" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_4_addr "/>
</bind>
</comp>

<comp id="560" class="1005" name="buf_2d_in_5_addr_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="1"/>
<pin id="562" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_5_addr "/>
</bind>
</comp>

<comp id="565" class="1005" name="buf_2d_in_6_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="1"/>
<pin id="567" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_6_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="buf_2d_in_7_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="1"/>
<pin id="572" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_7_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="i_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="0"/>
<pin id="577" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="582" class="1005" name="buf_2d_in_load_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="1"/>
<pin id="584" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_load "/>
</bind>
</comp>

<comp id="587" class="1005" name="buf_2d_in_1_load_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="1"/>
<pin id="589" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_1_load "/>
</bind>
</comp>

<comp id="592" class="1005" name="buf_2d_in_2_load_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="1"/>
<pin id="594" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_2_load "/>
</bind>
</comp>

<comp id="597" class="1005" name="buf_2d_in_3_load_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="1"/>
<pin id="599" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_3_load "/>
</bind>
</comp>

<comp id="602" class="1005" name="buf_2d_in_4_load_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="1"/>
<pin id="604" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_4_load "/>
</bind>
</comp>

<comp id="607" class="1005" name="buf_2d_in_5_load_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="1"/>
<pin id="609" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_5_load "/>
</bind>
</comp>

<comp id="612" class="1005" name="buf_2d_in_6_load_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="16" slack="1"/>
<pin id="614" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_6_load "/>
</bind>
</comp>

<comp id="617" class="1005" name="buf_2d_in_7_load_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="1"/>
<pin id="619" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_7_load "/>
</bind>
</comp>

<comp id="622" class="1005" name="trunc_ln54_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="3" slack="1"/>
<pin id="624" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="630" class="1005" name="col_inbuf_addr_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="3" slack="1"/>
<pin id="632" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr "/>
</bind>
</comp>

<comp id="635" class="1005" name="col_inbuf_1_addr_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="3" slack="1"/>
<pin id="637" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_1_addr "/>
</bind>
</comp>

<comp id="640" class="1005" name="col_inbuf_2_addr_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="1"/>
<pin id="642" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_2_addr "/>
</bind>
</comp>

<comp id="645" class="1005" name="col_inbuf_3_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="1"/>
<pin id="647" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_3_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="col_inbuf_4_addr_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="3" slack="1"/>
<pin id="652" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_4_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="col_inbuf_5_addr_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="1"/>
<pin id="657" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_5_addr "/>
</bind>
</comp>

<comp id="660" class="1005" name="col_inbuf_6_addr_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="3" slack="1"/>
<pin id="662" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_6_addr "/>
</bind>
</comp>

<comp id="665" class="1005" name="col_inbuf_7_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="1"/>
<pin id="667" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_7_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="col_inbuf_load_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="1"/>
<pin id="672" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_load "/>
</bind>
</comp>

<comp id="675" class="1005" name="col_inbuf_1_load_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="1"/>
<pin id="677" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_1_load "/>
</bind>
</comp>

<comp id="680" class="1005" name="col_inbuf_2_load_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="1"/>
<pin id="682" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_2_load "/>
</bind>
</comp>

<comp id="685" class="1005" name="col_inbuf_3_load_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="16" slack="1"/>
<pin id="687" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_3_load "/>
</bind>
</comp>

<comp id="690" class="1005" name="col_inbuf_4_load_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="16" slack="1"/>
<pin id="692" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_4_load "/>
</bind>
</comp>

<comp id="695" class="1005" name="col_inbuf_5_load_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="1"/>
<pin id="697" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_5_load "/>
</bind>
</comp>

<comp id="700" class="1005" name="col_inbuf_6_load_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="1"/>
<pin id="702" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_6_load "/>
</bind>
</comp>

<comp id="705" class="1005" name="col_inbuf_7_load_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="1"/>
<pin id="707" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_7_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="52" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="152" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="158" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="164" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="170" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="176" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="182" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="188" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="194" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="52" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="52" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="52" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="248" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="254" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="260" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="266" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="272" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="278" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="284" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="290" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="356"><net_src comp="24" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="357"><net_src comp="112" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="358"><net_src comp="0" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="359"><net_src comp="116" pin="1"/><net_sink comp="344" pin=3"/></net>

<net id="360"><net_src comp="120" pin="1"/><net_sink comp="344" pin=4"/></net>

<net id="361"><net_src comp="124" pin="1"/><net_sink comp="344" pin=5"/></net>

<net id="362"><net_src comp="128" pin="1"/><net_sink comp="344" pin=6"/></net>

<net id="363"><net_src comp="132" pin="1"/><net_sink comp="344" pin=7"/></net>

<net id="364"><net_src comp="136" pin="1"/><net_sink comp="344" pin=8"/></net>

<net id="365"><net_src comp="140" pin="1"/><net_sink comp="344" pin=9"/></net>

<net id="378"><net_src comp="54" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="400"><net_src comp="56" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="401"><net_src comp="200" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="402"><net_src comp="206" pin="3"/><net_sink comp="379" pin=2"/></net>

<net id="403"><net_src comp="212" pin="3"/><net_sink comp="379" pin=3"/></net>

<net id="404"><net_src comp="218" pin="3"/><net_sink comp="379" pin=4"/></net>

<net id="405"><net_src comp="224" pin="3"/><net_sink comp="379" pin=5"/></net>

<net id="406"><net_src comp="230" pin="3"/><net_sink comp="379" pin=6"/></net>

<net id="407"><net_src comp="236" pin="3"/><net_sink comp="379" pin=7"/></net>

<net id="408"><net_src comp="242" pin="3"/><net_sink comp="379" pin=8"/></net>

<net id="409"><net_src comp="4" pin="0"/><net_sink comp="379" pin=11"/></net>

<net id="410"><net_src comp="6" pin="0"/><net_sink comp="379" pin=12"/></net>

<net id="411"><net_src comp="8" pin="0"/><net_sink comp="379" pin=13"/></net>

<net id="412"><net_src comp="10" pin="0"/><net_sink comp="379" pin=14"/></net>

<net id="413"><net_src comp="12" pin="0"/><net_sink comp="379" pin=15"/></net>

<net id="414"><net_src comp="14" pin="0"/><net_sink comp="379" pin=16"/></net>

<net id="415"><net_src comp="16" pin="0"/><net_sink comp="379" pin=17"/></net>

<net id="416"><net_src comp="18" pin="0"/><net_sink comp="379" pin=18"/></net>

<net id="417"><net_src comp="296" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="418"><net_src comp="302" pin="3"/><net_sink comp="379" pin=2"/></net>

<net id="419"><net_src comp="308" pin="3"/><net_sink comp="379" pin=3"/></net>

<net id="420"><net_src comp="314" pin="3"/><net_sink comp="379" pin=4"/></net>

<net id="421"><net_src comp="320" pin="3"/><net_sink comp="379" pin=5"/></net>

<net id="422"><net_src comp="326" pin="3"/><net_sink comp="379" pin=6"/></net>

<net id="423"><net_src comp="332" pin="3"/><net_sink comp="379" pin=7"/></net>

<net id="424"><net_src comp="338" pin="3"/><net_sink comp="379" pin=8"/></net>

<net id="430"><net_src comp="62" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="436"><net_src comp="66" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="2" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="26" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="453"><net_src comp="446" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="455"><net_src comp="446" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="456"><net_src comp="446" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="457"><net_src comp="446" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="461"><net_src comp="443" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="443" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="44" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="443" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="50" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="26" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="494"><net_src comp="487" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="496"><net_src comp="487" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="497"><net_src comp="487" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="498"><net_src comp="487" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="502"><net_src comp="484" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="484" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="44" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="484" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="50" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="68" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="526"><net_src comp="520" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="530"><net_src comp="458" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="379" pin=10"/></net>

<net id="538"><net_src comp="152" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="543"><net_src comp="158" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="548"><net_src comp="164" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="553"><net_src comp="170" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="558"><net_src comp="176" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="563"><net_src comp="182" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="568"><net_src comp="188" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="573"><net_src comp="194" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="578"><net_src comp="148" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="581"><net_src comp="575" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="585"><net_src comp="200" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="590"><net_src comp="206" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="595"><net_src comp="212" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="379" pin=3"/></net>

<net id="600"><net_src comp="218" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="379" pin=4"/></net>

<net id="605"><net_src comp="224" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="379" pin=5"/></net>

<net id="610"><net_src comp="230" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="379" pin=6"/></net>

<net id="615"><net_src comp="236" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="379" pin=7"/></net>

<net id="620"><net_src comp="242" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="379" pin=8"/></net>

<net id="625"><net_src comp="499" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="379" pin=10"/></net>

<net id="633"><net_src comp="248" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="638"><net_src comp="254" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="643"><net_src comp="260" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="648"><net_src comp="266" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="653"><net_src comp="272" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="658"><net_src comp="278" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="663"><net_src comp="284" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="668"><net_src comp="290" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="673"><net_src comp="296" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="678"><net_src comp="302" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="683"><net_src comp="308" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="379" pin=3"/></net>

<net id="688"><net_src comp="314" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="379" pin=4"/></net>

<net id="693"><net_src comp="320" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="379" pin=5"/></net>

<net id="698"><net_src comp="326" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="379" pin=6"/></net>

<net id="703"><net_src comp="332" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="379" pin=7"/></net>

<net id="708"><net_src comp="338" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="379" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 12 }
 - Input state : 
	Port: dct : input_r | {1 2 }
	Port: dct : dct_1d_short_short_dct_coeff_table | {4 5 8 9 }
	Port: dct : dct_1d_short_short_dct_coeff_table_1 | {4 5 8 9 }
	Port: dct : dct_1d_short_short_dct_coeff_table_2 | {4 5 8 9 }
	Port: dct : dct_1d_short_short_dct_coeff_table_3 | {4 5 8 9 }
	Port: dct : dct_1d_short_short_dct_coeff_table_4 | {4 5 8 9 }
	Port: dct : dct_1d_short_short_dct_coeff_table_5 | {4 5 8 9 }
	Port: dct : dct_1d_short_short_dct_coeff_table_6 | {4 5 8 9 }
	Port: dct : dct_1d_short_short_dct_coeff_table_7 | {4 5 8 9 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln39 : 1
	State 2
	State 3
		zext_ln39 : 1
		trunc_ln39 : 1
		icmp_ln39 : 1
		add_ln39 : 1
		br_ln39 : 2
		buf_2d_in_addr : 2
		buf_2d_in_1_addr : 2
		buf_2d_in_2_addr : 2
		buf_2d_in_3_addr : 2
		buf_2d_in_4_addr : 2
		buf_2d_in_5_addr : 2
		buf_2d_in_6_addr : 2
		buf_2d_in_7_addr : 2
		buf_2d_in_load : 3
		buf_2d_in_1_load : 3
		buf_2d_in_2_load : 3
		buf_2d_in_3_load : 3
		buf_2d_in_4_load : 3
		buf_2d_in_5_load : 3
		buf_2d_in_6_load : 3
		buf_2d_in_7_load : 3
		store_ln39 : 2
		store_ln54 : 1
	State 4
		call_ln40 : 1
	State 5
	State 6
	State 7
		zext_ln54 : 1
		trunc_ln54 : 1
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
		col_inbuf_addr : 2
		col_inbuf_1_addr : 2
		col_inbuf_2_addr : 2
		col_inbuf_3_addr : 2
		col_inbuf_4_addr : 2
		col_inbuf_5_addr : 2
		col_inbuf_6_addr : 2
		col_inbuf_7_addr : 2
		col_inbuf_load : 3
		col_inbuf_1_load : 3
		col_inbuf_2_load : 3
		col_inbuf_3_load : 3
		col_inbuf_4_load : 3
		col_inbuf_5_load : 3
		col_inbuf_6_load : 3
		col_inbuf_7_load : 3
		store_ln54 : 2
	State 8
		call_ln55 : 1
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |          grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344          |    0    |  1.588  |    28   |    76   |
|          | grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366 |    0    |  1.588  |    35   |    90   |
|   call   |                         grp_dct_1d_fu_379                         |    8    | 25.8852 |   758   |   294   |
|          | grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425 |    0    |  1.588  |    42   |   104   |
|          |          grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431          |    0    |  1.588  |    32   |    90   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                          add_ln39_fu_468                          |    0    |    0    |    0    |    13   |
|          |                          add_ln54_fu_509                          |    0    |    0    |    0    |    13   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                          icmp_ln39_fu_462                         |    0    |    0    |    0    |    9    |
|          |                          icmp_ln54_fu_503                         |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                          zext_ln39_fu_446                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln54_fu_487                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                         trunc_ln39_fu_458                         |    0    |    0    |    0    |    0    |
|          |                         trunc_ln54_fu_499                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                   |    8    | 32.2372 |   895   |   698   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------------------------+--------+--------+--------+--------+
|                                    |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------------------------+--------+--------+--------+--------+
|              buf_2d_in             |    0   |   16   |    2   |    0   |
|             buf_2d_in_1            |    0   |   16   |    2   |    0   |
|             buf_2d_in_2            |    0   |   16   |    2   |    0   |
|             buf_2d_in_3            |    0   |   16   |    2   |    0   |
|             buf_2d_in_4            |    0   |   16   |    2   |    0   |
|             buf_2d_in_5            |    0   |   16   |    2   |    0   |
|             buf_2d_in_6            |    0   |   16   |    2   |    0   |
|             buf_2d_in_7            |    0   |   16   |    2   |    0   |
|             buf_2d_out             |    1   |    0   |    0   |    0   |
|              col_inbuf             |    0   |   16   |    2   |    0   |
|             col_inbuf_1            |    0   |   16   |    2   |    0   |
|             col_inbuf_2            |    0   |   16   |    2   |    0   |
|             col_inbuf_3            |    0   |   16   |    2   |    0   |
|             col_inbuf_4            |    0   |   16   |    2   |    0   |
|             col_inbuf_5            |    0   |   16   |    2   |    0   |
|             col_inbuf_6            |    0   |   16   |    2   |    0   |
|             col_inbuf_7            |    0   |   16   |    2   |    0   |
|            col_outbuf_i            |    1   |    0   |    0   |    0   |
| dct_1d_short_short_dct_coeff_table |    0   |   14   |    2   |    -   |
|dct_1d_short_short_dct_coeff_table_1|    0   |   15   |    2   |    -   |
|dct_1d_short_short_dct_coeff_table_2|    0   |   15   |    2   |    -   |
|dct_1d_short_short_dct_coeff_table_3|    0   |   15   |    2   |    -   |
|dct_1d_short_short_dct_coeff_table_4|    0   |   15   |    2   |    -   |
|dct_1d_short_short_dct_coeff_table_5|    0   |   15   |    2   |    -   |
|dct_1d_short_short_dct_coeff_table_6|    0   |   15   |    2   |    -   |
|dct_1d_short_short_dct_coeff_table_7|    0   |   15   |    2   |    -   |
|            row_outbuf_i            |    1   |    0   |    0   |    0   |
+------------------------------------+--------+--------+--------+--------+
|                Total               |    3   |   375  |   48   |    0   |
+------------------------------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|buf_2d_in_1_addr_reg_540|    3   |
|buf_2d_in_1_load_reg_587|   16   |
|buf_2d_in_2_addr_reg_545|    3   |
|buf_2d_in_2_load_reg_592|   16   |
|buf_2d_in_3_addr_reg_550|    3   |
|buf_2d_in_3_load_reg_597|   16   |
|buf_2d_in_4_addr_reg_555|    3   |
|buf_2d_in_4_load_reg_602|   16   |
|buf_2d_in_5_addr_reg_560|    3   |
|buf_2d_in_5_load_reg_607|   16   |
|buf_2d_in_6_addr_reg_565|    3   |
|buf_2d_in_6_load_reg_612|   16   |
|buf_2d_in_7_addr_reg_570|    3   |
|buf_2d_in_7_load_reg_617|   16   |
| buf_2d_in_addr_reg_535 |    3   |
| buf_2d_in_load_reg_582 |   16   |
|col_inbuf_1_addr_reg_635|    3   |
|col_inbuf_1_load_reg_675|   16   |
|col_inbuf_2_addr_reg_640|    3   |
|col_inbuf_2_load_reg_680|   16   |
|col_inbuf_3_addr_reg_645|    3   |
|col_inbuf_3_load_reg_685|   16   |
|col_inbuf_4_addr_reg_650|    3   |
|col_inbuf_4_load_reg_690|   16   |
|col_inbuf_5_addr_reg_655|    3   |
|col_inbuf_5_load_reg_695|   16   |
|col_inbuf_6_addr_reg_660|    3   |
|col_inbuf_6_load_reg_700|   16   |
|col_inbuf_7_addr_reg_665|    3   |
|col_inbuf_7_load_reg_705|   16   |
| col_inbuf_addr_reg_630 |    3   |
| col_inbuf_load_reg_670 |   16   |
|       i_1_reg_575      |    4   |
|        i_reg_520       |    4   |
|   trunc_ln39_reg_527   |    3   |
|   trunc_ln54_reg_622   |    3   |
+------------------------+--------+
|          Total         |   318  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_200 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_206 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_212 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_218 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_224 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_230 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_236 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_242 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_296 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_302 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_308 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_314 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_320 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_326 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_332 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_338 |  p0  |   2  |   3  |    6   ||    9    |
| grp_dct_1d_fu_379 |  p1  |   4  |  16  |   64   ||    20   |
| grp_dct_1d_fu_379 |  p2  |   4  |  16  |   64   ||    20   |
| grp_dct_1d_fu_379 |  p3  |   4  |  16  |   64   ||    20   |
| grp_dct_1d_fu_379 |  p4  |   4  |  16  |   64   ||    20   |
| grp_dct_1d_fu_379 |  p5  |   4  |  16  |   64   ||    20   |
| grp_dct_1d_fu_379 |  p6  |   4  |  16  |   64   ||    20   |
| grp_dct_1d_fu_379 |  p7  |   4  |  16  |   64   ||    20   |
| grp_dct_1d_fu_379 |  p8  |   4  |  16  |   64   ||    20   |
| grp_dct_1d_fu_379 |  p10 |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   614  || 41.6088 ||   313   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   32   |   895  |   698  |    -   |
|   Memory  |    3   |    -   |    -   |   375  |   48   |    0   |
|Multiplexer|    -   |    -   |   41   |    -   |   313  |    -   |
|  Register |    -   |    -   |    -   |   318  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    8   |   73   |  1588  |  1059  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
