// Seed: 3065698696
module module_0 (
    input id_0,
    input logic id_1
);
  reg id_2 = 1;
  type_7(
      id_3, 1
  );
  always @(posedge id_3) id_2 <= #1 id_3;
  type_8 id_4 (
      .id_0(1'b0),
      .id_1(1),
      .id_2(id_0)
  );
endmodule
