;This file is generated by Trace32PerBuilder Version:1.0.
config 16. 8.
width 55.
BASE EAPB:0x0
;###################Tree###################
TREE "AON_EXT"
    SGROUP "u_aon_wrapper.u_sys_aon.u_aon_peri_apb_busmon.dbg_data[31:0] @ dbg_bus_data_apb_busmon"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 0(0x0) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00000018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_apb_busmon ,addr_hang"
    TEXTLINE ""
    SGROUP " @ dbg_bus_data_apb_busmon"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 1(0x1) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00010018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_apb_busmon ,data_hang"
    TEXTLINE ""
    SGROUP " @ dbg_bus_data_apb_busmon"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 2(0x2) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00020018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_apb_busmon ,bus_intf_hang"
    TEXTLINE ""
    SGROUP " @ dbg_bus_data_apb_busmon"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 3(0x3) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00030018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_apb_busmon ,addr_match"
    TEXTLINE ""
    SGROUP " @ dbg_bus_data_apb_busmon"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 4(0x4) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00040018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_apb_busmon ,data_match"
    TEXTLINE ""
    SGROUP " @ dbg_bus_data_apb_busmon"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 5(0x5) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00050018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_apb_busmon ,bus_inft_match"
    TEXTLINE ""
    SGROUP " @ dbg_bus_data_apb_busmon"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 6(0x6) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00060018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_apb_busmon ,latest_addr"
    TEXTLINE ""
    SGROUP " @ dbg_bus_data_apb_busmon"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 6(0x6) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00060018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_apb_busmon ,latest_data"
    TEXTLINE ""
    SGROUP " @ dbg_bus_data_apb_busmon"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 8(0x8) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00080018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_apb_busmon ,latest_bus_intf"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_aon_apb_reg.dbg_data[31:0] @ dbg_bus_data_acc_prot_aon_apb_reg"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 16(0x10) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00100018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_aon_apb_reg ,lock_mst_id[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_aon_apb_reg.dbg_data[31:0] @ dbg_bus_data_acc_prot_aon_apb_reg"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 17(0x11) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00110018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_aon_apb_reg ,lock_mst_id[63:32]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_aon_apb_reg.dbg_data[31:0] @ dbg_bus_data_acc_prot_aon_apb_reg"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 18(0x12) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00120018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_aon_apb_reg ,lock_mst_id[95:64]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_aon_apb_reg.dbg_data[31:0] @ dbg_bus_data_acc_prot_aon_apb_reg"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 19(0x13) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00130018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_aon_apb_reg ,lock_mst_id[127:96]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_aon_apb_reg.dbg_data[31:0] @ dbg_bus_data_acc_prot_aon_apb_reg"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 20(0x14) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00140018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_aon_apb_reg ,lock_mst_id[159:128]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_aon_apb_reg.dbg_data[31:0] @ dbg_bus_data_acc_prot_aon_apb_reg"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 21(0x15) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00150018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_aon_apb_reg ,lock_mst_id[191:160]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_aon_apb_reg.dbg_data[31:0] @ dbg_bus_data_acc_prot_aon_apb_reg"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 22(0x16) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00160018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_aon_apb_reg ,lock_mst_id[223:192]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_aon_apb_reg.dbg_data[31:0] @ dbg_bus_data_acc_prot_aon_apb_reg"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 23(0x17) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00170018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_aon_apb_reg ,lock_mst_id[255:224]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_aon_apb_reg.dbg_data[31:0] @ dbg_bus_data_acc_prot_aon_apb_reg"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 24(0x18) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00180018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_aon_apb_reg "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "                   8'h0 ," "0x0    ,%x..."
    BITFLD.LONG 0x00 23. " switch_domain_fail_irq ," "0      ,%d..."
    BITFLD.LONG 0x00 22. "     grab_lock_fail_irq ," "0      ,%d..."
    BITFLD.LONG 0x00 21. "    clear_lock_fail_irq ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. "      firewall_fail_irq ," "0      ,%d..."
    BITFLD.LONG 0x00 19. "  direct_write_disabled ," "0      ,%d..."
    BITFLD.LONG 0x00 18. "       big_lit_lock_sel ," "0      ,%d..."
    BITFLD.LONG 0x00 17. "      lock_but_read_irq ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "     lock_but_write_irq ," "0      ,%d..."
    BITFLD.LONG 0x00 15. "            lock_enable ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. "                  locks ," "0x0    ,%x..."
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_pmu.dbg_data[31:0] @ dbg_bus_data_acc_prot_pmu"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 32(0x20) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00200018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_pmu ,lock_mst_id[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_pmu.dbg_data[31:0] @ dbg_bus_data_acc_prot_pmu"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 33(0x21) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00210018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_pmu ,lock_mst_id[63:32]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_pmu.dbg_data[31:0] @ dbg_bus_data_acc_prot_pmu"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 34(0x22) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00220018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_pmu ,lock_mst_id[95:64]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_pmu.dbg_data[31:0] @ dbg_bus_data_acc_prot_pmu"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 35(0x23) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00230018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_pmu ,lock_mst_id[127:96]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_pmu.dbg_data[31:0] @ dbg_bus_data_acc_prot_pmu"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 36(0x24) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00240018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_pmu ,lock_mst_id[159:128]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_pmu.dbg_data[31:0] @ dbg_bus_data_acc_prot_pmu"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 37(0x25) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00250018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_pmu ,lock_mst_id[191:160]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_pmu.dbg_data[31:0] @ dbg_bus_data_acc_prot_pmu"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 38(0x26) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00260018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_pmu ,lock_mst_id[223:192]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_pmu.dbg_data[31:0] @ dbg_bus_data_acc_prot_pmu"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 39(0x27) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00270018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_pmu ,lock_mst_id[255:224]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_apb_direct_acc_prot_pmu.dbg_data[31:0] @ dbg_bus_data_acc_prot_pmu"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 40(0x28) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00280018)
    TEXTLINE ""
    LINE.LONG 0x00 " dbg_bus_data_acc_prot_pmu "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "                   8'h0 ," "0x0    ,%x..."
    BITFLD.LONG 0x00 23. " switch_domain_fail_irq ," "0      ,%d..."
    BITFLD.LONG 0x00 22. "     grab_lock_fail_irq ," "0      ,%d..."
    BITFLD.LONG 0x00 21. "    clear_lock_fail_irq ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. "      firewall_fail_irq ," "0      ,%d..."
    BITFLD.LONG 0x00 19. "  direct_write_disabled ," "0      ,%d..."
    BITFLD.LONG 0x00 18. "       big_lit_lock_sel ," "0      ,%d..."
    BITFLD.LONG 0x00 17. "      lock_but_read_irq ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "     lock_but_write_irq ," "0      ,%d..."
    BITFLD.LONG 0x00 15. "            lock_enable ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. "                  locks ," "0x0    ,%x..."
    SGROUP "u_aon_wrapper.u_sys_aon.aon_debug_bus_ext_org[32*(0*16+ 1)-1:32*(0*16+ 0)] @ ap2ipa_bridge_debug_signal_w[31:0]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 48(0x30) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x00300018)
    TEXTLINE ""
    LINE.LONG 0x00 " ap2ipa_bridge_debug_signal_w[31:0] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        BREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 30. "        BVALID_M ," "0     ,%d..."
    BITFLD.LONG 0x00 29. "        RREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 28. "        RVALID_M ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "       ARREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 26. "       ARVALID_M ," "0     ,%d..."
    BITFLD.LONG 0x00 25. "        WREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 24. "        WVALID_M ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "       AWREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 22. "       AWVALID_M ," "0     ,%d..."
    BITFLD.LONG 0x00 21. "    r_ch_w_empty ," "0     ,%d..."
    BITFLD.LONG 0x00 20. "    b_ch_w_empty ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "    ar_ch_w_full ," "0     ,%d..."
    BITFLD.LONG 0x00 18. "     w_ch_w_full ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "    aw_ch_w_full ," "0     ,%d..."
    BITFLD.LONG 0x00 14.--16. "         cs[2:0] ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "         csysack ," "0     ,%d..."
    BITFLD.LONG 0x00 12. "    csysreq_sync ," "0     ,%d..."
    BITFLD.LONG 0x00 11. "         cactvie ," "0     ,%d..."
    BITFLD.LONG 0x00 10. "          mask_w ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. " leading_wr_flag ," "0     ,%d..."
    BITFLD.LONG 0x00 0.--8. "  trans_cnt[8:0] ," "0     ,%d..."
    SGROUP "u_aon_wrapper.u_sys_aon.aon_debug_bus_ext_org[32*(0*16+ 2)-1:32*(0*16+ 1)] @ ese2ddr_bridge_debug_signal_w[31:0]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 48(0x30) sig 1(0x1)" 
    VARX 0x00 %l SWD.read(0x00300118)
    TEXTLINE ""
    LINE.LONG 0x00 " ese2ddr_bridge_debug_signal_w[31:0] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        BREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 30. "        BVALID_M ," "0     ,%d..."
    BITFLD.LONG 0x00 29. "        RREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 28. "        RVALID_M ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "       ARREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 26. "       ARVALID_M ," "0     ,%d..."
    BITFLD.LONG 0x00 25. "        WREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 24. "        WVALID_M ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "       AWREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 22. "       AWVALID_M ," "0     ,%d..."
    BITFLD.LONG 0x00 21. "    r_ch_w_empty ," "0     ,%d..."
    BITFLD.LONG 0x00 20. "    b_ch_w_empty ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "    ar_ch_w_full ," "0     ,%d..."
    BITFLD.LONG 0x00 18. "     w_ch_w_full ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "    aw_ch_w_full ," "0     ,%d..."
    BITFLD.LONG 0x00 14.--16. "         cs[2:0] ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "         csysack ," "0     ,%d..."
    BITFLD.LONG 0x00 12. "    csysreq_sync ," "0     ,%d..."
    BITFLD.LONG 0x00 11. "         cactvie ," "0     ,%d..."
    BITFLD.LONG 0x00 10. "          mask_w ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. " leading_wr_flag ," "0     ,%d..."
    BITFLD.LONG 0x00 0.--8. "  trans_cnt[8:0] ," "0     ,%d..."
    SGROUP "u_aon_wrapper.u_sys_aon.aon_debug_bus_ext_org[32*(0*16+ 3)-1:32*(0*16+ 2)] @ gpu2ddr1_bridge_debug_signal_r[31:0]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 48(0x30) sig 2(0x2)" 
    VARX 0x00 %l SWD.read(0x00300218)
    TEXTLINE ""
    LINE.LONG 0x00 " gpu2ddr1_bridge_debug_signal_r[31:0] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "          2'b0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. "      RREADY_S ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "      RVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "      BREADY_S ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "      BVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "     ARREADY_S ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "     ARVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "      WREADY_S ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "      WVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "     AWREADY_S ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "     AWVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "  r_ch_r_empty ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "  b_ch_r_empty ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "  ar_ch_r_full ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "   w_ch_r_full ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "  aw_ch_r_full ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "   r_ch_r_full ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "   b_ch_r_full ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " ar_ch_r_empty ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "  w_ch_r_empty ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. " aw_ch_r_empty ," "0   ,%d..."
    BITFLD.LONG 0x00 7.--9. "       cs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6. "  async_config ," "0   ,%d..."
    BITFLD.LONG 0x00 5. " fifo_sync_clr ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "       mask_en ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "      idle_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 2. " idle_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "      mask_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. " mask_req_sync ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_aon.aon_debug_bus_ext_org[32*(0*16+ 4-1:32*(0*16+ 4)3] @ gpu2ddr0_bridge_debug_signal_r[31:0]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 48(0x30) sig 3(0x3)" 
    VARX 0x00 %l SWD.read(0x00300318)
    TEXTLINE ""
    LINE.LONG 0x00 " gpu2ddr0_bridge_debug_signal_r[31:0] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "          2'b0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. "      RREADY_S ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "      RVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "      BREADY_S ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "      BVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "     ARREADY_S ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "     ARVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "      WREADY_S ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "      WVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "     AWREADY_S ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "     AWVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "  r_ch_r_empty ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "  b_ch_r_empty ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "  ar_ch_r_full ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "   w_ch_r_full ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "  aw_ch_r_full ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "   r_ch_r_full ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "   b_ch_r_full ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " ar_ch_r_empty ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "  w_ch_r_empty ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. " aw_ch_r_empty ," "0   ,%d..."
    BITFLD.LONG 0x00 7.--9. "       cs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6. "  async_config ," "0   ,%d..."
    BITFLD.LONG 0x00 5. " fifo_sync_clr ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "       mask_en ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "      idle_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 2. " idle_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "      mask_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. " mask_req_sync ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_aon.aon_debug_bus_ext_org[32*(0*16+ 5)-1:32*(0*16+ 4)] @ cpu2ddr1_bridge_debug_signal_r[31:0]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 48(0x30) sig 4(0x4)" 
    VARX 0x00 %l SWD.read(0x00300418)
    TEXTLINE ""
    LINE.LONG 0x00 " cpu2ddr1_bridge_debug_signal_r[31:0] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "          2'b0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. "      RREADY_S ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "      RVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "      BREADY_S ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "      BVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "     ARREADY_S ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "     ARVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "      WREADY_S ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "      WVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "     AWREADY_S ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "     AWVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "  r_ch_r_empty ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "  b_ch_r_empty ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "  ar_ch_r_full ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "   w_ch_r_full ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "  aw_ch_r_full ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "   r_ch_r_full ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "   b_ch_r_full ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " ar_ch_r_empty ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "  w_ch_r_empty ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. " aw_ch_r_empty ," "0   ,%d..."
    BITFLD.LONG 0x00 7.--9. "       cs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6. "  async_config ," "0   ,%d..."
    BITFLD.LONG 0x00 5. " fifo_sync_clr ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "       mask_en ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "      idle_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 2. " idle_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "      mask_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. " mask_req_sync ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_aon.aon_debug_bus_ext_org[32*(0*16+ 6)-1:32*(0*16+ 5)] @ cpu2ddr0_bridge_debug_signal_r[31:0]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 48(0x30) sig 5(0x5)" 
    VARX 0x00 %l SWD.read(0x00300518)
    TEXTLINE ""
    LINE.LONG 0x00 " cpu2ddr0_bridge_debug_signal_r[31:0] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "          2'b0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. "      RREADY_S ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "      RVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "      BREADY_S ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "      BVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "     ARREADY_S ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "     ARVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "      WREADY_S ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "      WVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "     AWREADY_S ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "     AWVALID_S ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "  r_ch_r_empty ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "  b_ch_r_empty ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "  ar_ch_r_full ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "   w_ch_r_full ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "  aw_ch_r_full ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "   r_ch_r_full ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "   b_ch_r_full ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " ar_ch_r_empty ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "  w_ch_r_empty ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. " aw_ch_r_empty ," "0   ,%d..."
    BITFLD.LONG 0x00 7.--9. "       cs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6. "  async_config ," "0   ,%d..."
    BITFLD.LONG 0x00 5. " fifo_sync_clr ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "       mask_en ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "      idle_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 2. " idle_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "      mask_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. " mask_req_sync ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_aon.aon_debug_bus_ext_org[32*(0*16+ 7)-1:32*(0*16+ 6)] @ nic400_gpu_merge_mtx_dbg_bus[31:0]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 48(0x30) sig 6(0x6)" 
    VARX 0x00 %l SWD.read(0x00300618)
    TEXTLINE ""
    LINE.LONG 0x00 " nic400_gpu_merge_mtx_dbg_bus[31:0] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "   wr_trans_cnt_m1[2:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 22.--28. "   rd_trans_cnt_m1[6:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "          trans_idle_s0 ," "0    ,%d..."
    BITFLD.LONG 0x00 14.--20. " leading_wr_cnt_s0[6:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7.--13. "   wr_trans_cnt_s0[6:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--6. "   rd_trans_cnt_s0[6:0] ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_aon.aon_debug_bus_ext_org[32*(0*16+ 7)-1:32*(0*16+ 6)] @ nic400_gpu_merge_mtx_dbg_bus[63:32]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 48(0x30) sig 7(0x7)" 
    VARX 0x00 %l SWD.read(0x00300718)
    TEXTLINE ""
    LINE.LONG 0x00 " nic400_gpu_merge_mtx_dbg_bus[63:32] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 26.--31. " leading_wr_cnt_m0[5:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 19.--25. "   wr_trans_cnt_m0[6:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 12.--18. "   rd_trans_cnt_m0[6:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "          trans_idle_m1 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4.--10. " leading_wr_cnt_m1[6:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--3. "   wr_trans_cnt_m1[6:3] ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_aon.aon_debug_bus_ext_org[32*(0*16+ 9)-1:32*(0*16+ 8)] @ nic400_cpu_chn_merge_mtx_dbg_bus[29:0]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 48(0x30) sig 8(0x8)" 
    VARX 0x00 %l SWD.read(0x00300818)
    TEXTLINE ""
    LINE.LONG 0x00 " nic400_cpu_chn_merge_mtx_dbg_bus[29:0] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--31. "   rd_trans_cnt_m1[4:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "          trans_idle_s0 ," "0    ,%d..."
    BITFLD.LONG 0x00 18.--25. " leading_wr_cnt_s0[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 10.--17. "   wr_trans_cnt_s0[7:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2.--9. "   rd_trans_cnt_s0[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "          trans_idle_m0 ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "   leading_wr_cnt_m0[6] ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_aon.aon_debug_bus_ext_org[32*(0*16+10)-1:32*(0*16+ 9)] @ nic400_cpu_chn_merge_mtx_dbg_bus[61:30]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 48(0x30) sig 9(0x9)" 
    VARX 0x00 %l SWD.read(0x00300918)
    TEXTLINE ""
    LINE.LONG 0x00 " nic400_cpu_chn_merge_mtx_dbg_bus[61:30] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "   wr_trans_cnt_m0[3:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 20.--27. "   rd_trans_cnt_m0[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "          trans_idle_m1 ," "0    ,%d..."
    BITFLD.LONG 0x00 11.--18. " leading_wr_cnt_m1[7:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--10. "   wr_trans_cnt_m1[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--2. "   rd_trans_cnt_m1[7:5] ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_aon.aon_debug_bus_ext_org[32*(0*16+11)-1:32*(0*16+10)] @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 48(0x30) sig 10(0xa)" 
    VARX 0x00 %l SWD.read(0x00300A18)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--31. "                         11'h0 ," "0x0   ,%x..."
    BITFLD.LONG 0x00 20. "                  phy0_dtb_out ," "0     ,%d..."
    BITFLD.LONG 0x00 19. " ese2ddr_axi_detector_overflow ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "     ese2ddr_bridge_trans_idle ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "            ese2ddr_rst_subsys ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "  ap2ipa_axi_detector_overflow ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "    ap2ipa_pwr_handshk_clk_req ," "0     ,%d..."
    BITFLD.LONG 0x00 14. "      ap2ipa_bridge_trans_idle ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "             ap2ips_rst_subsys ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "                 trans_idle_m0 ," "0     ,%d..."
    BITFLD.LONG 0x00 4.--11. "        leading_wr_cnt_m0[7:0] ," "0     ,%d..."
    BITFLD.LONG 0x00 0.--3. "          wr_trans_cnt_m0[7:4] ," "0     ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.aon_debug_bus_ext_org[32*(0*16+12)-1:32*(0*16+11)] @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 48(0x30) sig 11(0xb)" 
    VARX 0x00 %l SWD.read(0x00300B18)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,Reserved"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.aon_debug_bus_ext_org[32*(0*16+13)-1:32*(0*16+12)] @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 48(0x30) sig 12(0xc)" 
    VARX 0x00 %l SWD.read(0x00300C18)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,Reserved"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.aon_debug_bus_ext_org[32*(0*16+14)-1:32*(0*16+13)] @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 48(0x30) sig 13(0xd)" 
    VARX 0x00 %l SWD.read(0x00300D18)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,Reserved"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.aon_debug_bus_ext_org[32*(0*16+15)-1:32*(0*16+14)] @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 48(0x30) sig 14(0xe)" 
    VARX 0x00 %l SWD.read(0x00300E18)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,Reserved"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.aon_debug_bus_ext_org[32*(0*16+16)-1:32*(0*16+15)] @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 12(0xc) mod 48(0x30) sig 15(0xf)" 
    VARX 0x00 %l SWD.read(0x00300F18)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,Reserved"
    TEXTLINE ""
TREE.END
