// Seed: 2166293328
module module_0 (
    input uwire   id_0,
    input supply1 id_1
);
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1
);
  tri1 id_3;
  wire id_4;
  wire id_5;
  initial assume (id_4);
  id_6(
      !id_3, !1, id_0
  );
  uwire id_7, id_8 = id_7;
  module_0(
      id_1, id_1
  );
  assign id_0 = id_8 & 1;
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1
);
  logic [7:0] id_3;
  assign id_3[1'd0] = id_0;
  module_0(
      id_0, id_1
  );
  wire id_4;
endmodule
