Partition Merge report for TestP5
Wed May 13 15:39:39 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_21"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge DSP Block Usage Summary
 12. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Wed May 13 15:39:39 2020           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; TestP5                                          ;
; Top-level Entity Name           ; TestP5                                          ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 1,349 / 32,070 ( 4 % )                          ;
; Total registers                 ; 1723                                            ;
; Total pins                      ; 9 / 457 ( 2 % )                                 ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,238,144 / 4,065,280 ( 55 % )                  ;
; Total DSP Blocks                ; 2 / 87 ( 2 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2 / 6 ( 33 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                     ;
+---------------------------------+----------------+--------------------------+------------------------+---------------------------------+
; Partition Name                  ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents              ;
+---------------------------------+----------------+--------------------------+------------------------+---------------------------------+
; Top                             ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                 ;
; sld_hub:auto_hub                ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub                ;
; sld_signaltap:auto_signaltap_21 ; Auto-generated ; Post-Synthesis           ; Post-Synthesis         ; sld_signaltap:auto_signaltap_21 ;
; hard_block:auto_generated_inst  ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst  ;
+---------------------------------+----------------+--------------------------+------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 98.29% (2065 / 2101)           ; 97.43% (2047 / 2101)          ;       ;
; sld_hub:auto_hub               ; Engaged                ; 92.16% (294 / 319)             ; 65.20% (208 / 319)            ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (48 / 48)              ; 100.00% (48 / 48)             ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                                           ; Number of Changed Nodes ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |TestP5                                                                                                                                                                                                                                                                                                                          ; 68                      ;
; |TestP5|altera_avalon_dc_fifo:dc_fifo_0                                                                                                                                                                                                                                                                                          ; 1                       ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                         ; 31                      ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg ; 18                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                       ;
+---------------------------------+---------------------------------------------+----------------+--------------------+
; Modified Assignments            ; Target                                      ; Previous Value ; Current Value      ;
+---------------------------------+---------------------------------------------+----------------+--------------------+
; SLD_NODE_CREATOR_ID             ;                                             ; --             ; 110                ;
; SLD_NODE_ENTITY_NAME            ;                                             ; --             ; sld_signaltap      ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; TestP5_pll_0:pll_0|outclk_0                 ; --             ; acq_clk            ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[0]  ; --             ; acq_trigger_in[0]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[0]  ; --             ; acq_data_in[0]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[10] ; --             ; acq_trigger_in[1]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[10] ; --             ; acq_data_in[1]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[11] ; --             ; acq_trigger_in[2]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[11] ; --             ; acq_data_in[2]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[12] ; --             ; acq_trigger_in[3]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[12] ; --             ; acq_data_in[3]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[13] ; --             ; acq_trigger_in[4]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[13] ; --             ; acq_data_in[4]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[14] ; --             ; acq_trigger_in[5]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[14] ; --             ; acq_data_in[5]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[15] ; --             ; acq_trigger_in[6]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[15] ; --             ; acq_data_in[6]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[16] ; --             ; acq_trigger_in[7]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[16] ; --             ; acq_data_in[7]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[17] ; --             ; acq_trigger_in[8]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[17] ; --             ; acq_data_in[8]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[18] ; --             ; acq_trigger_in[9]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[18] ; --             ; acq_data_in[9]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[19] ; --             ; acq_trigger_in[10] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[19] ; --             ; acq_data_in[10]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[1]  ; --             ; acq_trigger_in[11] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[1]  ; --             ; acq_data_in[11]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[20] ; --             ; acq_trigger_in[12] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[20] ; --             ; acq_data_in[12]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[21] ; --             ; acq_trigger_in[13] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[21] ; --             ; acq_data_in[13]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[22] ; --             ; acq_trigger_in[14] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[22] ; --             ; acq_data_in[14]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[23] ; --             ; acq_trigger_in[15] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[23] ; --             ; acq_data_in[15]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[24] ; --             ; acq_trigger_in[16] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[24] ; --             ; acq_data_in[16]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[25] ; --             ; acq_trigger_in[17] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[25] ; --             ; acq_data_in[17]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[26] ; --             ; acq_trigger_in[18] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[26] ; --             ; acq_data_in[18]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[27] ; --             ; acq_trigger_in[19] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[27] ; --             ; acq_data_in[19]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[28] ; --             ; acq_trigger_in[20] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[28] ; --             ; acq_data_in[20]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[29] ; --             ; acq_trigger_in[21] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[29] ; --             ; acq_data_in[21]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[2]  ; --             ; acq_trigger_in[22] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[2]  ; --             ; acq_data_in[22]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; altera_avalon_dc_fifo:dc_fifo_0|in_data[30] ; --             ; acq_trigger_in[23] ;
+---------------------------------+---------------------------------------------+----------------+--------------------+
This list only includes the top 50 out of 252 changed assignments


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_21"                                                                                                                                         ;
+---------------------------------------------+---------------+-----------+---------------------------------+-------------------+---------------------------------------------------------------+---------+
; Name                                        ; Type          ; Status    ; Partition Name                  ; Netlist Type Used ; Actual Connection                                             ; Details ;
+---------------------------------------------+---------------+-----------+---------------------------------+-------------------+---------------------------------------------------------------+---------+
; TestP5_pll_0:pll_0|outclk_0                 ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; TestP5_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]     ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[0]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[0]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[0]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[0]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[10] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[10] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[10] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[10] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[11] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[11] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[11] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[11] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[12] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[12] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[12] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[12] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[13] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[13] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[13] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[13] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[14] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[14] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[14] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[14] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[15] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[15] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[15] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[15] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[16] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[16] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[16] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[16] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[17] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[17] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[17] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[17] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[18] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[18] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[18] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[18] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[19] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[19] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[19] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[19] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[1]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[1]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[1]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[1]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[20] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[20] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[20] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[20] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[21] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[21] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[21] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[21] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[22] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[22] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[22] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[22] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[23] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[23] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[23] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[23] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[24] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[24] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[24] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[24] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[25] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[25] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[25] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[25] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[26] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                           ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[26] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                           ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[27] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                           ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[27] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                           ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[28] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                           ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[28] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                           ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[29] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                           ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[29] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                           ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[2]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[2]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[2]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[2]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[30] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                           ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[30] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                           ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[31] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[31] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[31] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[31] ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[3]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[3]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[3]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[3]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[4]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[4]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[4]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[4]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[5]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[5]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[5]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[5]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[6]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[6]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[6]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[6]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[7]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[7]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[7]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[7]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[8]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[8]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[8]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[8]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[9]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[9]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_data[9]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[9]  ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_ready    ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; altera_avalon_dc_fifo:dc_fifo_0|full~_wirecell                ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_ready    ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; altera_avalon_dc_fifo:dc_fifo_0|full~_wirecell                ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_valid    ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|valid_R       ; N/A     ;
; altera_avalon_dc_fifo:dc_fifo_0|in_valid    ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|valid_R       ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~GND                          ; N/A     ;
; auto_signaltap_21|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~VCC                          ; N/A     ;
; auto_signaltap_21|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~VCC                          ; N/A     ;
; auto_signaltap_21|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~VCC                          ; N/A     ;
; auto_signaltap_21|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~VCC                          ; N/A     ;
; auto_signaltap_21|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~VCC                          ; N/A     ;
; auto_signaltap_21|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~VCC                          ; N/A     ;
; auto_signaltap_21|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~VCC                          ; N/A     ;
; auto_signaltap_21|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~VCC                          ; N/A     ;
; auto_signaltap_21|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~VCC                          ; N/A     ;
; auto_signaltap_21|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~VCC                          ; N/A     ;
; auto_signaltap_21|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~VCC                          ; N/A     ;
; auto_signaltap_21|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~VCC                          ; N/A     ;
; auto_signaltap_21|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~VCC                          ; N/A     ;
; auto_signaltap_21|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_21 ; post-synthesis    ; sld_signaltap:auto_signaltap_21|~VCC                          ; N/A     ;
+---------------------------------------------+---------------+-----------+---------------------------------+-------------------+---------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                      ;
+----------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; Name                                                           ; Partition ; Type          ; Location           ; Status                                      ;
+----------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; AUD_XCK                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- AUD_XCK                                                 ; Top       ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- AUD_XCK~output                                          ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                ;           ;               ;                    ;                                             ;
; altera_reserved_tck                                            ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                                     ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                               ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                ;           ;               ;                    ;                                             ;
; altera_reserved_tdi                                            ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                                     ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                               ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                ;           ;               ;                    ;                                             ;
; altera_reserved_tdo                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                                     ; Top       ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                              ; Top       ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                ;           ;               ;                    ;                                             ;
; altera_reserved_tms                                            ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                                     ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                               ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                ;           ;               ;                    ;                                             ;
; audio_0_external_interface_BCLK                                ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- audio_0_external_interface_BCLK                         ; Top       ; Input Pad     ; IOPAD_X16_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- audio_0_external_interface_BCLK~input                   ; Top       ; Input Buffer  ; IOIBUF_X16_Y81_N18 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                ;           ;               ;                    ;                                             ;
; audio_0_external_interface_DACDAT                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- audio_0_external_interface_DACDAT                       ; Top       ; Output Pad    ; IOPAD_X16_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- audio_0_external_interface_DACDAT~output                ; Top       ; Output Buffer ; IOOBUF_X16_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                ;           ;               ;                    ;                                             ;
; audio_0_external_interface_DACLRCK                             ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- audio_0_external_interface_DACLRCK                      ; Top       ; Input Pad     ; IOPAD_X24_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- audio_0_external_interface_DACLRCK~input                ; Top       ; Input Buffer  ; IOIBUF_X24_Y81_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                ;           ;               ;                    ;                                             ;
; audio_and_video_config_0_external_interface_SCLK               ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- audio_and_video_config_0_external_interface_SCLK        ; Top       ; Output Pad    ; IOPAD_X12_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- audio_and_video_config_0_external_interface_SCLK~output ; Top       ; Output Buffer ; IOOBUF_X12_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                ;           ;               ;                    ;                                             ;
; audio_and_video_config_0_external_interface_SDAT               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- audio_and_video_config_0_external_interface_SDAT        ; Top       ; Bidir Pad     ; IOPAD_X12_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- audio_and_video_config_0_external_interface_SDAT~output ; Top       ; Output Buffer ; IOOBUF_X12_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                ;           ;               ;                    ;                                             ;
; clk_clk                                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- clk_clk                                                 ; Top       ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- clk_clk~input                                           ; Top       ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_0_                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_10_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_11_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_12_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_13_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_14_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_15_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_16_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_17_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_18_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_19_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_1_                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_20_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_21_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_22_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_23_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_24_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_25_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_26_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_27_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_28_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_29_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_2_                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_30_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_31_                               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_3_                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_4_                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_5_                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_6_                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_7_                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_8_                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_data_9_                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_ready                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.dc_fifo_0_in_valid                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.pll_0_outclk_0                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; reset_reset_n                                                  ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- reset_reset_n                                           ; Top       ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- reset_reset_n~input                                     ; Top       ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                ;           ;               ;                    ;                                             ;
; tone_generation_0_conduit_end_0_export                         ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- tone_generation_0_conduit_end_0_export                  ; Top       ; Input Pad     ; IOPAD_X54_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- tone_generation_0_conduit_end_0_export~input            ; Top       ; Input Buffer  ; IOIBUF_X54_Y0_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                ;           ;               ;                    ;                                             ;
+----------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                  ;
+---------------------------------------------+-----------------------------------------------------------+
; Resource                                    ; Usage                                                     ;
+---------------------------------------------+-----------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1256                                                      ;
;                                             ;                                                           ;
; Combinational ALUT usage for logic          ; 1713                                                      ;
;     -- 7 input functions                    ; 4                                                         ;
;     -- 6 input functions                    ; 275                                                       ;
;     -- 5 input functions                    ; 195                                                       ;
;     -- 4 input functions                    ; 124                                                       ;
;     -- <=3 input functions                  ; 1115                                                      ;
;                                             ;                                                           ;
; Dedicated logic registers                   ; 1723                                                      ;
;                                             ;                                                           ;
; I/O pins                                    ; 9                                                         ;
; Total MLAB memory bits                      ; 0                                                         ;
; Total block memory bits                     ; 2238144                                                   ;
;                                             ;                                                           ;
; Total DSP Blocks                            ; 2                                                         ;
;                                             ;                                                           ;
; Total PLLs                                  ; 2                                                         ;
;     -- Fractional PLLs                      ; 2                                                         ;
;                                             ;                                                           ;
; Maximum fan-out node                        ; TestP5_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1139                                                      ;
; Total fan-out                               ; 20987                                                     ;
; Average fan-out                             ; 5.48                                                      ;
+---------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; altera_avalon_dc_fifo:dc_fifo_0|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; 32           ; 27           ; 32           ; 27           ; 864     ; None ;
; altera_avalon_dc_fifo:dc_fifo_1|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; 32           ; 27           ; 32           ; 27           ; 864     ; None ;
; sld_signaltap:auto_signaltap_21|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gl84:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 65536        ; 34           ; 65536        ; 34           ; 2228224 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-------------------------------------------------+
; Partition Merge DSP Block Usage Summary         ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Independent 27x27                 ; 1           ;
; Total number of DSP blocks        ; 2           ;
;                                   ;             ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Wed May 13 15:39:30 2020
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off TestP5 -c TestP5 --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_21"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_21" to all 101 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3080 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2778 logic cells
    Info (21064): Implemented 276 RAM segments
    Info (21062): Implemented 2 DSP elements
Warning (20013): Ignored 1 assignments for entity "altsyncram_dl84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_dl84 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5016 megabytes
    Info: Processing ended: Wed May 13 15:39:40 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


