#contributor : Aaron , generated by script from template provided by Xilinx
#name : S3_OFDDRRSE
#key:S3_OFDDRRSE
# --

OFDDRRSE U_OFDDRRSE (
   .Q(Q),      // Data output (connect directly to top-level port)
   .C0(C0),    // 0 degree clock input
   .C1(C1),    // 180 degree clock input
   .CE(CE),    // Clock enable input
   .D0(D0),    // Posedge data input
   .D1(D1),    // Negedge data input
   .R(R),      // Synchronous reset input
   .S(S)       // Synchronous preset input
);
  
