<table class="sphinxhide" width="100%">
 <tr width="100%">
    <td align="center"><img src="https://github.com/Xilinx/Image-Collateral/blob/main/xilinx-logo.png?raw=true" width="30%"/><h1>Versal™ Adaptive SoC Architecture Tutorials</h1>
    <a href="https://www.xilinx.com/products/design-tools/vivado.html">See Vivado™ Development Environment on xilinx.com</a>
    </td>
 </tr>
</table>

# Versal Architecture-Specific Tutorials


## Dynamic Function eXchange (DFX)

 <table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Tutorial</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="center"><a href="./1RP_AXI_GPIO_in_RP_Interface_INI/"> Single Reconfigurable Partition Design using Block Design Container </a></td>
 <td>This tutorial introduces the block design container feature in Vivado and how it can be leveraged to create DFX designs for Versal.</td>
 </tr>
  <tr>
 <td align="center"><a href="./2RP_GPIO_BRAM_in_RP_Interface_INI/">Multiple Reconfigurable Partitions Design using Block Design Container</a></td>
 <td>This tutorial demonstrates how to create design with multiple reconfigurable partitions using the block design container feature.</td>
 </tr>
 <tr>
 <td align="center"><a href="./2RPs_Sharing_ClockRegion/"> Clock Region Shared by two Reconfigurable Partitions</a></td>
 <td>This tutorial demonstrates a floorplan in Versal that allows sharing a clock region between two reconfigurable partitions.</td>
 </tr>
  <tr>
 <td align="center"><a href="./Debug_JTAG_HSDP/"> JTAG and HSDP based debugging for Versal DFX Designs</a></td>
 <td>This tutorial demonstrates debug methodologies for DFX designs in Versal using JTAG and HSDP.</td>
 </tr>
 <tr>
 <td align="center"><a href="./Embedded_IOB_inside_RM/"> Embedded IOBs inside the Reconfigurable Partition</a></td>
 <td>This tutorial demonstrates a methodology to insert embedded IOBs inside reconfigurable partition using the utility buffer IP in Vivado.</td>
 </tr>
 <tr>
 <td align="center"><a href="./NoC_INI_Static_RM_Interface/"> NoC connections in DFX designs</a></td>
 <td>This tutorial introduces multiple NoC connectivity options for DFX designs to transfer data between static and reconfiurable partitions.</td>
 </tr>
  <tr>
 <td align="center"><a href="./Update_BD_Boundary/"> Update BD Boundary for DFX Designs</a></td>
 <td>This tutorial demonstrates how to propogate changes to the IO port list of one reconfigurable module to all the remaining reconfigurable modules associated with that reconfigurable partition.</td>
 </tr>
   <tr>
 <td align="center"><a href="./VNOC_Sharing/"> VNOC column sharing b/w multiple RPs</a></td>
 <td>This tutorial desmonstrates how VNOC clock tiles can be shared by two reconfigurable partitions. VNOC clock tiles are automatically included in the clock routing footprint of the reconfigurable partition by the tool.</td>
 </tr>
 </table>


<hr class="sphinxhide"></hr>

<p class="sphinxhide" align="center"><sub>Copyright © 2020–2024 Advanced Micro Devices, Inc.</sub></p>

<p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p>
