

================================================================
== Vitis HLS Report for 'test_cor'
================================================================
* Date:           Tue Nov  7 20:28:44 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        output_300.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.133 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  144872416|  144872416|  0.482 sec|  0.482 sec|  144872417|  144872417|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |                                                                                 |                                                                      |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
        |                                     Instance                                    |                                Module                                |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |grp_test_cor_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_762                     |test_cor_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2                     |     525201|     525201|   1.749 ms|   1.749 ms|     525201|     525201|       no|
        |grp_test_cor_Pipeline_VITIS_LOOP_360_3_VITIS_LOOP_361_4_fu_810                   |test_cor_Pipeline_VITIS_LOOP_360_3_VITIS_LOOP_361_4                   |     668721|     668721|   2.227 ms|   2.227 ms|     668721|     668721|       no|
        |grp_test_cor_Pipeline_VITIS_LOOP_947_5_VITIS_LOOP_948_6_VITIS_LOOP_949_7_fu_882  |test_cor_Pipeline_VITIS_LOOP_947_5_VITIS_LOOP_948_6_VITIS_LOOP_949_7  |  143676001|  143676001|  0.478 sec|  0.478 sec|  143676001|  143676001|       no|
        |grp_test_cor_Pipeline_VITIS_LOOP_2176_8_VITIS_LOOP_2177_9_fu_1058                |test_cor_Pipeline_VITIS_LOOP_2176_8_VITIS_LOOP_2177_9                 |       2486|       2486|   8.278 us|   8.278 us|       2486|       2486|       no|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|   109|    52986|    71813|    0|
|Memory               |      128|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|     7901|    -|
|Register             |        -|     -|       12|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      128|   109|    52998|    79714|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        9|     3|        6|       18|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        3|     1|        2|        6|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-------+-------+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-------+-------+-----+
    |ctrl_s_axi_U                                                                     |ctrl_s_axi                                                            |        0|   0|     36|     40|    0|
    |faddfsub_32ns_32ns_32_7_full_dsp_1_U920                                          |faddfsub_32ns_32ns_32_7_full_dsp_1                                    |        0|   2|    318|    198|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U921                                               |fdiv_32ns_32ns_32_12_no_dsp_1                                         |        0|   0|      0|      0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U939                                               |fdiv_32ns_32ns_32_12_no_dsp_1                                         |        0|   0|      0|      0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U940                                               |fdiv_32ns_32ns_32_12_no_dsp_1                                         |        0|   0|      0|      0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U941                                               |fdiv_32ns_32ns_32_12_no_dsp_1                                         |        0|   0|      0|      0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U942                                               |fdiv_32ns_32ns_32_12_no_dsp_1                                         |        0|   0|      0|      0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U943                                               |fdiv_32ns_32ns_32_12_no_dsp_1                                         |        0|   0|      0|      0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U944                                               |fdiv_32ns_32ns_32_12_no_dsp_1                                         |        0|   0|      0|      0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U945                                               |fdiv_32ns_32ns_32_12_no_dsp_1                                         |        0|   0|      0|      0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U946                                               |fdiv_32ns_32ns_32_12_no_dsp_1                                         |        0|   0|      0|      0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U947                                               |fdiv_32ns_32ns_32_12_no_dsp_1                                         |        0|   0|      0|      0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U948                                               |fdiv_32ns_32ns_32_12_no_dsp_1                                         |        0|   0|      0|      0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U949                                               |fdiv_32ns_32ns_32_12_no_dsp_1                                         |        0|   0|      0|      0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U950                                               |fdiv_32ns_32ns_32_12_no_dsp_1                                         |        0|   0|      0|      0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U951                                               |fdiv_32ns_32ns_32_12_no_dsp_1                                         |        0|   0|      0|      0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U952                                               |fdiv_32ns_32ns_32_12_no_dsp_1                                         |        0|   0|      0|      0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U953                                               |fdiv_32ns_32ns_32_12_no_dsp_1                                         |        0|   0|      0|      0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U923                                               |fmul_32ns_32ns_32_4_max_dsp_1                                         |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U924                                               |fmul_32ns_32ns_32_4_max_dsp_1                                         |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U925                                               |fmul_32ns_32ns_32_4_max_dsp_1                                         |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U926                                               |fmul_32ns_32ns_32_4_max_dsp_1                                         |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U927                                               |fmul_32ns_32ns_32_4_max_dsp_1                                         |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U928                                               |fmul_32ns_32ns_32_4_max_dsp_1                                         |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U929                                               |fmul_32ns_32ns_32_4_max_dsp_1                                         |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U930                                               |fmul_32ns_32ns_32_4_max_dsp_1                                         |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U931                                               |fmul_32ns_32ns_32_4_max_dsp_1                                         |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U932                                               |fmul_32ns_32ns_32_4_max_dsp_1                                         |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U933                                               |fmul_32ns_32ns_32_4_max_dsp_1                                         |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U934                                               |fmul_32ns_32ns_32_4_max_dsp_1                                         |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U935                                               |fmul_32ns_32ns_32_4_max_dsp_1                                         |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U936                                               |fmul_32ns_32ns_32_4_max_dsp_1                                         |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U937                                               |fmul_32ns_32ns_32_4_max_dsp_1                                         |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U938                                               |fmul_32ns_32ns_32_4_max_dsp_1                                         |        0|   3|    143|     78|    0|
    |fsub_32ns_32ns_32_7_full_dsp_1_U922                                              |fsub_32ns_32ns_32_7_full_dsp_1                                        |        0|   2|    318|    198|    0|
    |grp_test_cor_Pipeline_VITIS_LOOP_2176_8_VITIS_LOOP_2177_9_fu_1058                |test_cor_Pipeline_VITIS_LOOP_2176_8_VITIS_LOOP_2177_9                 |        0|  54|  34213|  50728|    0|
    |grp_test_cor_Pipeline_VITIS_LOOP_360_3_VITIS_LOOP_361_4_fu_810                   |test_cor_Pipeline_VITIS_LOOP_360_3_VITIS_LOOP_361_4                   |        0|   0|   4362|   5408|    0|
    |grp_test_cor_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_762                     |test_cor_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2                     |        0|   0|   3128|   4819|    0|
    |grp_test_cor_Pipeline_VITIS_LOOP_947_5_VITIS_LOOP_948_6_VITIS_LOOP_949_7_fu_882  |test_cor_Pipeline_VITIS_LOOP_947_5_VITIS_LOOP_948_6_VITIS_LOOP_949_7  |        0|   3|   8323|   9174|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                            |                                                                      |        0| 109|  52986|  71813|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |v5_U      |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_1_U    |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_2_U    |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_3_U    |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_4_U    |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_5_U    |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_6_U    |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_7_U    |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_8_U    |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_9_U    |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_10_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_11_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_12_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_13_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_14_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_15_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_16_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_17_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_18_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_19_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_20_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_21_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_22_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_23_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_24_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_25_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_26_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_27_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_28_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_29_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_30_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_31_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_32_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_33_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_34_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_35_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_36_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_37_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_38_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_39_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_40_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_41_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_42_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_43_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_44_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_45_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_46_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_47_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_48_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_49_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_50_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_51_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_52_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_53_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_54_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_55_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_56_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_57_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_58_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_59_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_60_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_61_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_62_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_63_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_64_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_65_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_66_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_67_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_68_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_69_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_70_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_71_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_72_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_73_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_74_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_75_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_76_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_77_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_78_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_79_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_80_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_81_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_82_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_83_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_84_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_85_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_86_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_87_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_88_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_89_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_90_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_91_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_92_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_93_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_94_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_95_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_96_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_97_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_98_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_99_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_100_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_101_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_102_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_103_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_104_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_105_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_106_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_107_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_108_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_109_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_110_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_111_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_112_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_113_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_114_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_115_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_116_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_117_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_118_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_119_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_120_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_121_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_122_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_123_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_124_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_125_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_126_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    |v5_127_U  |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   450|   32|     1|        14400|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |      128|  0|   0|    0| 57600| 4096|   128|      1843200|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  49|          9|    1|          9|
    |grp_fu_1358_ce      |  20|          4|    1|          4|
    |grp_fu_1358_opcode  |  20|          4|    2|          8|
    |grp_fu_1358_p0      |  20|          4|   32|        128|
    |grp_fu_1358_p1      |  20|          4|   32|        128|
    |grp_fu_1362_ce      |  26|          5|    1|          5|
    |grp_fu_1362_p0      |  26|          5|   32|        160|
    |grp_fu_1362_p1      |  26|          5|   32|        160|
    |grp_fu_1366_ce      |  14|          3|    1|          3|
    |grp_fu_1366_p0      |  14|          3|   32|         96|
    |grp_fu_1366_p1      |  14|          3|   32|         96|
    |grp_fu_1370_ce      |  20|          4|    1|          4|
    |grp_fu_1370_p0      |  20|          4|   32|        128|
    |grp_fu_1370_p1      |  20|          4|   32|        128|
    |grp_fu_1374_ce      |  14|          3|    1|          3|
    |grp_fu_1374_p0      |  14|          3|   32|         96|
    |grp_fu_1374_p1      |  14|          3|   32|         96|
    |grp_fu_1378_ce      |  14|          3|    1|          3|
    |grp_fu_1378_p0      |  14|          3|   32|         96|
    |grp_fu_1378_p1      |  14|          3|   32|         96|
    |grp_fu_1382_ce      |  14|          3|    1|          3|
    |grp_fu_1382_p0      |  14|          3|   32|         96|
    |grp_fu_1382_p1      |  14|          3|   32|         96|
    |grp_fu_1386_ce      |  14|          3|    1|          3|
    |grp_fu_1386_p0      |  14|          3|   32|         96|
    |grp_fu_1386_p1      |  14|          3|   32|         96|
    |grp_fu_1390_ce      |  14|          3|    1|          3|
    |grp_fu_1390_p0      |  14|          3|   32|         96|
    |grp_fu_1390_p1      |  14|          3|   32|         96|
    |grp_fu_1394_ce      |  14|          3|    1|          3|
    |grp_fu_1394_p0      |  14|          3|   32|         96|
    |grp_fu_1394_p1      |  14|          3|   32|         96|
    |grp_fu_1398_ce      |  14|          3|    1|          3|
    |grp_fu_1398_p0      |  14|          3|   32|         96|
    |grp_fu_1398_p1      |  14|          3|   32|         96|
    |grp_fu_1402_ce      |  14|          3|    1|          3|
    |grp_fu_1402_p0      |  14|          3|   32|         96|
    |grp_fu_1402_p1      |  14|          3|   32|         96|
    |grp_fu_1406_ce      |  14|          3|    1|          3|
    |grp_fu_1406_p0      |  14|          3|   32|         96|
    |grp_fu_1406_p1      |  14|          3|   32|         96|
    |grp_fu_1410_ce      |  14|          3|    1|          3|
    |grp_fu_1410_p0      |  14|          3|   32|         96|
    |grp_fu_1410_p1      |  14|          3|   32|         96|
    |grp_fu_1414_ce      |  14|          3|    1|          3|
    |grp_fu_1414_p0      |  14|          3|   32|         96|
    |grp_fu_1414_p1      |  14|          3|   32|         96|
    |grp_fu_1418_ce      |  14|          3|    1|          3|
    |grp_fu_1418_p0      |  14|          3|   32|         96|
    |grp_fu_1418_p1      |  14|          3|   32|         96|
    |grp_fu_1422_ce      |  14|          3|    1|          3|
    |grp_fu_1422_p0      |  14|          3|   32|         96|
    |grp_fu_1422_p1      |  14|          3|   32|         96|
    |grp_fu_1426_ce      |  14|          3|    1|          3|
    |grp_fu_1426_p0      |  14|          3|   32|         96|
    |grp_fu_1426_p1      |  14|          3|   32|         96|
    |grp_fu_1430_ce      |  14|          3|    1|          3|
    |grp_fu_1430_p0      |  14|          3|   32|         96|
    |grp_fu_1430_p1      |  14|          3|   32|         96|
    |grp_fu_1434_ce      |  14|          3|    1|          3|
    |grp_fu_1434_p0      |  14|          3|   32|         96|
    |grp_fu_1434_p1      |  14|          3|   32|         96|
    |grp_fu_1438_ce      |  14|          3|    1|          3|
    |grp_fu_1438_p0      |  14|          3|   32|         96|
    |grp_fu_1438_p1      |  14|          3|   32|         96|
    |grp_fu_1442_ce      |  14|          3|    1|          3|
    |grp_fu_1442_p0      |  14|          3|   32|         96|
    |grp_fu_1442_p1      |  14|          3|   32|         96|
    |grp_fu_1446_ce      |  14|          3|    1|          3|
    |grp_fu_1446_p0      |  14|          3|   32|         96|
    |grp_fu_1446_p1      |  14|          3|   32|         96|
    |grp_fu_1450_ce      |  14|          3|    1|          3|
    |grp_fu_1450_p0      |  14|          3|   32|         96|
    |grp_fu_1450_p1      |  14|          3|   32|         96|
    |grp_fu_1454_ce      |  14|          3|    1|          3|
    |grp_fu_1454_p0      |  14|          3|   32|         96|
    |grp_fu_1454_p1      |  14|          3|   32|         96|
    |grp_fu_1458_ce      |  14|          3|    1|          3|
    |grp_fu_1458_p0      |  14|          3|   32|         96|
    |grp_fu_1458_p1      |  14|          3|   32|         96|
    |grp_fu_1462_ce      |  14|          3|    1|          3|
    |grp_fu_1462_p0      |  14|          3|   32|         96|
    |grp_fu_1462_p1      |  14|          3|   32|         96|
    |grp_fu_1466_ce      |  14|          3|    1|          3|
    |grp_fu_1466_p0      |  14|          3|   32|         96|
    |grp_fu_1466_p1      |  14|          3|   32|         96|
    |grp_fu_1470_ce      |  14|          3|    1|          3|
    |grp_fu_1470_p0      |  14|          3|   32|         96|
    |grp_fu_1470_p1      |  14|          3|   32|         96|
    |grp_fu_1474_ce      |  14|          3|    1|          3|
    |grp_fu_1474_p0      |  14|          3|   32|         96|
    |grp_fu_1474_p1      |  14|          3|   32|         96|
    |grp_fu_1478_ce      |  14|          3|    1|          3|
    |grp_fu_1478_p0      |  14|          3|   32|         96|
    |grp_fu_1478_p1      |  14|          3|   32|         96|
    |grp_fu_1482_ce      |  14|          3|    1|          3|
    |grp_fu_1482_p0      |  14|          3|   32|         96|
    |grp_fu_1482_p1      |  14|          3|   32|         96|
    |grp_fu_1486_ce      |  14|          3|    1|          3|
    |grp_fu_1486_p0      |  14|          3|   32|         96|
    |grp_fu_1486_p1      |  14|          3|   32|         96|
    |grp_fu_1490_ce      |  14|          3|    1|          3|
    |grp_fu_1490_p0      |  14|          3|   32|         96|
    |grp_fu_1490_p1      |  14|          3|   32|         96|
    |v0_0_0_address0     |  20|          4|   12|         48|
    |v0_0_0_ce0          |  20|          4|    1|          4|
    |v0_0_0_ce1          |   9|          2|    1|          2|
    |v0_0_1_address0     |  20|          4|   12|         48|
    |v0_0_1_ce0          |  20|          4|    1|          4|
    |v0_1_0_address0     |  20|          4|   12|         48|
    |v0_1_0_ce0          |  20|          4|    1|          4|
    |v0_1_0_ce1          |   9|          2|    1|          2|
    |v0_1_1_address0     |  20|          4|   12|         48|
    |v0_1_1_ce0          |  20|          4|    1|          4|
    |v0_2_0_address0     |  20|          4|   12|         48|
    |v0_2_0_ce0          |  20|          4|    1|          4|
    |v0_2_0_ce1          |   9|          2|    1|          2|
    |v0_2_1_address0     |  20|          4|   12|         48|
    |v0_2_1_ce0          |  20|          4|    1|          4|
    |v0_3_0_address0     |  20|          4|   12|         48|
    |v0_3_0_ce0          |  20|          4|    1|          4|
    |v0_3_0_ce1          |   9|          2|    1|          2|
    |v0_3_1_address0     |  20|          4|   12|         48|
    |v0_3_1_ce0          |  20|          4|    1|          4|
    |v0_4_0_address0     |  20|          4|   12|         48|
    |v0_4_0_ce0          |  20|          4|    1|          4|
    |v0_4_0_ce1          |   9|          2|    1|          2|
    |v0_4_1_address0     |  20|          4|   12|         48|
    |v0_4_1_ce0          |  20|          4|    1|          4|
    |v0_5_0_address0     |  20|          4|   12|         48|
    |v0_5_0_ce0          |  20|          4|    1|          4|
    |v0_5_0_ce1          |   9|          2|    1|          2|
    |v0_5_1_address0     |  20|          4|   12|         48|
    |v0_5_1_ce0          |  20|          4|    1|          4|
    |v0_6_0_address0     |  20|          4|   12|         48|
    |v0_6_0_ce0          |  20|          4|    1|          4|
    |v0_6_0_ce1          |   9|          2|    1|          2|
    |v0_6_1_address0     |  20|          4|   12|         48|
    |v0_6_1_ce0          |  20|          4|    1|          4|
    |v0_7_0_address0     |  20|          4|   12|         48|
    |v0_7_0_ce0          |  20|          4|    1|          4|
    |v0_7_0_ce1          |   9|          2|    1|          2|
    |v0_7_1_address0     |  20|          4|   12|         48|
    |v0_7_1_ce0          |  20|          4|    1|          4|
    |v0_8_0_address0     |  20|          4|   12|         48|
    |v0_8_0_ce0          |  20|          4|    1|          4|
    |v0_8_0_ce1          |   9|          2|    1|          2|
    |v0_8_1_address0     |  20|          4|   12|         48|
    |v0_8_1_ce0          |  20|          4|    1|          4|
    |v0_9_0_address0     |  20|          4|   12|         48|
    |v0_9_0_ce0          |  20|          4|    1|          4|
    |v0_9_0_ce1          |   9|          2|    1|          2|
    |v0_9_1_address0     |  20|          4|   12|         48|
    |v0_9_1_ce0          |  20|          4|    1|          4|
    |v1_0_address0       |  20|          4|    7|         28|
    |v1_0_address1       |  14|          3|    7|         21|
    |v1_0_ce0            |  20|          4|    1|          4|
    |v1_0_ce1            |  14|          3|    1|          3|
    |v1_0_we0            |   9|          2|    1|          2|
    |v1_1_address0       |  20|          4|    7|         28|
    |v1_1_address1       |  14|          3|    7|         21|
    |v1_1_ce0            |  20|          4|    1|          4|
    |v1_1_ce1            |  14|          3|    1|          3|
    |v1_1_we0            |   9|          2|    1|          2|
    |v2_0_address0       |  14|          3|    5|         15|
    |v2_0_ce0            |  14|          3|    1|          3|
    |v2_0_ce1            |   9|          2|    1|          2|
    |v2_0_we0            |   9|          2|    1|          2|
    |v2_10_address0      |  14|          3|    5|         15|
    |v2_10_ce0           |  14|          3|    1|          3|
    |v2_10_ce1           |   9|          2|    1|          2|
    |v2_10_we0           |   9|          2|    1|          2|
    |v2_11_address0      |  14|          3|    5|         15|
    |v2_11_ce0           |  14|          3|    1|          3|
    |v2_11_ce1           |   9|          2|    1|          2|
    |v2_11_we0           |   9|          2|    1|          2|
    |v2_1_address0       |  14|          3|    5|         15|
    |v2_1_ce0            |  14|          3|    1|          3|
    |v2_1_ce1            |   9|          2|    1|          2|
    |v2_1_we0            |   9|          2|    1|          2|
    |v2_2_address0       |  14|          3|    5|         15|
    |v2_2_ce0            |  14|          3|    1|          3|
    |v2_2_ce1            |   9|          2|    1|          2|
    |v2_2_we0            |   9|          2|    1|          2|
    |v2_3_address0       |  14|          3|    5|         15|
    |v2_3_ce0            |  14|          3|    1|          3|
    |v2_3_ce1            |   9|          2|    1|          2|
    |v2_3_we0            |   9|          2|    1|          2|
    |v2_4_address0       |  14|          3|    5|         15|
    |v2_4_ce0            |  14|          3|    1|          3|
    |v2_4_ce1            |   9|          2|    1|          2|
    |v2_4_we0            |   9|          2|    1|          2|
    |v2_5_address0       |  14|          3|    5|         15|
    |v2_5_ce0            |  14|          3|    1|          3|
    |v2_5_ce1            |   9|          2|    1|          2|
    |v2_5_we0            |   9|          2|    1|          2|
    |v2_6_address0       |  14|          3|    5|         15|
    |v2_6_ce0            |  14|          3|    1|          3|
    |v2_6_ce1            |   9|          2|    1|          2|
    |v2_6_we0            |   9|          2|    1|          2|
    |v2_7_address0       |  14|          3|    5|         15|
    |v2_7_ce0            |  14|          3|    1|          3|
    |v2_7_ce1            |   9|          2|    1|          2|
    |v2_7_we0            |   9|          2|    1|          2|
    |v2_8_address0       |  14|          3|    5|         15|
    |v2_8_ce0            |  14|          3|    1|          3|
    |v2_8_ce1            |   9|          2|    1|          2|
    |v2_8_we0            |   9|          2|    1|          2|
    |v2_9_address0       |  14|          3|    5|         15|
    |v2_9_ce0            |  14|          3|    1|          3|
    |v2_9_ce1            |   9|          2|    1|          2|
    |v2_9_we0            |   9|          2|    1|          2|
    |v5_100_address0     |  14|          3|    9|         27|
    |v5_100_ce0          |  14|          3|    1|          3|
    |v5_100_we0          |   9|          2|    1|          2|
    |v5_101_address0     |  14|          3|    9|         27|
    |v5_101_ce0          |  14|          3|    1|          3|
    |v5_101_we0          |   9|          2|    1|          2|
    |v5_102_address0     |  14|          3|    9|         27|
    |v5_102_ce0          |  14|          3|    1|          3|
    |v5_102_we0          |   9|          2|    1|          2|
    |v5_103_address0     |  14|          3|    9|         27|
    |v5_103_ce0          |  14|          3|    1|          3|
    |v5_103_we0          |   9|          2|    1|          2|
    |v5_104_address0     |  14|          3|    9|         27|
    |v5_104_ce0          |  14|          3|    1|          3|
    |v5_104_we0          |   9|          2|    1|          2|
    |v5_105_address0     |  14|          3|    9|         27|
    |v5_105_ce0          |  14|          3|    1|          3|
    |v5_105_we0          |   9|          2|    1|          2|
    |v5_106_address0     |  14|          3|    9|         27|
    |v5_106_ce0          |  14|          3|    1|          3|
    |v5_106_we0          |   9|          2|    1|          2|
    |v5_107_address0     |  14|          3|    9|         27|
    |v5_107_ce0          |  14|          3|    1|          3|
    |v5_107_we0          |   9|          2|    1|          2|
    |v5_108_address0     |  14|          3|    9|         27|
    |v5_108_ce0          |  14|          3|    1|          3|
    |v5_108_we0          |   9|          2|    1|          2|
    |v5_109_address0     |  14|          3|    9|         27|
    |v5_109_ce0          |  14|          3|    1|          3|
    |v5_109_we0          |   9|          2|    1|          2|
    |v5_10_address0      |  14|          3|    9|         27|
    |v5_10_ce0           |  14|          3|    1|          3|
    |v5_10_we0           |   9|          2|    1|          2|
    |v5_110_address0     |  14|          3|    9|         27|
    |v5_110_ce0          |  14|          3|    1|          3|
    |v5_110_we0          |   9|          2|    1|          2|
    |v5_111_address0     |  14|          3|    9|         27|
    |v5_111_ce0          |  14|          3|    1|          3|
    |v5_111_we0          |   9|          2|    1|          2|
    |v5_112_address0     |  14|          3|    9|         27|
    |v5_112_ce0          |  14|          3|    1|          3|
    |v5_112_we0          |   9|          2|    1|          2|
    |v5_113_address0     |  14|          3|    9|         27|
    |v5_113_ce0          |  14|          3|    1|          3|
    |v5_113_we0          |   9|          2|    1|          2|
    |v5_114_address0     |  14|          3|    9|         27|
    |v5_114_ce0          |  14|          3|    1|          3|
    |v5_114_we0          |   9|          2|    1|          2|
    |v5_115_address0     |  14|          3|    9|         27|
    |v5_115_ce0          |  14|          3|    1|          3|
    |v5_115_we0          |   9|          2|    1|          2|
    |v5_116_address0     |  14|          3|    9|         27|
    |v5_116_ce0          |  14|          3|    1|          3|
    |v5_116_we0          |   9|          2|    1|          2|
    |v5_117_address0     |  14|          3|    9|         27|
    |v5_117_ce0          |  14|          3|    1|          3|
    |v5_117_we0          |   9|          2|    1|          2|
    |v5_118_address0     |  14|          3|    9|         27|
    |v5_118_ce0          |  14|          3|    1|          3|
    |v5_118_we0          |   9|          2|    1|          2|
    |v5_119_address0     |  14|          3|    9|         27|
    |v5_119_ce0          |  14|          3|    1|          3|
    |v5_119_we0          |   9|          2|    1|          2|
    |v5_11_address0      |  14|          3|    9|         27|
    |v5_11_ce0           |  14|          3|    1|          3|
    |v5_11_we0           |   9|          2|    1|          2|
    |v5_120_address0     |  14|          3|    9|         27|
    |v5_120_ce0          |  14|          3|    1|          3|
    |v5_120_we0          |   9|          2|    1|          2|
    |v5_121_address0     |  14|          3|    9|         27|
    |v5_121_ce0          |  14|          3|    1|          3|
    |v5_121_we0          |   9|          2|    1|          2|
    |v5_122_address0     |  14|          3|    9|         27|
    |v5_122_ce0          |  14|          3|    1|          3|
    |v5_122_we0          |   9|          2|    1|          2|
    |v5_123_address0     |  14|          3|    9|         27|
    |v5_123_ce0          |  14|          3|    1|          3|
    |v5_123_we0          |   9|          2|    1|          2|
    |v5_124_address0     |  14|          3|    9|         27|
    |v5_124_ce0          |  14|          3|    1|          3|
    |v5_124_we0          |   9|          2|    1|          2|
    |v5_125_address0     |  14|          3|    9|         27|
    |v5_125_ce0          |  14|          3|    1|          3|
    |v5_125_we0          |   9|          2|    1|          2|
    |v5_126_address0     |  14|          3|    9|         27|
    |v5_126_ce0          |  14|          3|    1|          3|
    |v5_126_we0          |   9|          2|    1|          2|
    |v5_127_address0     |  14|          3|    9|         27|
    |v5_127_ce0          |  14|          3|    1|          3|
    |v5_127_we0          |   9|          2|    1|          2|
    |v5_12_address0      |  14|          3|    9|         27|
    |v5_12_ce0           |  14|          3|    1|          3|
    |v5_12_we0           |   9|          2|    1|          2|
    |v5_13_address0      |  14|          3|    9|         27|
    |v5_13_ce0           |  14|          3|    1|          3|
    |v5_13_we0           |   9|          2|    1|          2|
    |v5_14_address0      |  14|          3|    9|         27|
    |v5_14_ce0           |  14|          3|    1|          3|
    |v5_14_we0           |   9|          2|    1|          2|
    |v5_15_address0      |  14|          3|    9|         27|
    |v5_15_ce0           |  14|          3|    1|          3|
    |v5_15_we0           |   9|          2|    1|          2|
    |v5_16_address0      |  14|          3|    9|         27|
    |v5_16_ce0           |  14|          3|    1|          3|
    |v5_16_we0           |   9|          2|    1|          2|
    |v5_17_address0      |  14|          3|    9|         27|
    |v5_17_ce0           |  14|          3|    1|          3|
    |v5_17_we0           |   9|          2|    1|          2|
    |v5_18_address0      |  14|          3|    9|         27|
    |v5_18_ce0           |  14|          3|    1|          3|
    |v5_18_we0           |   9|          2|    1|          2|
    |v5_19_address0      |  14|          3|    9|         27|
    |v5_19_ce0           |  14|          3|    1|          3|
    |v5_19_we0           |   9|          2|    1|          2|
    |v5_1_address0       |  14|          3|    9|         27|
    |v5_1_ce0            |  14|          3|    1|          3|
    |v5_1_we0            |   9|          2|    1|          2|
    |v5_20_address0      |  14|          3|    9|         27|
    |v5_20_ce0           |  14|          3|    1|          3|
    |v5_20_we0           |   9|          2|    1|          2|
    |v5_21_address0      |  14|          3|    9|         27|
    |v5_21_ce0           |  14|          3|    1|          3|
    |v5_21_we0           |   9|          2|    1|          2|
    |v5_22_address0      |  14|          3|    9|         27|
    |v5_22_ce0           |  14|          3|    1|          3|
    |v5_22_we0           |   9|          2|    1|          2|
    |v5_23_address0      |  14|          3|    9|         27|
    |v5_23_ce0           |  14|          3|    1|          3|
    |v5_23_we0           |   9|          2|    1|          2|
    |v5_24_address0      |  14|          3|    9|         27|
    |v5_24_ce0           |  14|          3|    1|          3|
    |v5_24_we0           |   9|          2|    1|          2|
    |v5_25_address0      |  14|          3|    9|         27|
    |v5_25_ce0           |  14|          3|    1|          3|
    |v5_25_we0           |   9|          2|    1|          2|
    |v5_26_address0      |  14|          3|    9|         27|
    |v5_26_ce0           |  14|          3|    1|          3|
    |v5_26_we0           |   9|          2|    1|          2|
    |v5_27_address0      |  14|          3|    9|         27|
    |v5_27_ce0           |  14|          3|    1|          3|
    |v5_27_we0           |   9|          2|    1|          2|
    |v5_28_address0      |  14|          3|    9|         27|
    |v5_28_ce0           |  14|          3|    1|          3|
    |v5_28_we0           |   9|          2|    1|          2|
    |v5_29_address0      |  14|          3|    9|         27|
    |v5_29_ce0           |  14|          3|    1|          3|
    |v5_29_we0           |   9|          2|    1|          2|
    |v5_2_address0       |  14|          3|    9|         27|
    |v5_2_ce0            |  14|          3|    1|          3|
    |v5_2_we0            |   9|          2|    1|          2|
    |v5_30_address0      |  14|          3|    9|         27|
    |v5_30_ce0           |  14|          3|    1|          3|
    |v5_30_we0           |   9|          2|    1|          2|
    |v5_31_address0      |  14|          3|    9|         27|
    |v5_31_ce0           |  14|          3|    1|          3|
    |v5_31_we0           |   9|          2|    1|          2|
    |v5_32_address0      |  14|          3|    9|         27|
    |v5_32_ce0           |  14|          3|    1|          3|
    |v5_32_we0           |   9|          2|    1|          2|
    |v5_33_address0      |  14|          3|    9|         27|
    |v5_33_ce0           |  14|          3|    1|          3|
    |v5_33_we0           |   9|          2|    1|          2|
    |v5_34_address0      |  14|          3|    9|         27|
    |v5_34_ce0           |  14|          3|    1|          3|
    |v5_34_we0           |   9|          2|    1|          2|
    |v5_35_address0      |  14|          3|    9|         27|
    |v5_35_ce0           |  14|          3|    1|          3|
    |v5_35_we0           |   9|          2|    1|          2|
    |v5_36_address0      |  14|          3|    9|         27|
    |v5_36_ce0           |  14|          3|    1|          3|
    |v5_36_we0           |   9|          2|    1|          2|
    |v5_37_address0      |  14|          3|    9|         27|
    |v5_37_ce0           |  14|          3|    1|          3|
    |v5_37_we0           |   9|          2|    1|          2|
    |v5_38_address0      |  14|          3|    9|         27|
    |v5_38_ce0           |  14|          3|    1|          3|
    |v5_38_we0           |   9|          2|    1|          2|
    |v5_39_address0      |  14|          3|    9|         27|
    |v5_39_ce0           |  14|          3|    1|          3|
    |v5_39_we0           |   9|          2|    1|          2|
    |v5_3_address0       |  14|          3|    9|         27|
    |v5_3_ce0            |  14|          3|    1|          3|
    |v5_3_we0            |   9|          2|    1|          2|
    |v5_40_address0      |  14|          3|    9|         27|
    |v5_40_ce0           |  14|          3|    1|          3|
    |v5_40_we0           |   9|          2|    1|          2|
    |v5_41_address0      |  14|          3|    9|         27|
    |v5_41_ce0           |  14|          3|    1|          3|
    |v5_41_we0           |   9|          2|    1|          2|
    |v5_42_address0      |  14|          3|    9|         27|
    |v5_42_ce0           |  14|          3|    1|          3|
    |v5_42_we0           |   9|          2|    1|          2|
    |v5_43_address0      |  14|          3|    9|         27|
    |v5_43_ce0           |  14|          3|    1|          3|
    |v5_43_we0           |   9|          2|    1|          2|
    |v5_44_address0      |  14|          3|    9|         27|
    |v5_44_ce0           |  14|          3|    1|          3|
    |v5_44_we0           |   9|          2|    1|          2|
    |v5_45_address0      |  14|          3|    9|         27|
    |v5_45_ce0           |  14|          3|    1|          3|
    |v5_45_we0           |   9|          2|    1|          2|
    |v5_46_address0      |  14|          3|    9|         27|
    |v5_46_ce0           |  14|          3|    1|          3|
    |v5_46_we0           |   9|          2|    1|          2|
    |v5_47_address0      |  14|          3|    9|         27|
    |v5_47_ce0           |  14|          3|    1|          3|
    |v5_47_we0           |   9|          2|    1|          2|
    |v5_48_address0      |  14|          3|    9|         27|
    |v5_48_ce0           |  14|          3|    1|          3|
    |v5_48_we0           |   9|          2|    1|          2|
    |v5_49_address0      |  14|          3|    9|         27|
    |v5_49_ce0           |  14|          3|    1|          3|
    |v5_49_we0           |   9|          2|    1|          2|
    |v5_4_address0       |  14|          3|    9|         27|
    |v5_4_ce0            |  14|          3|    1|          3|
    |v5_4_we0            |   9|          2|    1|          2|
    |v5_50_address0      |  14|          3|    9|         27|
    |v5_50_ce0           |  14|          3|    1|          3|
    |v5_50_we0           |   9|          2|    1|          2|
    |v5_51_address0      |  14|          3|    9|         27|
    |v5_51_ce0           |  14|          3|    1|          3|
    |v5_51_we0           |   9|          2|    1|          2|
    |v5_52_address0      |  14|          3|    9|         27|
    |v5_52_ce0           |  14|          3|    1|          3|
    |v5_52_we0           |   9|          2|    1|          2|
    |v5_53_address0      |  14|          3|    9|         27|
    |v5_53_ce0           |  14|          3|    1|          3|
    |v5_53_we0           |   9|          2|    1|          2|
    |v5_54_address0      |  14|          3|    9|         27|
    |v5_54_ce0           |  14|          3|    1|          3|
    |v5_54_we0           |   9|          2|    1|          2|
    |v5_55_address0      |  14|          3|    9|         27|
    |v5_55_ce0           |  14|          3|    1|          3|
    |v5_55_we0           |   9|          2|    1|          2|
    |v5_56_address0      |  14|          3|    9|         27|
    |v5_56_ce0           |  14|          3|    1|          3|
    |v5_56_we0           |   9|          2|    1|          2|
    |v5_57_address0      |  14|          3|    9|         27|
    |v5_57_ce0           |  14|          3|    1|          3|
    |v5_57_we0           |   9|          2|    1|          2|
    |v5_58_address0      |  14|          3|    9|         27|
    |v5_58_ce0           |  14|          3|    1|          3|
    |v5_58_we0           |   9|          2|    1|          2|
    |v5_59_address0      |  14|          3|    9|         27|
    |v5_59_ce0           |  14|          3|    1|          3|
    |v5_59_we0           |   9|          2|    1|          2|
    |v5_5_address0       |  14|          3|    9|         27|
    |v5_5_ce0            |  14|          3|    1|          3|
    |v5_5_we0            |   9|          2|    1|          2|
    |v5_60_address0      |  14|          3|    9|         27|
    |v5_60_ce0           |  14|          3|    1|          3|
    |v5_60_we0           |   9|          2|    1|          2|
    |v5_61_address0      |  14|          3|    9|         27|
    |v5_61_ce0           |  14|          3|    1|          3|
    |v5_61_we0           |   9|          2|    1|          2|
    |v5_62_address0      |  14|          3|    9|         27|
    |v5_62_ce0           |  14|          3|    1|          3|
    |v5_62_we0           |   9|          2|    1|          2|
    |v5_63_address0      |  14|          3|    9|         27|
    |v5_63_ce0           |  14|          3|    1|          3|
    |v5_63_we0           |   9|          2|    1|          2|
    |v5_64_address0      |  14|          3|    9|         27|
    |v5_64_ce0           |  14|          3|    1|          3|
    |v5_64_we0           |   9|          2|    1|          2|
    |v5_65_address0      |  14|          3|    9|         27|
    |v5_65_ce0           |  14|          3|    1|          3|
    |v5_65_we0           |   9|          2|    1|          2|
    |v5_66_address0      |  14|          3|    9|         27|
    |v5_66_ce0           |  14|          3|    1|          3|
    |v5_66_we0           |   9|          2|    1|          2|
    |v5_67_address0      |  14|          3|    9|         27|
    |v5_67_ce0           |  14|          3|    1|          3|
    |v5_67_we0           |   9|          2|    1|          2|
    |v5_68_address0      |  14|          3|    9|         27|
    |v5_68_ce0           |  14|          3|    1|          3|
    |v5_68_we0           |   9|          2|    1|          2|
    |v5_69_address0      |  14|          3|    9|         27|
    |v5_69_ce0           |  14|          3|    1|          3|
    |v5_69_we0           |   9|          2|    1|          2|
    |v5_6_address0       |  14|          3|    9|         27|
    |v5_6_ce0            |  14|          3|    1|          3|
    |v5_6_we0            |   9|          2|    1|          2|
    |v5_70_address0      |  14|          3|    9|         27|
    |v5_70_ce0           |  14|          3|    1|          3|
    |v5_70_we0           |   9|          2|    1|          2|
    |v5_71_address0      |  14|          3|    9|         27|
    |v5_71_ce0           |  14|          3|    1|          3|
    |v5_71_we0           |   9|          2|    1|          2|
    |v5_72_address0      |  14|          3|    9|         27|
    |v5_72_ce0           |  14|          3|    1|          3|
    |v5_72_we0           |   9|          2|    1|          2|
    |v5_73_address0      |  14|          3|    9|         27|
    |v5_73_ce0           |  14|          3|    1|          3|
    |v5_73_we0           |   9|          2|    1|          2|
    |v5_74_address0      |  14|          3|    9|         27|
    |v5_74_ce0           |  14|          3|    1|          3|
    |v5_74_we0           |   9|          2|    1|          2|
    |v5_75_address0      |  14|          3|    9|         27|
    |v5_75_ce0           |  14|          3|    1|          3|
    |v5_75_we0           |   9|          2|    1|          2|
    |v5_76_address0      |  14|          3|    9|         27|
    |v5_76_ce0           |  14|          3|    1|          3|
    |v5_76_we0           |   9|          2|    1|          2|
    |v5_77_address0      |  14|          3|    9|         27|
    |v5_77_ce0           |  14|          3|    1|          3|
    |v5_77_we0           |   9|          2|    1|          2|
    |v5_78_address0      |  14|          3|    9|         27|
    |v5_78_ce0           |  14|          3|    1|          3|
    |v5_78_we0           |   9|          2|    1|          2|
    |v5_79_address0      |  14|          3|    9|         27|
    |v5_79_ce0           |  14|          3|    1|          3|
    |v5_79_we0           |   9|          2|    1|          2|
    |v5_7_address0       |  14|          3|    9|         27|
    |v5_7_ce0            |  14|          3|    1|          3|
    |v5_7_we0            |   9|          2|    1|          2|
    |v5_80_address0      |  14|          3|    9|         27|
    |v5_80_ce0           |  14|          3|    1|          3|
    |v5_80_we0           |   9|          2|    1|          2|
    |v5_81_address0      |  14|          3|    9|         27|
    |v5_81_ce0           |  14|          3|    1|          3|
    |v5_81_we0           |   9|          2|    1|          2|
    |v5_82_address0      |  14|          3|    9|         27|
    |v5_82_ce0           |  14|          3|    1|          3|
    |v5_82_we0           |   9|          2|    1|          2|
    |v5_83_address0      |  14|          3|    9|         27|
    |v5_83_ce0           |  14|          3|    1|          3|
    |v5_83_we0           |   9|          2|    1|          2|
    |v5_84_address0      |  14|          3|    9|         27|
    |v5_84_ce0           |  14|          3|    1|          3|
    |v5_84_we0           |   9|          2|    1|          2|
    |v5_85_address0      |  14|          3|    9|         27|
    |v5_85_ce0           |  14|          3|    1|          3|
    |v5_85_we0           |   9|          2|    1|          2|
    |v5_86_address0      |  14|          3|    9|         27|
    |v5_86_ce0           |  14|          3|    1|          3|
    |v5_86_we0           |   9|          2|    1|          2|
    |v5_87_address0      |  14|          3|    9|         27|
    |v5_87_ce0           |  14|          3|    1|          3|
    |v5_87_we0           |   9|          2|    1|          2|
    |v5_88_address0      |  14|          3|    9|         27|
    |v5_88_ce0           |  14|          3|    1|          3|
    |v5_88_we0           |   9|          2|    1|          2|
    |v5_89_address0      |  14|          3|    9|         27|
    |v5_89_ce0           |  14|          3|    1|          3|
    |v5_89_we0           |   9|          2|    1|          2|
    |v5_8_address0       |  14|          3|    9|         27|
    |v5_8_ce0            |  14|          3|    1|          3|
    |v5_8_we0            |   9|          2|    1|          2|
    |v5_90_address0      |  14|          3|    9|         27|
    |v5_90_ce0           |  14|          3|    1|          3|
    |v5_90_we0           |   9|          2|    1|          2|
    |v5_91_address0      |  14|          3|    9|         27|
    |v5_91_ce0           |  14|          3|    1|          3|
    |v5_91_we0           |   9|          2|    1|          2|
    |v5_92_address0      |  14|          3|    9|         27|
    |v5_92_ce0           |  14|          3|    1|          3|
    |v5_92_we0           |   9|          2|    1|          2|
    |v5_93_address0      |  14|          3|    9|         27|
    |v5_93_ce0           |  14|          3|    1|          3|
    |v5_93_we0           |   9|          2|    1|          2|
    |v5_94_address0      |  14|          3|    9|         27|
    |v5_94_ce0           |  14|          3|    1|          3|
    |v5_94_we0           |   9|          2|    1|          2|
    |v5_95_address0      |  14|          3|    9|         27|
    |v5_95_ce0           |  14|          3|    1|          3|
    |v5_95_we0           |   9|          2|    1|          2|
    |v5_96_address0      |  14|          3|    9|         27|
    |v5_96_ce0           |  14|          3|    1|          3|
    |v5_96_we0           |   9|          2|    1|          2|
    |v5_97_address0      |  14|          3|    9|         27|
    |v5_97_ce0           |  14|          3|    1|          3|
    |v5_97_we0           |   9|          2|    1|          2|
    |v5_98_address0      |  14|          3|    9|         27|
    |v5_98_ce0           |  14|          3|    1|          3|
    |v5_98_we0           |   9|          2|    1|          2|
    |v5_99_address0      |  14|          3|    9|         27|
    |v5_99_ce0           |  14|          3|    1|          3|
    |v5_99_we0           |   9|          2|    1|          2|
    |v5_9_address0       |  14|          3|    9|         27|
    |v5_9_ce0            |  14|          3|    1|          3|
    |v5_9_we0            |   9|          2|    1|          2|
    |v5_address0         |  14|          3|    9|         27|
    |v5_ce0              |  14|          3|    1|          3|
    |v5_we0              |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |7901|       1687| 4021|      12443|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                             Name                                             | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                     |  8|   0|    8|          0|
    |grp_test_cor_Pipeline_VITIS_LOOP_2176_8_VITIS_LOOP_2177_9_fu_1058_ap_start_reg                |  1|   0|    1|          0|
    |grp_test_cor_Pipeline_VITIS_LOOP_360_3_VITIS_LOOP_361_4_fu_810_ap_start_reg                   |  1|   0|    1|          0|
    |grp_test_cor_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_762_ap_start_reg                     |  1|   0|    1|          0|
    |grp_test_cor_Pipeline_VITIS_LOOP_947_5_VITIS_LOOP_948_6_VITIS_LOOP_949_7_fu_882_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                         | 12|   0|   12|          0|
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_AWADDR   |   in|    4|       s_axi|          ctrl|   return void|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|          ctrl|   return void|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|          ctrl|   return void|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_ARADDR   |   in|    4|       s_axi|          ctrl|   return void|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|          ctrl|   return void|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|          ctrl|   return void|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|          ctrl|   return void|
|ap_clk              |   in|    1|  ap_ctrl_hs|      test_cor|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|      test_cor|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|      test_cor|  return value|
|v0_0_0_address0     |  out|   12|   ap_memory|        v0_0_0|         array|
|v0_0_0_ce0          |  out|    1|   ap_memory|        v0_0_0|         array|
|v0_0_0_q0           |   in|   32|   ap_memory|        v0_0_0|         array|
|v0_0_0_address1     |  out|   12|   ap_memory|        v0_0_0|         array|
|v0_0_0_ce1          |  out|    1|   ap_memory|        v0_0_0|         array|
|v0_0_0_q1           |   in|   32|   ap_memory|        v0_0_0|         array|
|v0_0_1_address0     |  out|   12|   ap_memory|        v0_0_1|         array|
|v0_0_1_ce0          |  out|    1|   ap_memory|        v0_0_1|         array|
|v0_0_1_q0           |   in|   32|   ap_memory|        v0_0_1|         array|
|v0_1_0_address0     |  out|   12|   ap_memory|        v0_1_0|         array|
|v0_1_0_ce0          |  out|    1|   ap_memory|        v0_1_0|         array|
|v0_1_0_q0           |   in|   32|   ap_memory|        v0_1_0|         array|
|v0_1_0_address1     |  out|   12|   ap_memory|        v0_1_0|         array|
|v0_1_0_ce1          |  out|    1|   ap_memory|        v0_1_0|         array|
|v0_1_0_q1           |   in|   32|   ap_memory|        v0_1_0|         array|
|v0_1_1_address0     |  out|   12|   ap_memory|        v0_1_1|         array|
|v0_1_1_ce0          |  out|    1|   ap_memory|        v0_1_1|         array|
|v0_1_1_q0           |   in|   32|   ap_memory|        v0_1_1|         array|
|v0_2_0_address0     |  out|   12|   ap_memory|        v0_2_0|         array|
|v0_2_0_ce0          |  out|    1|   ap_memory|        v0_2_0|         array|
|v0_2_0_q0           |   in|   32|   ap_memory|        v0_2_0|         array|
|v0_2_0_address1     |  out|   12|   ap_memory|        v0_2_0|         array|
|v0_2_0_ce1          |  out|    1|   ap_memory|        v0_2_0|         array|
|v0_2_0_q1           |   in|   32|   ap_memory|        v0_2_0|         array|
|v0_2_1_address0     |  out|   12|   ap_memory|        v0_2_1|         array|
|v0_2_1_ce0          |  out|    1|   ap_memory|        v0_2_1|         array|
|v0_2_1_q0           |   in|   32|   ap_memory|        v0_2_1|         array|
|v0_3_0_address0     |  out|   12|   ap_memory|        v0_3_0|         array|
|v0_3_0_ce0          |  out|    1|   ap_memory|        v0_3_0|         array|
|v0_3_0_q0           |   in|   32|   ap_memory|        v0_3_0|         array|
|v0_3_0_address1     |  out|   12|   ap_memory|        v0_3_0|         array|
|v0_3_0_ce1          |  out|    1|   ap_memory|        v0_3_0|         array|
|v0_3_0_q1           |   in|   32|   ap_memory|        v0_3_0|         array|
|v0_3_1_address0     |  out|   12|   ap_memory|        v0_3_1|         array|
|v0_3_1_ce0          |  out|    1|   ap_memory|        v0_3_1|         array|
|v0_3_1_q0           |   in|   32|   ap_memory|        v0_3_1|         array|
|v0_4_0_address0     |  out|   12|   ap_memory|        v0_4_0|         array|
|v0_4_0_ce0          |  out|    1|   ap_memory|        v0_4_0|         array|
|v0_4_0_q0           |   in|   32|   ap_memory|        v0_4_0|         array|
|v0_4_0_address1     |  out|   12|   ap_memory|        v0_4_0|         array|
|v0_4_0_ce1          |  out|    1|   ap_memory|        v0_4_0|         array|
|v0_4_0_q1           |   in|   32|   ap_memory|        v0_4_0|         array|
|v0_4_1_address0     |  out|   12|   ap_memory|        v0_4_1|         array|
|v0_4_1_ce0          |  out|    1|   ap_memory|        v0_4_1|         array|
|v0_4_1_q0           |   in|   32|   ap_memory|        v0_4_1|         array|
|v0_5_0_address0     |  out|   12|   ap_memory|        v0_5_0|         array|
|v0_5_0_ce0          |  out|    1|   ap_memory|        v0_5_0|         array|
|v0_5_0_q0           |   in|   32|   ap_memory|        v0_5_0|         array|
|v0_5_0_address1     |  out|   12|   ap_memory|        v0_5_0|         array|
|v0_5_0_ce1          |  out|    1|   ap_memory|        v0_5_0|         array|
|v0_5_0_q1           |   in|   32|   ap_memory|        v0_5_0|         array|
|v0_5_1_address0     |  out|   12|   ap_memory|        v0_5_1|         array|
|v0_5_1_ce0          |  out|    1|   ap_memory|        v0_5_1|         array|
|v0_5_1_q0           |   in|   32|   ap_memory|        v0_5_1|         array|
|v0_6_0_address0     |  out|   12|   ap_memory|        v0_6_0|         array|
|v0_6_0_ce0          |  out|    1|   ap_memory|        v0_6_0|         array|
|v0_6_0_q0           |   in|   32|   ap_memory|        v0_6_0|         array|
|v0_6_0_address1     |  out|   12|   ap_memory|        v0_6_0|         array|
|v0_6_0_ce1          |  out|    1|   ap_memory|        v0_6_0|         array|
|v0_6_0_q1           |   in|   32|   ap_memory|        v0_6_0|         array|
|v0_6_1_address0     |  out|   12|   ap_memory|        v0_6_1|         array|
|v0_6_1_ce0          |  out|    1|   ap_memory|        v0_6_1|         array|
|v0_6_1_q0           |   in|   32|   ap_memory|        v0_6_1|         array|
|v0_7_0_address0     |  out|   12|   ap_memory|        v0_7_0|         array|
|v0_7_0_ce0          |  out|    1|   ap_memory|        v0_7_0|         array|
|v0_7_0_q0           |   in|   32|   ap_memory|        v0_7_0|         array|
|v0_7_0_address1     |  out|   12|   ap_memory|        v0_7_0|         array|
|v0_7_0_ce1          |  out|    1|   ap_memory|        v0_7_0|         array|
|v0_7_0_q1           |   in|   32|   ap_memory|        v0_7_0|         array|
|v0_7_1_address0     |  out|   12|   ap_memory|        v0_7_1|         array|
|v0_7_1_ce0          |  out|    1|   ap_memory|        v0_7_1|         array|
|v0_7_1_q0           |   in|   32|   ap_memory|        v0_7_1|         array|
|v0_8_0_address0     |  out|   12|   ap_memory|        v0_8_0|         array|
|v0_8_0_ce0          |  out|    1|   ap_memory|        v0_8_0|         array|
|v0_8_0_q0           |   in|   32|   ap_memory|        v0_8_0|         array|
|v0_8_0_address1     |  out|   12|   ap_memory|        v0_8_0|         array|
|v0_8_0_ce1          |  out|    1|   ap_memory|        v0_8_0|         array|
|v0_8_0_q1           |   in|   32|   ap_memory|        v0_8_0|         array|
|v0_8_1_address0     |  out|   12|   ap_memory|        v0_8_1|         array|
|v0_8_1_ce0          |  out|    1|   ap_memory|        v0_8_1|         array|
|v0_8_1_q0           |   in|   32|   ap_memory|        v0_8_1|         array|
|v0_9_0_address0     |  out|   12|   ap_memory|        v0_9_0|         array|
|v0_9_0_ce0          |  out|    1|   ap_memory|        v0_9_0|         array|
|v0_9_0_q0           |   in|   32|   ap_memory|        v0_9_0|         array|
|v0_9_0_address1     |  out|   12|   ap_memory|        v0_9_0|         array|
|v0_9_0_ce1          |  out|    1|   ap_memory|        v0_9_0|         array|
|v0_9_0_q1           |   in|   32|   ap_memory|        v0_9_0|         array|
|v0_9_1_address0     |  out|   12|   ap_memory|        v0_9_1|         array|
|v0_9_1_ce0          |  out|    1|   ap_memory|        v0_9_1|         array|
|v0_9_1_q0           |   in|   32|   ap_memory|        v0_9_1|         array|
|v1_0_address0       |  out|    7|   ap_memory|          v1_0|         array|
|v1_0_ce0            |  out|    1|   ap_memory|          v1_0|         array|
|v1_0_we0            |  out|    1|   ap_memory|          v1_0|         array|
|v1_0_d0             |  out|   32|   ap_memory|          v1_0|         array|
|v1_0_q0             |   in|   32|   ap_memory|          v1_0|         array|
|v1_0_address1       |  out|    7|   ap_memory|          v1_0|         array|
|v1_0_ce1            |  out|    1|   ap_memory|          v1_0|         array|
|v1_0_q1             |   in|   32|   ap_memory|          v1_0|         array|
|v1_1_address0       |  out|    7|   ap_memory|          v1_1|         array|
|v1_1_ce0            |  out|    1|   ap_memory|          v1_1|         array|
|v1_1_we0            |  out|    1|   ap_memory|          v1_1|         array|
|v1_1_d0             |  out|   32|   ap_memory|          v1_1|         array|
|v1_1_q0             |   in|   32|   ap_memory|          v1_1|         array|
|v1_1_address1       |  out|    7|   ap_memory|          v1_1|         array|
|v1_1_ce1            |  out|    1|   ap_memory|          v1_1|         array|
|v1_1_q1             |   in|   32|   ap_memory|          v1_1|         array|
|v2_0_address0       |  out|    5|   ap_memory|          v2_0|         array|
|v2_0_ce0            |  out|    1|   ap_memory|          v2_0|         array|
|v2_0_we0            |  out|    1|   ap_memory|          v2_0|         array|
|v2_0_d0             |  out|   32|   ap_memory|          v2_0|         array|
|v2_0_q0             |   in|   32|   ap_memory|          v2_0|         array|
|v2_0_address1       |  out|    5|   ap_memory|          v2_0|         array|
|v2_0_ce1            |  out|    1|   ap_memory|          v2_0|         array|
|v2_0_q1             |   in|   32|   ap_memory|          v2_0|         array|
|v2_1_address0       |  out|    5|   ap_memory|          v2_1|         array|
|v2_1_ce0            |  out|    1|   ap_memory|          v2_1|         array|
|v2_1_we0            |  out|    1|   ap_memory|          v2_1|         array|
|v2_1_d0             |  out|   32|   ap_memory|          v2_1|         array|
|v2_1_q0             |   in|   32|   ap_memory|          v2_1|         array|
|v2_1_address1       |  out|    5|   ap_memory|          v2_1|         array|
|v2_1_ce1            |  out|    1|   ap_memory|          v2_1|         array|
|v2_1_q1             |   in|   32|   ap_memory|          v2_1|         array|
|v2_2_address0       |  out|    5|   ap_memory|          v2_2|         array|
|v2_2_ce0            |  out|    1|   ap_memory|          v2_2|         array|
|v2_2_we0            |  out|    1|   ap_memory|          v2_2|         array|
|v2_2_d0             |  out|   32|   ap_memory|          v2_2|         array|
|v2_2_q0             |   in|   32|   ap_memory|          v2_2|         array|
|v2_2_address1       |  out|    5|   ap_memory|          v2_2|         array|
|v2_2_ce1            |  out|    1|   ap_memory|          v2_2|         array|
|v2_2_q1             |   in|   32|   ap_memory|          v2_2|         array|
|v2_3_address0       |  out|    5|   ap_memory|          v2_3|         array|
|v2_3_ce0            |  out|    1|   ap_memory|          v2_3|         array|
|v2_3_we0            |  out|    1|   ap_memory|          v2_3|         array|
|v2_3_d0             |  out|   32|   ap_memory|          v2_3|         array|
|v2_3_q0             |   in|   32|   ap_memory|          v2_3|         array|
|v2_3_address1       |  out|    5|   ap_memory|          v2_3|         array|
|v2_3_ce1            |  out|    1|   ap_memory|          v2_3|         array|
|v2_3_q1             |   in|   32|   ap_memory|          v2_3|         array|
|v2_4_address0       |  out|    5|   ap_memory|          v2_4|         array|
|v2_4_ce0            |  out|    1|   ap_memory|          v2_4|         array|
|v2_4_we0            |  out|    1|   ap_memory|          v2_4|         array|
|v2_4_d0             |  out|   32|   ap_memory|          v2_4|         array|
|v2_4_q0             |   in|   32|   ap_memory|          v2_4|         array|
|v2_4_address1       |  out|    5|   ap_memory|          v2_4|         array|
|v2_4_ce1            |  out|    1|   ap_memory|          v2_4|         array|
|v2_4_q1             |   in|   32|   ap_memory|          v2_4|         array|
|v2_5_address0       |  out|    5|   ap_memory|          v2_5|         array|
|v2_5_ce0            |  out|    1|   ap_memory|          v2_5|         array|
|v2_5_we0            |  out|    1|   ap_memory|          v2_5|         array|
|v2_5_d0             |  out|   32|   ap_memory|          v2_5|         array|
|v2_5_q0             |   in|   32|   ap_memory|          v2_5|         array|
|v2_5_address1       |  out|    5|   ap_memory|          v2_5|         array|
|v2_5_ce1            |  out|    1|   ap_memory|          v2_5|         array|
|v2_5_q1             |   in|   32|   ap_memory|          v2_5|         array|
|v2_6_address0       |  out|    5|   ap_memory|          v2_6|         array|
|v2_6_ce0            |  out|    1|   ap_memory|          v2_6|         array|
|v2_6_we0            |  out|    1|   ap_memory|          v2_6|         array|
|v2_6_d0             |  out|   32|   ap_memory|          v2_6|         array|
|v2_6_q0             |   in|   32|   ap_memory|          v2_6|         array|
|v2_6_address1       |  out|    5|   ap_memory|          v2_6|         array|
|v2_6_ce1            |  out|    1|   ap_memory|          v2_6|         array|
|v2_6_q1             |   in|   32|   ap_memory|          v2_6|         array|
|v2_7_address0       |  out|    5|   ap_memory|          v2_7|         array|
|v2_7_ce0            |  out|    1|   ap_memory|          v2_7|         array|
|v2_7_we0            |  out|    1|   ap_memory|          v2_7|         array|
|v2_7_d0             |  out|   32|   ap_memory|          v2_7|         array|
|v2_7_q0             |   in|   32|   ap_memory|          v2_7|         array|
|v2_7_address1       |  out|    5|   ap_memory|          v2_7|         array|
|v2_7_ce1            |  out|    1|   ap_memory|          v2_7|         array|
|v2_7_q1             |   in|   32|   ap_memory|          v2_7|         array|
|v2_8_address0       |  out|    5|   ap_memory|          v2_8|         array|
|v2_8_ce0            |  out|    1|   ap_memory|          v2_8|         array|
|v2_8_we0            |  out|    1|   ap_memory|          v2_8|         array|
|v2_8_d0             |  out|   32|   ap_memory|          v2_8|         array|
|v2_8_q0             |   in|   32|   ap_memory|          v2_8|         array|
|v2_8_address1       |  out|    5|   ap_memory|          v2_8|         array|
|v2_8_ce1            |  out|    1|   ap_memory|          v2_8|         array|
|v2_8_q1             |   in|   32|   ap_memory|          v2_8|         array|
|v2_9_address0       |  out|    5|   ap_memory|          v2_9|         array|
|v2_9_ce0            |  out|    1|   ap_memory|          v2_9|         array|
|v2_9_we0            |  out|    1|   ap_memory|          v2_9|         array|
|v2_9_d0             |  out|   32|   ap_memory|          v2_9|         array|
|v2_9_q0             |   in|   32|   ap_memory|          v2_9|         array|
|v2_9_address1       |  out|    5|   ap_memory|          v2_9|         array|
|v2_9_ce1            |  out|    1|   ap_memory|          v2_9|         array|
|v2_9_q1             |   in|   32|   ap_memory|          v2_9|         array|
|v2_10_address0      |  out|    5|   ap_memory|         v2_10|         array|
|v2_10_ce0           |  out|    1|   ap_memory|         v2_10|         array|
|v2_10_we0           |  out|    1|   ap_memory|         v2_10|         array|
|v2_10_d0            |  out|   32|   ap_memory|         v2_10|         array|
|v2_10_q0            |   in|   32|   ap_memory|         v2_10|         array|
|v2_10_address1      |  out|    5|   ap_memory|         v2_10|         array|
|v2_10_ce1           |  out|    1|   ap_memory|         v2_10|         array|
|v2_10_q1            |   in|   32|   ap_memory|         v2_10|         array|
|v2_11_address0      |  out|    5|   ap_memory|         v2_11|         array|
|v2_11_ce0           |  out|    1|   ap_memory|         v2_11|         array|
|v2_11_we0           |  out|    1|   ap_memory|         v2_11|         array|
|v2_11_d0            |  out|   32|   ap_memory|         v2_11|         array|
|v2_11_q0            |   in|   32|   ap_memory|         v2_11|         array|
|v2_11_address1      |  out|    5|   ap_memory|         v2_11|         array|
|v2_11_ce1           |  out|    1|   ap_memory|         v2_11|         array|
|v2_11_q1            |   in|   32|   ap_memory|         v2_11|         array|
|v3_0_0_address0     |  out|   10|   ap_memory|        v3_0_0|         array|
|v3_0_0_ce0          |  out|    1|   ap_memory|        v3_0_0|         array|
|v3_0_0_we0          |  out|    1|   ap_memory|        v3_0_0|         array|
|v3_0_0_d0           |  out|   32|   ap_memory|        v3_0_0|         array|
|v3_0_1_address0     |  out|   10|   ap_memory|        v3_0_1|         array|
|v3_0_1_ce0          |  out|    1|   ap_memory|        v3_0_1|         array|
|v3_0_1_we0          |  out|    1|   ap_memory|        v3_0_1|         array|
|v3_0_1_d0           |  out|   32|   ap_memory|        v3_0_1|         array|
|v3_0_2_address0     |  out|   10|   ap_memory|        v3_0_2|         array|
|v3_0_2_ce0          |  out|    1|   ap_memory|        v3_0_2|         array|
|v3_0_2_we0          |  out|    1|   ap_memory|        v3_0_2|         array|
|v3_0_2_d0           |  out|   32|   ap_memory|        v3_0_2|         array|
|v3_0_3_address0     |  out|   10|   ap_memory|        v3_0_3|         array|
|v3_0_3_ce0          |  out|    1|   ap_memory|        v3_0_3|         array|
|v3_0_3_we0          |  out|    1|   ap_memory|        v3_0_3|         array|
|v3_0_3_d0           |  out|   32|   ap_memory|        v3_0_3|         array|
|v3_0_4_address0     |  out|   10|   ap_memory|        v3_0_4|         array|
|v3_0_4_ce0          |  out|    1|   ap_memory|        v3_0_4|         array|
|v3_0_4_we0          |  out|    1|   ap_memory|        v3_0_4|         array|
|v3_0_4_d0           |  out|   32|   ap_memory|        v3_0_4|         array|
|v3_0_5_address0     |  out|   10|   ap_memory|        v3_0_5|         array|
|v3_0_5_ce0          |  out|    1|   ap_memory|        v3_0_5|         array|
|v3_0_5_we0          |  out|    1|   ap_memory|        v3_0_5|         array|
|v3_0_5_d0           |  out|   32|   ap_memory|        v3_0_5|         array|
|v3_0_6_address0     |  out|   10|   ap_memory|        v3_0_6|         array|
|v3_0_6_ce0          |  out|    1|   ap_memory|        v3_0_6|         array|
|v3_0_6_we0          |  out|    1|   ap_memory|        v3_0_6|         array|
|v3_0_6_d0           |  out|   32|   ap_memory|        v3_0_6|         array|
|v3_0_7_address0     |  out|   10|   ap_memory|        v3_0_7|         array|
|v3_0_7_ce0          |  out|    1|   ap_memory|        v3_0_7|         array|
|v3_0_7_we0          |  out|    1|   ap_memory|        v3_0_7|         array|
|v3_0_7_d0           |  out|   32|   ap_memory|        v3_0_7|         array|
|v3_0_8_address0     |  out|   10|   ap_memory|        v3_0_8|         array|
|v3_0_8_ce0          |  out|    1|   ap_memory|        v3_0_8|         array|
|v3_0_8_we0          |  out|    1|   ap_memory|        v3_0_8|         array|
|v3_0_8_d0           |  out|   32|   ap_memory|        v3_0_8|         array|
|v3_0_9_address0     |  out|   10|   ap_memory|        v3_0_9|         array|
|v3_0_9_ce0          |  out|    1|   ap_memory|        v3_0_9|         array|
|v3_0_9_we0          |  out|    1|   ap_memory|        v3_0_9|         array|
|v3_0_9_d0           |  out|   32|   ap_memory|        v3_0_9|         array|
|v3_0_10_address0    |  out|   10|   ap_memory|       v3_0_10|         array|
|v3_0_10_ce0         |  out|    1|   ap_memory|       v3_0_10|         array|
|v3_0_10_we0         |  out|    1|   ap_memory|       v3_0_10|         array|
|v3_0_10_d0          |  out|   32|   ap_memory|       v3_0_10|         array|
|v3_0_11_address0    |  out|   10|   ap_memory|       v3_0_11|         array|
|v3_0_11_ce0         |  out|    1|   ap_memory|       v3_0_11|         array|
|v3_0_11_we0         |  out|    1|   ap_memory|       v3_0_11|         array|
|v3_0_11_d0          |  out|   32|   ap_memory|       v3_0_11|         array|
|v3_1_0_address0     |  out|   10|   ap_memory|        v3_1_0|         array|
|v3_1_0_ce0          |  out|    1|   ap_memory|        v3_1_0|         array|
|v3_1_0_we0          |  out|    1|   ap_memory|        v3_1_0|         array|
|v3_1_0_d0           |  out|   32|   ap_memory|        v3_1_0|         array|
|v3_1_1_address0     |  out|   10|   ap_memory|        v3_1_1|         array|
|v3_1_1_ce0          |  out|    1|   ap_memory|        v3_1_1|         array|
|v3_1_1_we0          |  out|    1|   ap_memory|        v3_1_1|         array|
|v3_1_1_d0           |  out|   32|   ap_memory|        v3_1_1|         array|
|v3_1_2_address0     |  out|   10|   ap_memory|        v3_1_2|         array|
|v3_1_2_ce0          |  out|    1|   ap_memory|        v3_1_2|         array|
|v3_1_2_we0          |  out|    1|   ap_memory|        v3_1_2|         array|
|v3_1_2_d0           |  out|   32|   ap_memory|        v3_1_2|         array|
|v3_1_3_address0     |  out|   10|   ap_memory|        v3_1_3|         array|
|v3_1_3_ce0          |  out|    1|   ap_memory|        v3_1_3|         array|
|v3_1_3_we0          |  out|    1|   ap_memory|        v3_1_3|         array|
|v3_1_3_d0           |  out|   32|   ap_memory|        v3_1_3|         array|
|v3_1_4_address0     |  out|   10|   ap_memory|        v3_1_4|         array|
|v3_1_4_ce0          |  out|    1|   ap_memory|        v3_1_4|         array|
|v3_1_4_we0          |  out|    1|   ap_memory|        v3_1_4|         array|
|v3_1_4_d0           |  out|   32|   ap_memory|        v3_1_4|         array|
|v3_1_5_address0     |  out|   10|   ap_memory|        v3_1_5|         array|
|v3_1_5_ce0          |  out|    1|   ap_memory|        v3_1_5|         array|
|v3_1_5_we0          |  out|    1|   ap_memory|        v3_1_5|         array|
|v3_1_5_d0           |  out|   32|   ap_memory|        v3_1_5|         array|
|v3_1_6_address0     |  out|   10|   ap_memory|        v3_1_6|         array|
|v3_1_6_ce0          |  out|    1|   ap_memory|        v3_1_6|         array|
|v3_1_6_we0          |  out|    1|   ap_memory|        v3_1_6|         array|
|v3_1_6_d0           |  out|   32|   ap_memory|        v3_1_6|         array|
|v3_1_7_address0     |  out|   10|   ap_memory|        v3_1_7|         array|
|v3_1_7_ce0          |  out|    1|   ap_memory|        v3_1_7|         array|
|v3_1_7_we0          |  out|    1|   ap_memory|        v3_1_7|         array|
|v3_1_7_d0           |  out|   32|   ap_memory|        v3_1_7|         array|
|v3_1_8_address0     |  out|   10|   ap_memory|        v3_1_8|         array|
|v3_1_8_ce0          |  out|    1|   ap_memory|        v3_1_8|         array|
|v3_1_8_we0          |  out|    1|   ap_memory|        v3_1_8|         array|
|v3_1_8_d0           |  out|   32|   ap_memory|        v3_1_8|         array|
|v3_1_9_address0     |  out|   10|   ap_memory|        v3_1_9|         array|
|v3_1_9_ce0          |  out|    1|   ap_memory|        v3_1_9|         array|
|v3_1_9_we0          |  out|    1|   ap_memory|        v3_1_9|         array|
|v3_1_9_d0           |  out|   32|   ap_memory|        v3_1_9|         array|
|v3_1_10_address0    |  out|   10|   ap_memory|       v3_1_10|         array|
|v3_1_10_ce0         |  out|    1|   ap_memory|       v3_1_10|         array|
|v3_1_10_we0         |  out|    1|   ap_memory|       v3_1_10|         array|
|v3_1_10_d0          |  out|   32|   ap_memory|       v3_1_10|         array|
|v3_1_11_address0    |  out|   10|   ap_memory|       v3_1_11|         array|
|v3_1_11_ce0         |  out|    1|   ap_memory|       v3_1_11|         array|
|v3_1_11_we0         |  out|    1|   ap_memory|       v3_1_11|         array|
|v3_1_11_d0          |  out|   32|   ap_memory|       v3_1_11|         array|
|v3_2_0_address0     |  out|   10|   ap_memory|        v3_2_0|         array|
|v3_2_0_ce0          |  out|    1|   ap_memory|        v3_2_0|         array|
|v3_2_0_we0          |  out|    1|   ap_memory|        v3_2_0|         array|
|v3_2_0_d0           |  out|   32|   ap_memory|        v3_2_0|         array|
|v3_2_1_address0     |  out|   10|   ap_memory|        v3_2_1|         array|
|v3_2_1_ce0          |  out|    1|   ap_memory|        v3_2_1|         array|
|v3_2_1_we0          |  out|    1|   ap_memory|        v3_2_1|         array|
|v3_2_1_d0           |  out|   32|   ap_memory|        v3_2_1|         array|
|v3_2_2_address0     |  out|   10|   ap_memory|        v3_2_2|         array|
|v3_2_2_ce0          |  out|    1|   ap_memory|        v3_2_2|         array|
|v3_2_2_we0          |  out|    1|   ap_memory|        v3_2_2|         array|
|v3_2_2_d0           |  out|   32|   ap_memory|        v3_2_2|         array|
|v3_2_3_address0     |  out|   10|   ap_memory|        v3_2_3|         array|
|v3_2_3_ce0          |  out|    1|   ap_memory|        v3_2_3|         array|
|v3_2_3_we0          |  out|    1|   ap_memory|        v3_2_3|         array|
|v3_2_3_d0           |  out|   32|   ap_memory|        v3_2_3|         array|
|v3_2_4_address0     |  out|   10|   ap_memory|        v3_2_4|         array|
|v3_2_4_ce0          |  out|    1|   ap_memory|        v3_2_4|         array|
|v3_2_4_we0          |  out|    1|   ap_memory|        v3_2_4|         array|
|v3_2_4_d0           |  out|   32|   ap_memory|        v3_2_4|         array|
|v3_2_5_address0     |  out|   10|   ap_memory|        v3_2_5|         array|
|v3_2_5_ce0          |  out|    1|   ap_memory|        v3_2_5|         array|
|v3_2_5_we0          |  out|    1|   ap_memory|        v3_2_5|         array|
|v3_2_5_d0           |  out|   32|   ap_memory|        v3_2_5|         array|
|v3_2_6_address0     |  out|   10|   ap_memory|        v3_2_6|         array|
|v3_2_6_ce0          |  out|    1|   ap_memory|        v3_2_6|         array|
|v3_2_6_we0          |  out|    1|   ap_memory|        v3_2_6|         array|
|v3_2_6_d0           |  out|   32|   ap_memory|        v3_2_6|         array|
|v3_2_7_address0     |  out|   10|   ap_memory|        v3_2_7|         array|
|v3_2_7_ce0          |  out|    1|   ap_memory|        v3_2_7|         array|
|v3_2_7_we0          |  out|    1|   ap_memory|        v3_2_7|         array|
|v3_2_7_d0           |  out|   32|   ap_memory|        v3_2_7|         array|
|v3_2_8_address0     |  out|   10|   ap_memory|        v3_2_8|         array|
|v3_2_8_ce0          |  out|    1|   ap_memory|        v3_2_8|         array|
|v3_2_8_we0          |  out|    1|   ap_memory|        v3_2_8|         array|
|v3_2_8_d0           |  out|   32|   ap_memory|        v3_2_8|         array|
|v3_2_9_address0     |  out|   10|   ap_memory|        v3_2_9|         array|
|v3_2_9_ce0          |  out|    1|   ap_memory|        v3_2_9|         array|
|v3_2_9_we0          |  out|    1|   ap_memory|        v3_2_9|         array|
|v3_2_9_d0           |  out|   32|   ap_memory|        v3_2_9|         array|
|v3_2_10_address0    |  out|   10|   ap_memory|       v3_2_10|         array|
|v3_2_10_ce0         |  out|    1|   ap_memory|       v3_2_10|         array|
|v3_2_10_we0         |  out|    1|   ap_memory|       v3_2_10|         array|
|v3_2_10_d0          |  out|   32|   ap_memory|       v3_2_10|         array|
|v3_2_11_address0    |  out|   10|   ap_memory|       v3_2_11|         array|
|v3_2_11_ce0         |  out|    1|   ap_memory|       v3_2_11|         array|
|v3_2_11_we0         |  out|    1|   ap_memory|       v3_2_11|         array|
|v3_2_11_d0          |  out|   32|   ap_memory|       v3_2_11|         array|
|v3_3_0_address0     |  out|   10|   ap_memory|        v3_3_0|         array|
|v3_3_0_ce0          |  out|    1|   ap_memory|        v3_3_0|         array|
|v3_3_0_we0          |  out|    1|   ap_memory|        v3_3_0|         array|
|v3_3_0_d0           |  out|   32|   ap_memory|        v3_3_0|         array|
|v3_3_1_address0     |  out|   10|   ap_memory|        v3_3_1|         array|
|v3_3_1_ce0          |  out|    1|   ap_memory|        v3_3_1|         array|
|v3_3_1_we0          |  out|    1|   ap_memory|        v3_3_1|         array|
|v3_3_1_d0           |  out|   32|   ap_memory|        v3_3_1|         array|
|v3_3_2_address0     |  out|   10|   ap_memory|        v3_3_2|         array|
|v3_3_2_ce0          |  out|    1|   ap_memory|        v3_3_2|         array|
|v3_3_2_we0          |  out|    1|   ap_memory|        v3_3_2|         array|
|v3_3_2_d0           |  out|   32|   ap_memory|        v3_3_2|         array|
|v3_3_3_address0     |  out|   10|   ap_memory|        v3_3_3|         array|
|v3_3_3_ce0          |  out|    1|   ap_memory|        v3_3_3|         array|
|v3_3_3_we0          |  out|    1|   ap_memory|        v3_3_3|         array|
|v3_3_3_d0           |  out|   32|   ap_memory|        v3_3_3|         array|
|v3_3_4_address0     |  out|   10|   ap_memory|        v3_3_4|         array|
|v3_3_4_ce0          |  out|    1|   ap_memory|        v3_3_4|         array|
|v3_3_4_we0          |  out|    1|   ap_memory|        v3_3_4|         array|
|v3_3_4_d0           |  out|   32|   ap_memory|        v3_3_4|         array|
|v3_3_5_address0     |  out|   10|   ap_memory|        v3_3_5|         array|
|v3_3_5_ce0          |  out|    1|   ap_memory|        v3_3_5|         array|
|v3_3_5_we0          |  out|    1|   ap_memory|        v3_3_5|         array|
|v3_3_5_d0           |  out|   32|   ap_memory|        v3_3_5|         array|
|v3_3_6_address0     |  out|   10|   ap_memory|        v3_3_6|         array|
|v3_3_6_ce0          |  out|    1|   ap_memory|        v3_3_6|         array|
|v3_3_6_we0          |  out|    1|   ap_memory|        v3_3_6|         array|
|v3_3_6_d0           |  out|   32|   ap_memory|        v3_3_6|         array|
|v3_3_7_address0     |  out|   10|   ap_memory|        v3_3_7|         array|
|v3_3_7_ce0          |  out|    1|   ap_memory|        v3_3_7|         array|
|v3_3_7_we0          |  out|    1|   ap_memory|        v3_3_7|         array|
|v3_3_7_d0           |  out|   32|   ap_memory|        v3_3_7|         array|
|v3_3_8_address0     |  out|   10|   ap_memory|        v3_3_8|         array|
|v3_3_8_ce0          |  out|    1|   ap_memory|        v3_3_8|         array|
|v3_3_8_we0          |  out|    1|   ap_memory|        v3_3_8|         array|
|v3_3_8_d0           |  out|   32|   ap_memory|        v3_3_8|         array|
|v3_3_9_address0     |  out|   10|   ap_memory|        v3_3_9|         array|
|v3_3_9_ce0          |  out|    1|   ap_memory|        v3_3_9|         array|
|v3_3_9_we0          |  out|    1|   ap_memory|        v3_3_9|         array|
|v3_3_9_d0           |  out|   32|   ap_memory|        v3_3_9|         array|
|v3_3_10_address0    |  out|   10|   ap_memory|       v3_3_10|         array|
|v3_3_10_ce0         |  out|    1|   ap_memory|       v3_3_10|         array|
|v3_3_10_we0         |  out|    1|   ap_memory|       v3_3_10|         array|
|v3_3_10_d0          |  out|   32|   ap_memory|       v3_3_10|         array|
|v3_3_11_address0    |  out|   10|   ap_memory|       v3_3_11|         array|
|v3_3_11_ce0         |  out|    1|   ap_memory|       v3_3_11|         array|
|v3_3_11_we0         |  out|    1|   ap_memory|       v3_3_11|         array|
|v3_3_11_d0          |  out|   32|   ap_memory|       v3_3_11|         array|
|v3_4_0_address0     |  out|   10|   ap_memory|        v3_4_0|         array|
|v3_4_0_ce0          |  out|    1|   ap_memory|        v3_4_0|         array|
|v3_4_0_we0          |  out|    1|   ap_memory|        v3_4_0|         array|
|v3_4_0_d0           |  out|   32|   ap_memory|        v3_4_0|         array|
|v3_4_1_address0     |  out|   10|   ap_memory|        v3_4_1|         array|
|v3_4_1_ce0          |  out|    1|   ap_memory|        v3_4_1|         array|
|v3_4_1_we0          |  out|    1|   ap_memory|        v3_4_1|         array|
|v3_4_1_d0           |  out|   32|   ap_memory|        v3_4_1|         array|
|v3_4_2_address0     |  out|   10|   ap_memory|        v3_4_2|         array|
|v3_4_2_ce0          |  out|    1|   ap_memory|        v3_4_2|         array|
|v3_4_2_we0          |  out|    1|   ap_memory|        v3_4_2|         array|
|v3_4_2_d0           |  out|   32|   ap_memory|        v3_4_2|         array|
|v3_4_3_address0     |  out|   10|   ap_memory|        v3_4_3|         array|
|v3_4_3_ce0          |  out|    1|   ap_memory|        v3_4_3|         array|
|v3_4_3_we0          |  out|    1|   ap_memory|        v3_4_3|         array|
|v3_4_3_d0           |  out|   32|   ap_memory|        v3_4_3|         array|
|v3_4_4_address0     |  out|   10|   ap_memory|        v3_4_4|         array|
|v3_4_4_ce0          |  out|    1|   ap_memory|        v3_4_4|         array|
|v3_4_4_we0          |  out|    1|   ap_memory|        v3_4_4|         array|
|v3_4_4_d0           |  out|   32|   ap_memory|        v3_4_4|         array|
|v3_4_5_address0     |  out|   10|   ap_memory|        v3_4_5|         array|
|v3_4_5_ce0          |  out|    1|   ap_memory|        v3_4_5|         array|
|v3_4_5_we0          |  out|    1|   ap_memory|        v3_4_5|         array|
|v3_4_5_d0           |  out|   32|   ap_memory|        v3_4_5|         array|
|v3_4_6_address0     |  out|   10|   ap_memory|        v3_4_6|         array|
|v3_4_6_ce0          |  out|    1|   ap_memory|        v3_4_6|         array|
|v3_4_6_we0          |  out|    1|   ap_memory|        v3_4_6|         array|
|v3_4_6_d0           |  out|   32|   ap_memory|        v3_4_6|         array|
|v3_4_7_address0     |  out|   10|   ap_memory|        v3_4_7|         array|
|v3_4_7_ce0          |  out|    1|   ap_memory|        v3_4_7|         array|
|v3_4_7_we0          |  out|    1|   ap_memory|        v3_4_7|         array|
|v3_4_7_d0           |  out|   32|   ap_memory|        v3_4_7|         array|
|v3_4_8_address0     |  out|   10|   ap_memory|        v3_4_8|         array|
|v3_4_8_ce0          |  out|    1|   ap_memory|        v3_4_8|         array|
|v3_4_8_we0          |  out|    1|   ap_memory|        v3_4_8|         array|
|v3_4_8_d0           |  out|   32|   ap_memory|        v3_4_8|         array|
|v3_4_9_address0     |  out|   10|   ap_memory|        v3_4_9|         array|
|v3_4_9_ce0          |  out|    1|   ap_memory|        v3_4_9|         array|
|v3_4_9_we0          |  out|    1|   ap_memory|        v3_4_9|         array|
|v3_4_9_d0           |  out|   32|   ap_memory|        v3_4_9|         array|
|v3_4_10_address0    |  out|   10|   ap_memory|       v3_4_10|         array|
|v3_4_10_ce0         |  out|    1|   ap_memory|       v3_4_10|         array|
|v3_4_10_we0         |  out|    1|   ap_memory|       v3_4_10|         array|
|v3_4_10_d0          |  out|   32|   ap_memory|       v3_4_10|         array|
|v3_4_11_address0    |  out|   10|   ap_memory|       v3_4_11|         array|
|v3_4_11_ce0         |  out|    1|   ap_memory|       v3_4_11|         array|
|v3_4_11_we0         |  out|    1|   ap_memory|       v3_4_11|         array|
|v3_4_11_d0          |  out|   32|   ap_memory|       v3_4_11|         array|
|v3_5_0_address0     |  out|   10|   ap_memory|        v3_5_0|         array|
|v3_5_0_ce0          |  out|    1|   ap_memory|        v3_5_0|         array|
|v3_5_0_we0          |  out|    1|   ap_memory|        v3_5_0|         array|
|v3_5_0_d0           |  out|   32|   ap_memory|        v3_5_0|         array|
|v3_5_1_address0     |  out|   10|   ap_memory|        v3_5_1|         array|
|v3_5_1_ce0          |  out|    1|   ap_memory|        v3_5_1|         array|
|v3_5_1_we0          |  out|    1|   ap_memory|        v3_5_1|         array|
|v3_5_1_d0           |  out|   32|   ap_memory|        v3_5_1|         array|
|v3_5_2_address0     |  out|   10|   ap_memory|        v3_5_2|         array|
|v3_5_2_ce0          |  out|    1|   ap_memory|        v3_5_2|         array|
|v3_5_2_we0          |  out|    1|   ap_memory|        v3_5_2|         array|
|v3_5_2_d0           |  out|   32|   ap_memory|        v3_5_2|         array|
|v3_5_3_address0     |  out|   10|   ap_memory|        v3_5_3|         array|
|v3_5_3_ce0          |  out|    1|   ap_memory|        v3_5_3|         array|
|v3_5_3_we0          |  out|    1|   ap_memory|        v3_5_3|         array|
|v3_5_3_d0           |  out|   32|   ap_memory|        v3_5_3|         array|
|v3_5_4_address0     |  out|   10|   ap_memory|        v3_5_4|         array|
|v3_5_4_ce0          |  out|    1|   ap_memory|        v3_5_4|         array|
|v3_5_4_we0          |  out|    1|   ap_memory|        v3_5_4|         array|
|v3_5_4_d0           |  out|   32|   ap_memory|        v3_5_4|         array|
|v3_5_5_address0     |  out|   10|   ap_memory|        v3_5_5|         array|
|v3_5_5_ce0          |  out|    1|   ap_memory|        v3_5_5|         array|
|v3_5_5_we0          |  out|    1|   ap_memory|        v3_5_5|         array|
|v3_5_5_d0           |  out|   32|   ap_memory|        v3_5_5|         array|
|v3_5_6_address0     |  out|   10|   ap_memory|        v3_5_6|         array|
|v3_5_6_ce0          |  out|    1|   ap_memory|        v3_5_6|         array|
|v3_5_6_we0          |  out|    1|   ap_memory|        v3_5_6|         array|
|v3_5_6_d0           |  out|   32|   ap_memory|        v3_5_6|         array|
|v3_5_7_address0     |  out|   10|   ap_memory|        v3_5_7|         array|
|v3_5_7_ce0          |  out|    1|   ap_memory|        v3_5_7|         array|
|v3_5_7_we0          |  out|    1|   ap_memory|        v3_5_7|         array|
|v3_5_7_d0           |  out|   32|   ap_memory|        v3_5_7|         array|
|v3_5_8_address0     |  out|   10|   ap_memory|        v3_5_8|         array|
|v3_5_8_ce0          |  out|    1|   ap_memory|        v3_5_8|         array|
|v3_5_8_we0          |  out|    1|   ap_memory|        v3_5_8|         array|
|v3_5_8_d0           |  out|   32|   ap_memory|        v3_5_8|         array|
|v3_5_9_address0     |  out|   10|   ap_memory|        v3_5_9|         array|
|v3_5_9_ce0          |  out|    1|   ap_memory|        v3_5_9|         array|
|v3_5_9_we0          |  out|    1|   ap_memory|        v3_5_9|         array|
|v3_5_9_d0           |  out|   32|   ap_memory|        v3_5_9|         array|
|v3_5_10_address0    |  out|   10|   ap_memory|       v3_5_10|         array|
|v3_5_10_ce0         |  out|    1|   ap_memory|       v3_5_10|         array|
|v3_5_10_we0         |  out|    1|   ap_memory|       v3_5_10|         array|
|v3_5_10_d0          |  out|   32|   ap_memory|       v3_5_10|         array|
|v3_5_11_address0    |  out|   10|   ap_memory|       v3_5_11|         array|
|v3_5_11_ce0         |  out|    1|   ap_memory|       v3_5_11|         array|
|v3_5_11_we0         |  out|    1|   ap_memory|       v3_5_11|         array|
|v3_5_11_d0          |  out|   32|   ap_memory|       v3_5_11|         array|
+--------------------+-----+-----+------------+--------------+--------------+

