$date
	Sun Oct 23 00:34:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#42514
b1 &
b1 %
1$
b1 !
1"
#42515
0"
#42518
1#
#42522
b0 &
b0 %
0#
0$
#1016186
b10000 &
b10000 %
1$
b10000 !
1"
#1016187
0"
#1016190
b1000 &
b1000 %
#1016194
b100 &
b100 %
#1016198
b10 &
b10 %
#1016202
b1 &
b1 %
1#
#1016206
b0 &
0#
b0 %
0$
#2096415
b11010 !
1"
#2096418
b11010 &
b11010 %
1$
#2096419
0"
#2096422
b1101 &
b1101 %
#2096426
b101000 &
b101000 %
#2096430
b10100 &
b10100 %
#2096434
b1010 &
b1010 %
#2096438
b101 &
b101 %
#2096442
b10000 &
b10000 %
#2096446
b1000 &
b1000 %
#2096450
b100 &
b100 %
#2096454
b10 &
b10 %
#2096458
b1 &
b1 %
1#
#2096462
b0 &
0#
b0 %
0$
#4500012
