# Visit HLS IP Package

---
### Resource
* Vitis HLS Design Flow Lab
  * https://xilinx.github.io/xup_high_level_synthesis_design_flow/
* Vitis HLS Design Flow Lab - matmult
  * https://github.com/Xilinx/xup_high_level_synthesis_design_flow/blob/main/source/matmult/readme.md
* Vitis HLS Design Flow Lab - lab1
  * https://xilinx.github.io/xup_high_level_synthesis_design_flow/Lab1.html

  
---
### Create Vivado Project

<img width="1200" height="776" alt="image" src="https://github.com/user-attachments/assets/deadcf77-39f5-4c0f-992d-9c9a908022da" />
<br><br>

<img width="650" height="500" alt="image" src="https://github.com/user-attachments/assets/e128b89e-107a-4f37-8433-fdb90d6e8137" />
<br><br>

---
### Create and Package New IP 
<img width="1200" height="1285" alt="hls-01" src="https://github.com/user-attachments/assets/da1dd008-0adf-41ba-a089-3154b6d78b2b" />
<br><br>




<img width="1200" height="1135" alt="image" src="https://github.com/user-attachments/assets/138017f1-e822-43fa-a384-e039f951a6bf" />
<br><br>
