<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `enet` mod in crate `imxrt_ral`."><title>imxrt_ral::enet - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../static.files/rustdoc-dd39b87e5fcfba68.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.80.0 (051478957 2024-07-21)" data-channel="1.80.0" data-search-js="search-d52510db62a78183.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-20a3ad099b048cf2.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-df360f571f6edeae.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../imxrt_ral/index.html">imxrt_ral</a><span class="version">0.6.0</span></h2></div><h2 class="location"><a href="#">Module enet</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#constants">Constants</a></li><li><a href="#functions">Functions</a></li><li><a href="#types">Type Aliases</a></li></ul></section><h2><a href="../index.html">In crate imxrt_ral</a></h2></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../index.html">imxrt_ral</a>::<wbr><a class="mod" href="#">enet</a><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><span class="out-of-band"><a class="src" href="../../src/imxrt_ral/imxrt1062.rs.html#1398">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="mod" href="ATCOR/index.html" title="mod imxrt_ral::enet::ATCOR">ATCOR</a></div><div class="desc docblock-short">Timer Correction Register</div></li><li><div class="item-name"><a class="mod" href="ATCR/index.html" title="mod imxrt_ral::enet::ATCR">ATCR</a></div><div class="desc docblock-short">Adjustable Timer Control Register</div></li><li><div class="item-name"><a class="mod" href="ATINC/index.html" title="mod imxrt_ral::enet::ATINC">ATINC</a></div><div class="desc docblock-short">Time-Stamping Clock Period Register</div></li><li><div class="item-name"><a class="mod" href="ATOFF/index.html" title="mod imxrt_ral::enet::ATOFF">ATOFF</a></div><div class="desc docblock-short">Timer Offset Register</div></li><li><div class="item-name"><a class="mod" href="ATPER/index.html" title="mod imxrt_ral::enet::ATPER">ATPER</a></div><div class="desc docblock-short">Timer Period Register</div></li><li><div class="item-name"><a class="mod" href="ATSTMP/index.html" title="mod imxrt_ral::enet::ATSTMP">ATSTMP</a></div><div class="desc docblock-short">Timestamp of Last Transmitted Frame</div></li><li><div class="item-name"><a class="mod" href="ATVR/index.html" title="mod imxrt_ral::enet::ATVR">ATVR</a></div><div class="desc docblock-short">Timer Value Register</div></li><li><div class="item-name"><a class="mod" href="ECR/index.html" title="mod imxrt_ral::enet::ECR">ECR</a></div><div class="desc docblock-short">Ethernet Control Register</div></li><li><div class="item-name"><a class="mod" href="EIMR/index.html" title="mod imxrt_ral::enet::EIMR">EIMR</a></div><div class="desc docblock-short">Interrupt Mask Register</div></li><li><div class="item-name"><a class="mod" href="EIR/index.html" title="mod imxrt_ral::enet::EIR">EIR</a></div><div class="desc docblock-short">Interrupt Event Register</div></li><li><div class="item-name"><a class="mod" href="FTRL/index.html" title="mod imxrt_ral::enet::FTRL">FTRL</a></div><div class="desc docblock-short">Frame Truncation Length</div></li><li><div class="item-name"><a class="mod" href="GALR/index.html" title="mod imxrt_ral::enet::GALR">GALR</a></div><div class="desc docblock-short">Descriptor Group Lower Address Register</div></li><li><div class="item-name"><a class="mod" href="GAUR/index.html" title="mod imxrt_ral::enet::GAUR">GAUR</a></div><div class="desc docblock-short">Descriptor Group Upper Address Register</div></li><li><div class="item-name"><a class="mod" href="IALR/index.html" title="mod imxrt_ral::enet::IALR">IALR</a></div><div class="desc docblock-short">Descriptor Individual Lower Address Register</div></li><li><div class="item-name"><a class="mod" href="IAUR/index.html" title="mod imxrt_ral::enet::IAUR">IAUR</a></div><div class="desc docblock-short">Descriptor Individual Upper Address Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_R_ALIGN/index.html" title="mod imxrt_ral::enet::IEEE_R_ALIGN">IEEE_R_ALIGN</a></div><div class="desc docblock-short">Frames Received with Alignment Error Statistic Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_R_CRC/index.html" title="mod imxrt_ral::enet::IEEE_R_CRC">IEEE_R_CRC</a></div><div class="desc docblock-short">Frames Received with CRC Error Statistic Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_R_DROP/index.html" title="mod imxrt_ral::enet::IEEE_R_DROP">IEEE_R_DROP</a></div><div class="desc docblock-short">Frames not Counted Correctly Statistic Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_R_FDXFC/index.html" title="mod imxrt_ral::enet::IEEE_R_FDXFC">IEEE_R_FDXFC</a></div><div class="desc docblock-short">Flow Control Pause Frames Received Statistic Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_R_FRAME_OK/index.html" title="mod imxrt_ral::enet::IEEE_R_FRAME_OK">IEEE_R_FRAME_OK</a></div><div class="desc docblock-short">Frames Received OK Statistic Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_R_MACERR/index.html" title="mod imxrt_ral::enet::IEEE_R_MACERR">IEEE_R_MACERR</a></div><div class="desc docblock-short">Receive FIFO Overflow Count Statistic Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_R_OCTETS_OK/index.html" title="mod imxrt_ral::enet::IEEE_R_OCTETS_OK">IEEE_R_OCTETS_OK</a></div><div class="desc docblock-short">Octet Count for Frames Received without Error Statistic Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_T_1COL/index.html" title="mod imxrt_ral::enet::IEEE_T_1COL">IEEE_T_1COL</a></div><div class="desc docblock-short">Frames Transmitted with Single Collision Statistic Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_T_CSERR/index.html" title="mod imxrt_ral::enet::IEEE_T_CSERR">IEEE_T_CSERR</a></div><div class="desc docblock-short">Frames Transmitted with Carrier Sense Error Statistic Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_T_DEF/index.html" title="mod imxrt_ral::enet::IEEE_T_DEF">IEEE_T_DEF</a></div><div class="desc docblock-short">Frames Transmitted after Deferral Delay Statistic Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_T_EXCOL/index.html" title="mod imxrt_ral::enet::IEEE_T_EXCOL">IEEE_T_EXCOL</a></div><div class="desc docblock-short">Frames Transmitted with Excessive Collisions Statistic Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_T_FDXFC/index.html" title="mod imxrt_ral::enet::IEEE_T_FDXFC">IEEE_T_FDXFC</a></div><div class="desc docblock-short">Flow Control Pause Frames Transmitted Statistic Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_T_FRAME_OK/index.html" title="mod imxrt_ral::enet::IEEE_T_FRAME_OK">IEEE_T_FRAME_OK</a></div><div class="desc docblock-short">Frames Transmitted OK Statistic Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_T_LCOL/index.html" title="mod imxrt_ral::enet::IEEE_T_LCOL">IEEE_T_LCOL</a></div><div class="desc docblock-short">Frames Transmitted with Late Collision Statistic Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_T_MACERR/index.html" title="mod imxrt_ral::enet::IEEE_T_MACERR">IEEE_T_MACERR</a></div><div class="desc docblock-short">Frames Transmitted with Tx FIFO Underrun Statistic Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_T_MCOL/index.html" title="mod imxrt_ral::enet::IEEE_T_MCOL">IEEE_T_MCOL</a></div><div class="desc docblock-short">Frames Transmitted with Multiple Collisions Statistic Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_T_OCTETS_OK/index.html" title="mod imxrt_ral::enet::IEEE_T_OCTETS_OK">IEEE_T_OCTETS_OK</a></div><div class="desc docblock-short">Octet Count for Frames Transmitted w/o Error Statistic Register</div></li><li><div class="item-name"><a class="mod" href="IEEE_T_SQE/index.html" title="mod imxrt_ral::enet::IEEE_T_SQE">IEEE_T_SQE</a></div><div class="desc docblock-short">Reserved Statistic Register</div></li><li><div class="item-name"><a class="mod" href="MIBC/index.html" title="mod imxrt_ral::enet::MIBC">MIBC</a></div><div class="desc docblock-short">MIB Control Register</div></li><li><div class="item-name"><a class="mod" href="MMFR/index.html" title="mod imxrt_ral::enet::MMFR">MMFR</a></div><div class="desc docblock-short">MII Management Frame Register</div></li><li><div class="item-name"><a class="mod" href="MRBR/index.html" title="mod imxrt_ral::enet::MRBR">MRBR</a></div><div class="desc docblock-short">Maximum Receive Buffer Size Register</div></li><li><div class="item-name"><a class="mod" href="MSCR/index.html" title="mod imxrt_ral::enet::MSCR">MSCR</a></div><div class="desc docblock-short">MII Speed Control Register</div></li><li><div class="item-name"><a class="mod" href="OPD/index.html" title="mod imxrt_ral::enet::OPD">OPD</a></div><div class="desc docblock-short">Opcode/Pause Duration Register</div></li><li><div class="item-name"><a class="mod" href="PALR/index.html" title="mod imxrt_ral::enet::PALR">PALR</a></div><div class="desc docblock-short">Physical Address Lower Register</div></li><li><div class="item-name"><a class="mod" href="PAUR/index.html" title="mod imxrt_ral::enet::PAUR">PAUR</a></div><div class="desc docblock-short">Physical Address Upper Register</div></li><li><div class="item-name"><a class="mod" href="RACC/index.html" title="mod imxrt_ral::enet::RACC">RACC</a></div><div class="desc docblock-short">Receive Accelerator Function Configuration</div></li><li><div class="item-name"><a class="mod" href="RAEM/index.html" title="mod imxrt_ral::enet::RAEM">RAEM</a></div><div class="desc docblock-short">Receive FIFO Almost Empty Threshold</div></li><li><div class="item-name"><a class="mod" href="RAFL/index.html" title="mod imxrt_ral::enet::RAFL">RAFL</a></div><div class="desc docblock-short">Receive FIFO Almost Full Threshold</div></li><li><div class="item-name"><a class="mod" href="RCR/index.html" title="mod imxrt_ral::enet::RCR">RCR</a></div><div class="desc docblock-short">Receive Control Register</div></li><li><div class="item-name"><a class="mod" href="RDAR/index.html" title="mod imxrt_ral::enet::RDAR">RDAR</a></div><div class="desc docblock-short">Receive Descriptor Active Register</div></li><li><div class="item-name"><a class="mod" href="RDSR/index.html" title="mod imxrt_ral::enet::RDSR">RDSR</a></div><div class="desc docblock-short">Receive Descriptor Ring Start Register</div></li><li><div class="item-name"><a class="mod" href="RMON_R_BC_PKT/index.html" title="mod imxrt_ral::enet::RMON_R_BC_PKT">RMON_R_BC_PKT</a></div><div class="desc docblock-short">Rx Broadcast Packets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_R_CRC_ALIGN/index.html" title="mod imxrt_ral::enet::RMON_R_CRC_ALIGN">RMON_R_CRC_ALIGN</a></div><div class="desc docblock-short">Rx Packets with CRC/Align Error Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_R_FRAG/index.html" title="mod imxrt_ral::enet::RMON_R_FRAG">RMON_R_FRAG</a></div><div class="desc docblock-short">Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_R_JAB/index.html" title="mod imxrt_ral::enet::RMON_R_JAB">RMON_R_JAB</a></div><div class="desc docblock-short">Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_R_MC_PKT/index.html" title="mod imxrt_ral::enet::RMON_R_MC_PKT">RMON_R_MC_PKT</a></div><div class="desc docblock-short">Rx Multicast Packets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_R_OCTETS/index.html" title="mod imxrt_ral::enet::RMON_R_OCTETS">RMON_R_OCTETS</a></div><div class="desc docblock-short">Rx Octets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_R_OVERSIZE/index.html" title="mod imxrt_ral::enet::RMON_R_OVERSIZE">RMON_R_OVERSIZE</a></div><div class="desc docblock-short">Rx Packets Greater Than MAX_FL and Good CRC Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_R_P64/index.html" title="mod imxrt_ral::enet::RMON_R_P64">RMON_R_P64</a></div><div class="desc docblock-short">Rx 64-Byte Packets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_R_P65TO127/index.html" title="mod imxrt_ral::enet::RMON_R_P65TO127">RMON_R_P65TO127</a></div><div class="desc docblock-short">Rx 65- to 127-Byte Packets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_R_P128TO255/index.html" title="mod imxrt_ral::enet::RMON_R_P128TO255">RMON_R_P128TO255</a></div><div class="desc docblock-short">Rx 128- to 255-Byte Packets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_R_P256TO511/index.html" title="mod imxrt_ral::enet::RMON_R_P256TO511">RMON_R_P256TO511</a></div><div class="desc docblock-short">Rx 256- to 511-Byte Packets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_R_P512TO1023/index.html" title="mod imxrt_ral::enet::RMON_R_P512TO1023">RMON_R_P512TO1023</a></div><div class="desc docblock-short">Rx 512- to 1023-Byte Packets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_R_P1024TO2047/index.html" title="mod imxrt_ral::enet::RMON_R_P1024TO2047">RMON_R_P1024TO2047</a></div><div class="desc docblock-short">Rx 1024- to 2047-Byte Packets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_R_PACKETS/index.html" title="mod imxrt_ral::enet::RMON_R_PACKETS">RMON_R_PACKETS</a></div><div class="desc docblock-short">Rx Packet Count Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_R_P_GTE2048/index.html" title="mod imxrt_ral::enet::RMON_R_P_GTE2048">RMON_R_P_GTE2048</a></div><div class="desc docblock-short">Rx Packets Greater than 2048 Bytes Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_R_UNDERSIZE/index.html" title="mod imxrt_ral::enet::RMON_R_UNDERSIZE">RMON_R_UNDERSIZE</a></div><div class="desc docblock-short">Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_T_BC_PKT/index.html" title="mod imxrt_ral::enet::RMON_T_BC_PKT">RMON_T_BC_PKT</a></div><div class="desc docblock-short">Tx Broadcast Packets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_T_COL/index.html" title="mod imxrt_ral::enet::RMON_T_COL">RMON_T_COL</a></div><div class="desc docblock-short">Tx Collision Count Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_T_CRC_ALIGN/index.html" title="mod imxrt_ral::enet::RMON_T_CRC_ALIGN">RMON_T_CRC_ALIGN</a></div><div class="desc docblock-short">Tx Packets with CRC/Align Error Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_T_FRAG/index.html" title="mod imxrt_ral::enet::RMON_T_FRAG">RMON_T_FRAG</a></div><div class="desc docblock-short">Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_T_JAB/index.html" title="mod imxrt_ral::enet::RMON_T_JAB">RMON_T_JAB</a></div><div class="desc docblock-short">Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_T_MC_PKT/index.html" title="mod imxrt_ral::enet::RMON_T_MC_PKT">RMON_T_MC_PKT</a></div><div class="desc docblock-short">Tx Multicast Packets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_T_OCTETS/index.html" title="mod imxrt_ral::enet::RMON_T_OCTETS">RMON_T_OCTETS</a></div><div class="desc docblock-short">Tx Octets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_T_OVERSIZE/index.html" title="mod imxrt_ral::enet::RMON_T_OVERSIZE">RMON_T_OVERSIZE</a></div><div class="desc docblock-short">Tx Packets GT MAX_FL bytes and Good CRC Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_T_P64/index.html" title="mod imxrt_ral::enet::RMON_T_P64">RMON_T_P64</a></div><div class="desc docblock-short">Tx 64-Byte Packets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_T_P65TO127/index.html" title="mod imxrt_ral::enet::RMON_T_P65TO127">RMON_T_P65TO127</a></div><div class="desc docblock-short">Tx 65- to 127-byte Packets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_T_P128TO255/index.html" title="mod imxrt_ral::enet::RMON_T_P128TO255">RMON_T_P128TO255</a></div><div class="desc docblock-short">Tx 128- to 255-byte Packets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_T_P256TO511/index.html" title="mod imxrt_ral::enet::RMON_T_P256TO511">RMON_T_P256TO511</a></div><div class="desc docblock-short">Tx 256- to 511-byte Packets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_T_P512TO1023/index.html" title="mod imxrt_ral::enet::RMON_T_P512TO1023">RMON_T_P512TO1023</a></div><div class="desc docblock-short">Tx 512- to 1023-byte Packets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_T_P1024TO2047/index.html" title="mod imxrt_ral::enet::RMON_T_P1024TO2047">RMON_T_P1024TO2047</a></div><div class="desc docblock-short">Tx 1024- to 2047-byte Packets Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_T_PACKETS/index.html" title="mod imxrt_ral::enet::RMON_T_PACKETS">RMON_T_PACKETS</a></div><div class="desc docblock-short">Tx Packet Count Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_T_P_GTE2048/index.html" title="mod imxrt_ral::enet::RMON_T_P_GTE2048">RMON_T_P_GTE2048</a></div><div class="desc docblock-short">Tx Packets Greater Than 2048 Bytes Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RMON_T_UNDERSIZE/index.html" title="mod imxrt_ral::enet::RMON_T_UNDERSIZE">RMON_T_UNDERSIZE</a></div><div class="desc docblock-short">Tx Packets Less Than Bytes and Good CRC Statistic Register</div></li><li><div class="item-name"><a class="mod" href="RSEM/index.html" title="mod imxrt_ral::enet::RSEM">RSEM</a></div><div class="desc docblock-short">Receive FIFO Section Empty Threshold</div></li><li><div class="item-name"><a class="mod" href="RSFL/index.html" title="mod imxrt_ral::enet::RSFL">RSFL</a></div><div class="desc docblock-short">Receive FIFO Section Full Threshold</div></li><li><div class="item-name"><a class="mod" href="RXIC/index.html" title="mod imxrt_ral::enet::RXIC">RXIC</a></div><div class="desc docblock-short">Receive Interrupt Coalescing Register</div></li><li><div class="item-name"><a class="mod" href="TACC/index.html" title="mod imxrt_ral::enet::TACC">TACC</a></div><div class="desc docblock-short">Transmit Accelerator Function Configuration</div></li><li><div class="item-name"><a class="mod" href="TAEM/index.html" title="mod imxrt_ral::enet::TAEM">TAEM</a></div><div class="desc docblock-short">Transmit FIFO Almost Empty Threshold</div></li><li><div class="item-name"><a class="mod" href="TAFL/index.html" title="mod imxrt_ral::enet::TAFL">TAFL</a></div><div class="desc docblock-short">Transmit FIFO Almost Full Threshold</div></li><li><div class="item-name"><a class="mod" href="TCCR0/index.html" title="mod imxrt_ral::enet::TCCR0">TCCR0</a></div><div class="desc docblock-short">Timer Compare Capture Register</div></li><li><div class="item-name"><a class="mod" href="TCCR1/index.html" title="mod imxrt_ral::enet::TCCR1">TCCR1</a></div><div class="desc docblock-short">Timer Compare Capture Register</div></li><li><div class="item-name"><a class="mod" href="TCCR2/index.html" title="mod imxrt_ral::enet::TCCR2">TCCR2</a></div><div class="desc docblock-short">Timer Compare Capture Register</div></li><li><div class="item-name"><a class="mod" href="TCCR3/index.html" title="mod imxrt_ral::enet::TCCR3">TCCR3</a></div><div class="desc docblock-short">Timer Compare Capture Register</div></li><li><div class="item-name"><a class="mod" href="TCR/index.html" title="mod imxrt_ral::enet::TCR">TCR</a></div><div class="desc docblock-short">Transmit Control Register</div></li><li><div class="item-name"><a class="mod" href="TCSR0/index.html" title="mod imxrt_ral::enet::TCSR0">TCSR0</a></div><div class="desc docblock-short">Timer Control Status Register</div></li><li><div class="item-name"><a class="mod" href="TCSR1/index.html" title="mod imxrt_ral::enet::TCSR1">TCSR1</a></div><div class="desc docblock-short">Timer Control Status Register</div></li><li><div class="item-name"><a class="mod" href="TCSR2/index.html" title="mod imxrt_ral::enet::TCSR2">TCSR2</a></div><div class="desc docblock-short">Timer Control Status Register</div></li><li><div class="item-name"><a class="mod" href="TCSR3/index.html" title="mod imxrt_ral::enet::TCSR3">TCSR3</a></div><div class="desc docblock-short">Timer Control Status Register</div></li><li><div class="item-name"><a class="mod" href="TDAR/index.html" title="mod imxrt_ral::enet::TDAR">TDAR</a></div><div class="desc docblock-short">Transmit Descriptor Active Register</div></li><li><div class="item-name"><a class="mod" href="TDSR/index.html" title="mod imxrt_ral::enet::TDSR">TDSR</a></div><div class="desc docblock-short">Transmit Buffer Descriptor Ring Start Register</div></li><li><div class="item-name"><a class="mod" href="TFWR/index.html" title="mod imxrt_ral::enet::TFWR">TFWR</a></div><div class="desc docblock-short">Transmit FIFO Watermark Register</div></li><li><div class="item-name"><a class="mod" href="TGSR/index.html" title="mod imxrt_ral::enet::TGSR">TGSR</a></div><div class="desc docblock-short">Timer Global Status Register</div></li><li><div class="item-name"><a class="mod" href="TIPG/index.html" title="mod imxrt_ral::enet::TIPG">TIPG</a></div><div class="desc docblock-short">Transmit Inter-Packet Gap</div></li><li><div class="item-name"><a class="mod" href="TSEM/index.html" title="mod imxrt_ral::enet::TSEM">TSEM</a></div><div class="desc docblock-short">Transmit FIFO Section Empty Threshold</div></li><li><div class="item-name"><a class="mod" href="TXIC/index.html" title="mod imxrt_ral::enet::TXIC">TXIC</a></div><div class="desc docblock-short">Transmit Interrupt Coalescing Register</div></li></ul><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.RegisterBlock.html" title="struct imxrt_ral::enet::RegisterBlock">RegisterBlock</a></div><div class="desc docblock-short">Ethernet MAC-NET Core</div></li></ul><h2 id="constants" class="section-header">Constants<a href="#constants" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="constant" href="constant.ENET1.html" title="constant imxrt_ral::enet::ENET1">ENET1</a></div><div class="desc docblock-short">Ethernet MAC-NET Core</div></li><li><div class="item-name"><a class="constant" href="constant.ENET2.html" title="constant imxrt_ral::enet::ENET2">ENET2</a></div><div class="desc docblock-short">Ethernet MAC-NET Core</div></li></ul><h2 id="functions" class="section-header">Functions<a href="#functions" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="fn" href="fn.number.html" title="fn imxrt_ral::enet::number">number</a></div><div class="desc docblock-short">Returns the instance number <code>N</code> for a peripheral instance.</div></li></ul><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="type" href="type.ENET1.html" title="type imxrt_ral::enet::ENET1">ENET1</a></div></li><li><div class="item-name"><a class="type" href="type.ENET2.html" title="type imxrt_ral::enet::ENET2">ENET2</a></div></li><li><div class="item-name"><a class="type" href="type.Instance.html" title="type imxrt_ral::enet::Instance">Instance</a></div></li></ul></section></div></main></body></html>