(S (NP (JJ Modern) (NN communication) (CC and) (NN computer) (NNS systems)) (VP (VBP require) (NP (ADJP (ADJP (JJ rapid)) (PRN (-LRB- -LRB-) (NP (NNP Gbps)) (-RRB- -RRB-)) (, ,) (JJ efficient) (CC and) (JJ large)) (NN bandwidth) (NNS data) (NNS transfers))) (. .))
(S (NP (NP (JJ Agressive) (NN scaling)) (PP (IN of) (NP (JJ digital) (JJ integrated) (NNS systems)))) (VP (VBP allow) (S (NP (NP (NNS buses)) (CC and) (NP (NN communication) (NN controller) (NNS circuits))) (VP (TO to) (VP (VB be) (VP (VBN integrated) (PP (IN with) (NP (DT the) (NN microprocessor))) (PP (IN on) (NP (DT the) (JJ same) (NN chip)))))))) (. .))
(S (NP (DT The) (NNP Peripheral) (NNP Component) (NNP Interconnect) (NNP Express) (PRN (-LRB- -LRB-) (NP (NNP PCIe)) (-RRB- -RRB-)) (NN protocol)) (VP (VBZ handles) (NP (NP (DT all) (NN communcation)) (PP (IN between) (NP (NP (NP (DT the) (JJ central) (NN processing) (NN unit)) (PRN (-LRB- -LRB-) (NP (NNP CPU)) (-RRB- -RRB-))) (CC and) (NP (JJ hardware) (NNS devices)))))) (. .))
(S (NP (NNP PCIe) (NNS buses)) (VP (VBP require) (NP (NP (JJ efficient) (NN clock) (NNS data) (NN recovery) (NNS circuits)) (PRN (-LRB- -LRB-) (NP (NNP CDR)) (-RRB- -RRB-))) (S (VP (TO to) (VP (VB recover) (NP (NP (NN clock) (NNS signals)) (VP (VBD embedded) (PP (IN in) (NP (NNS data))) (PP (IN during) (NP (NN transmission))))))))) (. .))
(S (NP (DT This) (NN paper)) (VP (VBZ describes) (NP (NP (DT the) (JJ theoretical) (NN modeling) (CC and) (NN simulation)) (PP (IN of) (NP (NP (NP (DT a) (JJ phase-locked) (NN loop)) (PRN (-LRB- -LRB-) (NP (NNP PLL)) (-RRB- -RRB-))) (VP (VBD used) (PP (IN in) (NP (DT a) (NNP CDR) (NN circuit)))))))) (. .))
(S (NP (NP (DT A) (JJ simple) (NNP PLL) (NN architecture)) (PP (IN for) (NP (DT a) (CD 5) (NNP GHz) (NNP CDR) (NN circuit)))) (VP (VBZ is) (VP (VBN proposed) (CC and) (VBN elaborated) (PP (IN in) (NP (DT this) (NN work))))) (. .))
(S (NP (NNS Simulations)) (VP (VBD were) (VP (VBN carried) (PRT (RP out)) (S (VP (VBG using) (NP (NP (DT a) (NNP Hardware) (NNP Description) (NNP Language)) (, ,) (NP (NNP Verilog-) (NNP AMS))))))) (. .))
(S (NP (NP (DT The) (NN effect)) (PP (IN of) (NP (NN jitter))) (PP (IN on) (NP (DT the) (VBN proposed) (NN design)))) (VP (VBZ is) (ADVP (RB also)) (VP (VBN simulated) (CC and) (VBN evaluated) (PP (IN in) (NP (DT this) (NN work))))) (. .))
(S (NP (PRP It)) (VP (VBD was) (VP (VBN found) (SBAR (IN that) (S (NP (DT the) (VBN proposed) (NN design)) (VP (VBZ is) (ADJP (JJ robust) (PP (IN against) (NP (DT both) (NP (NN input)) (CC and) (NP (NNP VCO) (NN jitter)))))))))) (. .))
