// Seed: 2198772637
module module_0 (
    input tri0 id_0
);
  wire id_2;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter \id_9 = 32'd29,
    parameter id_2  = 32'd2,
    parameter id_5  = 32'd22,
    parameter id_8  = 32'd58
) (
    input tri id_0,
    output wand id_1,
    output supply0 _id_2,
    output wand id_3,
    output wor id_4,
    input tri1 _id_5,
    input supply1 id_6
);
  logic [id_2 : id_5] _id_8;
  ;
  assign id_2 = id_6;
  wire _ \id_9 ;
  module_0 modCall_1 (id_6);
  logic [1 : id_8] id_10;
  wire id_11;
  wire id_12;
  ;
  wire id_13[\id_9 : 1 'b0];
endmodule : SymbolIdentifier
