// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bd_v_multi_scaler_0_0_hscale_core_polyphase (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        stream_3_dout,
        stream_3_empty_n,
        stream_3_read,
        stream_4_din,
        stream_4_full_n,
        stream_4_write,
        Height,
        InPixels,
        OutPixels,
        hfltCoeff_0_address0,
        hfltCoeff_0_ce0,
        hfltCoeff_0_q0,
        arrPhasesH_address0,
        arrPhasesH_ce0,
        arrPhasesH_q0
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_pp0_stage0 = 6'd2;
parameter    ap_ST_fsm_state5 = 6'd4;
parameter    ap_ST_fsm_state6 = 6'd8;
parameter    ap_ST_fsm_pp1_stage0 = 6'd16;
parameter    ap_ST_fsm_state24 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [47:0] stream_3_dout;
input   stream_3_empty_n;
output   stream_3_read;
output  [47:0] stream_4_din;
input   stream_4_full_n;
output   stream_4_write;
input  [11:0] Height;
input  [15:0] InPixels;
input  [15:0] OutPixels;
output  [8:0] hfltCoeff_0_address0;
output   hfltCoeff_0_ce0;
input  [15:0] hfltCoeff_0_q0;
output  [10:0] arrPhasesH_address0;
output   arrPhasesH_ce0;
input  [17:0] arrPhasesH_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg stream_3_read;
reg stream_4_write;
reg hfltCoeff_0_ce0;
reg arrPhasesH_ce0;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] BitSetCnt_address0;
reg    BitSetCnt_ce0;
wire   [2:0] BitSetCnt_q0;
wire   [5:0] OneBitIdx_address0;
reg    OneBitIdx_ce0;
wire   [1:0] OneBitIdx_q0;
wire   [5:0] OneBitIdx_address1;
reg    OneBitIdx_ce1;
wire   [1:0] OneBitIdx_q1;
wire   [5:0] OneBitIdx_address2;
reg    OneBitIdx_ce2;
wire   [1:0] OneBitIdx_q2;
wire   [5:0] OneBitIdx_address3;
reg    OneBitIdx_ce3;
wire   [1:0] OneBitIdx_q3;
wire   [5:0] OneBitIdx_address4;
reg    OneBitIdx_ce4;
wire   [1:0] OneBitIdx_q4;
reg    stream_3_blk_n;
reg    ap_enable_reg_pp1_iter5;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln442_reg_2729;
reg   [0:0] icmp_ln442_reg_2729_pp1_iter4_reg;
reg   [0:0] icmp_ln453_reg_2816;
reg   [0:0] icmp_ln465_reg_2842;
reg    stream_4_blk_n;
reg    ap_enable_reg_pp1_iter16;
reg   [0:0] icmp_ln442_reg_2729_pp1_iter15_reg;
reg   [0:0] icmp_ln500_reg_2733;
reg   [0:0] icmp_ln500_reg_2733_pp1_iter15_reg;
reg   [0:0] and_ln561_reg_2846;
reg   [0:0] and_ln561_reg_2846_pp1_iter15_reg;
reg   [8:0] indvar_flatten_reg_679;
reg   [6:0] i_reg_690;
reg   [2:0] j_reg_701;
reg   [12:0] x_reg_723;
reg   [12:0] x_reg_723_pp1_iter1_reg;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state7_pp1_stage0_iter0;
wire    ap_block_state8_pp1_stage0_iter1;
wire    ap_block_state9_pp1_stage0_iter2;
wire    ap_block_state10_pp1_stage0_iter3;
wire    ap_block_state11_pp1_stage0_iter4;
reg    ap_predicate_op328_read_state12;
reg    ap_block_state12_pp1_stage0_iter5;
wire    ap_block_state13_pp1_stage0_iter6;
wire    ap_block_state14_pp1_stage0_iter7;
wire    ap_block_state15_pp1_stage0_iter8;
wire    ap_block_state16_pp1_stage0_iter9;
wire    ap_block_state17_pp1_stage0_iter10;
wire    ap_block_state18_pp1_stage0_iter11;
wire    ap_block_state19_pp1_stage0_iter12;
wire    ap_block_state20_pp1_stage0_iter13;
wire    ap_block_state21_pp1_stage0_iter14;
wire    ap_block_state22_pp1_stage0_iter15;
reg    ap_predicate_op432_write_state23;
reg    ap_block_state23_pp1_stage0_iter16;
reg    ap_block_pp1_stage0_11001;
reg   [12:0] x_reg_723_pp1_iter2_reg;
reg   [12:0] x_reg_723_pp1_iter3_reg;
reg   [7:0] nrWrsPrev_reg_735;
reg   [15:0] xReadPos_reg_747;
reg   [15:0] xWritePos_reg_758;
reg   [31:0] ReadEn_reg_769;
reg   [31:0] ReadEn_1_reg_804;
reg   [15:0] xWritePos_2_reg_818;
reg   [15:0] xReadPos_2_reg_834;
wire   [16:0] zext_ln224_fu_898_p1;
reg   [16:0] zext_ln224_reg_2421;
wire   [11:0] TotalPixels_fu_916_p3;
reg   [11:0] TotalPixels_reg_2426;
wire   [8:0] add_ln414_1_fu_924_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln414_fu_930_p2;
reg   [0:0] icmp_ln414_reg_2436;
wire   [2:0] select_ln414_fu_948_p3;
reg   [2:0] select_ln414_reg_2440;
reg   [2:0] select_ln414_reg_2440_pp0_iter1_reg;
wire   [6:0] select_ln414_1_fu_956_p3;
reg   [6:0] select_ln414_1_reg_2445;
reg   [6:0] select_ln414_1_reg_2445_pp0_iter1_reg;
wire   [5:0] empty_fu_964_p1;
reg   [5:0] empty_reg_2452;
wire   [2:0] add_ln417_fu_968_p2;
wire   [12:0] zext_ln426_fu_1050_p1;
reg   [12:0] zext_ln426_reg_2715;
wire    ap_CS_fsm_state5;
wire   [11:0] y_5_fu_1054_p2;
reg   [11:0] y_5_reg_2720;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln426_fu_1060_p2;
wire   [0:0] icmp_ln442_fu_1065_p2;
reg   [0:0] icmp_ln442_reg_2729_pp1_iter1_reg;
reg   [0:0] icmp_ln442_reg_2729_pp1_iter2_reg;
reg   [0:0] icmp_ln442_reg_2729_pp1_iter3_reg;
reg   [0:0] icmp_ln442_reg_2729_pp1_iter5_reg;
reg   [0:0] icmp_ln442_reg_2729_pp1_iter6_reg;
reg   [0:0] icmp_ln442_reg_2729_pp1_iter7_reg;
reg   [0:0] icmp_ln442_reg_2729_pp1_iter8_reg;
reg   [0:0] icmp_ln442_reg_2729_pp1_iter9_reg;
reg   [0:0] icmp_ln442_reg_2729_pp1_iter10_reg;
reg   [0:0] icmp_ln442_reg_2729_pp1_iter11_reg;
reg   [0:0] icmp_ln442_reg_2729_pp1_iter12_reg;
reg   [0:0] icmp_ln442_reg_2729_pp1_iter13_reg;
reg   [0:0] icmp_ln442_reg_2729_pp1_iter14_reg;
wire   [0:0] icmp_ln500_fu_1070_p2;
reg   [0:0] icmp_ln500_reg_2733_pp1_iter1_reg;
reg   [0:0] icmp_ln500_reg_2733_pp1_iter2_reg;
reg   [0:0] icmp_ln500_reg_2733_pp1_iter3_reg;
reg   [0:0] icmp_ln500_reg_2733_pp1_iter4_reg;
reg   [0:0] icmp_ln500_reg_2733_pp1_iter5_reg;
reg   [0:0] icmp_ln500_reg_2733_pp1_iter6_reg;
reg   [0:0] icmp_ln500_reg_2733_pp1_iter7_reg;
reg   [0:0] icmp_ln500_reg_2733_pp1_iter8_reg;
reg   [0:0] icmp_ln500_reg_2733_pp1_iter9_reg;
reg   [0:0] icmp_ln500_reg_2733_pp1_iter10_reg;
reg   [0:0] icmp_ln500_reg_2733_pp1_iter11_reg;
reg   [0:0] icmp_ln500_reg_2733_pp1_iter12_reg;
reg   [0:0] icmp_ln500_reg_2733_pp1_iter13_reg;
reg   [0:0] icmp_ln500_reg_2733_pp1_iter14_reg;
wire   [12:0] x_6_fu_1101_p2;
reg   [12:0] x_6_reg_2742;
reg    ap_enable_reg_pp1_iter0;
wire   [5:0] PhaseH_0_fu_1113_p1;
reg   [5:0] PhaseH_0_reg_2747;
reg   [5:0] PhaseH_0_reg_2747_pp1_iter3_reg;
reg   [5:0] PhaseH_0_reg_2747_pp1_iter4_reg;
reg   [5:0] PhaseH_0_reg_2747_pp1_iter5_reg;
reg   [1:0] ArrayLoc_0_reg_2752;
reg   [1:0] ArrayLoc_0_reg_2752_pp1_iter3_reg;
reg   [1:0] ArrayLoc_0_reg_2752_pp1_iter4_reg;
reg   [1:0] ArrayLoc_0_reg_2752_pp1_iter5_reg;
wire   [0:0] p_Result_s_fu_1127_p3;
reg   [0:0] p_Result_s_reg_2757;
reg   [0:0] p_Result_s_reg_2757_pp1_iter3_reg;
reg   [5:0] PhaseH_1_reg_2766;
reg   [5:0] PhaseH_1_reg_2766_pp1_iter3_reg;
reg   [5:0] PhaseH_1_reg_2766_pp1_iter4_reg;
reg   [5:0] PhaseH_1_reg_2766_pp1_iter5_reg;
reg   [1:0] ArrayLoc_1_reg_2771;
reg   [1:0] ArrayLoc_1_reg_2771_pp1_iter3_reg;
reg   [1:0] ArrayLoc_1_reg_2771_pp1_iter4_reg;
reg   [1:0] ArrayLoc_1_reg_2771_pp1_iter5_reg;
wire   [0:0] p_Result_15_1_fu_1155_p3;
reg   [0:0] p_Result_15_1_reg_2776;
reg   [0:0] p_Result_15_1_reg_2776_pp1_iter3_reg;
reg   [0:0] tmp_33_reg_2785;
reg   [0:0] tmp_33_reg_2785_pp1_iter3_reg;
reg   [0:0] tmp_34_reg_2790;
reg   [0:0] tmp_34_reg_2790_pp1_iter3_reg;
wire   [0:0] trunc_ln560_1_fu_1196_p1;
reg   [0:0] trunc_ln560_1_reg_2800;
reg   [6:0] tmp_35_reg_2805;
wire   [0:0] icmp144_fu_1226_p2;
reg   [0:0] icmp144_reg_2810;
reg   [0:0] icmp144_reg_2810_pp1_iter4_reg;
reg   [0:0] icmp144_reg_2810_pp1_iter5_reg;
reg   [0:0] icmp144_reg_2810_pp1_iter6_reg;
reg   [0:0] icmp144_reg_2810_pp1_iter7_reg;
reg   [0:0] icmp144_reg_2810_pp1_iter8_reg;
reg   [0:0] icmp144_reg_2810_pp1_iter9_reg;
reg   [0:0] icmp144_reg_2810_pp1_iter10_reg;
reg   [0:0] icmp144_reg_2810_pp1_iter11_reg;
reg   [0:0] icmp144_reg_2810_pp1_iter12_reg;
reg   [0:0] icmp144_reg_2810_pp1_iter13_reg;
reg   [0:0] icmp144_reg_2810_pp1_iter14_reg;
reg   [0:0] icmp144_reg_2810_pp1_iter15_reg;
wire   [0:0] icmp_ln453_fu_1232_p2;
wire   [0:0] icmp_fu_1248_p2;
reg   [0:0] icmp_reg_2820;
wire   [0:0] icmp_ln465_fu_1264_p2;
wire   [0:0] and_ln561_fu_1308_p2;
reg   [0:0] and_ln561_reg_2846_pp1_iter5_reg;
reg   [0:0] and_ln561_reg_2846_pp1_iter6_reg;
reg   [0:0] and_ln561_reg_2846_pp1_iter7_reg;
reg   [0:0] and_ln561_reg_2846_pp1_iter8_reg;
reg   [0:0] and_ln561_reg_2846_pp1_iter9_reg;
reg   [0:0] and_ln561_reg_2846_pp1_iter10_reg;
reg   [0:0] and_ln561_reg_2846_pp1_iter11_reg;
reg   [0:0] and_ln561_reg_2846_pp1_iter12_reg;
reg   [0:0] and_ln561_reg_2846_pp1_iter13_reg;
reg   [0:0] and_ln561_reg_2846_pp1_iter14_reg;
wire   [0:0] cmp139_0_fu_1318_p2;
reg   [0:0] cmp139_0_reg_2850;
reg   [0:0] cmp139_0_reg_2850_pp1_iter5_reg;
reg   [0:0] cmp139_0_reg_2850_pp1_iter6_reg;
reg   [0:0] cmp139_0_reg_2850_pp1_iter7_reg;
reg   [0:0] cmp139_0_reg_2850_pp1_iter8_reg;
reg   [0:0] cmp139_0_reg_2850_pp1_iter9_reg;
reg   [0:0] cmp139_0_reg_2850_pp1_iter10_reg;
reg   [0:0] cmp139_0_reg_2850_pp1_iter11_reg;
reg   [0:0] cmp139_0_reg_2850_pp1_iter12_reg;
reg   [0:0] cmp139_0_reg_2850_pp1_iter13_reg;
reg   [0:0] cmp139_0_reg_2850_pp1_iter14_reg;
reg   [0:0] cmp139_0_reg_2850_pp1_iter15_reg;
wire   [0:0] icmp141_fu_1355_p2;
reg   [0:0] icmp141_reg_2862;
reg   [0:0] icmp141_reg_2862_pp1_iter5_reg;
reg   [0:0] icmp141_reg_2862_pp1_iter6_reg;
reg   [0:0] icmp141_reg_2862_pp1_iter7_reg;
reg   [0:0] icmp141_reg_2862_pp1_iter8_reg;
reg   [0:0] icmp141_reg_2862_pp1_iter9_reg;
reg   [0:0] icmp141_reg_2862_pp1_iter10_reg;
reg   [0:0] icmp141_reg_2862_pp1_iter11_reg;
reg   [0:0] icmp141_reg_2862_pp1_iter12_reg;
reg   [0:0] icmp141_reg_2862_pp1_iter13_reg;
reg   [0:0] icmp141_reg_2862_pp1_iter14_reg;
reg   [0:0] icmp141_reg_2862_pp1_iter15_reg;
wire   [0:0] cmp191_0_fu_1393_p2;
reg   [0:0] cmp191_0_reg_2874;
reg   [0:0] cmp191_0_reg_2874_pp1_iter5_reg;
reg   [0:0] cmp191_0_reg_2874_pp1_iter6_reg;
reg   [0:0] cmp191_0_reg_2874_pp1_iter7_reg;
reg   [0:0] cmp191_0_reg_2874_pp1_iter8_reg;
reg   [0:0] cmp191_0_reg_2874_pp1_iter9_reg;
reg   [0:0] cmp191_0_reg_2874_pp1_iter10_reg;
reg   [0:0] cmp191_0_reg_2874_pp1_iter11_reg;
reg   [0:0] cmp191_0_reg_2874_pp1_iter12_reg;
reg   [0:0] cmp191_0_reg_2874_pp1_iter13_reg;
reg   [0:0] cmp191_0_reg_2874_pp1_iter14_reg;
reg   [0:0] cmp191_0_reg_2874_pp1_iter15_reg;
wire   [0:0] brmerge_0_demorgan_fu_1447_p2;
reg   [0:0] brmerge_0_demorgan_reg_2889;
reg   [0:0] brmerge_0_demorgan_reg_2889_pp1_iter5_reg;
reg   [0:0] brmerge_0_demorgan_reg_2889_pp1_iter6_reg;
reg   [0:0] brmerge_0_demorgan_reg_2889_pp1_iter7_reg;
reg   [0:0] brmerge_0_demorgan_reg_2889_pp1_iter8_reg;
reg   [0:0] brmerge_0_demorgan_reg_2889_pp1_iter9_reg;
reg   [0:0] brmerge_0_demorgan_reg_2889_pp1_iter10_reg;
reg   [0:0] brmerge_0_demorgan_reg_2889_pp1_iter11_reg;
reg   [0:0] brmerge_0_demorgan_reg_2889_pp1_iter12_reg;
reg   [0:0] brmerge_0_demorgan_reg_2889_pp1_iter13_reg;
reg   [0:0] brmerge_0_demorgan_reg_2889_pp1_iter14_reg;
reg   [0:0] brmerge_0_demorgan_reg_2889_pp1_iter15_reg;
wire   [0:0] icmp_ln567_fu_1907_p2;
reg   [0:0] icmp_ln567_reg_2902;
reg   [0:0] icmp_ln567_reg_2902_pp1_iter6_reg;
reg   [0:0] icmp_ln567_reg_2902_pp1_iter7_reg;
reg   [0:0] icmp_ln567_reg_2902_pp1_iter8_reg;
reg   [0:0] icmp_ln567_reg_2902_pp1_iter9_reg;
reg   [0:0] icmp_ln567_reg_2902_pp1_iter10_reg;
reg   [0:0] icmp_ln567_reg_2902_pp1_iter11_reg;
reg   [0:0] icmp_ln567_reg_2902_pp1_iter12_reg;
reg   [0:0] icmp_ln567_reg_2902_pp1_iter13_reg;
reg   [0:0] icmp_ln567_reg_2902_pp1_iter14_reg;
reg   [0:0] icmp_ln567_reg_2902_pp1_iter15_reg;
wire   [0:0] icmp_ln567_1_fu_1929_p2;
reg   [0:0] icmp_ln567_1_reg_2909;
reg   [0:0] icmp_ln567_1_reg_2909_pp1_iter6_reg;
reg   [0:0] icmp_ln567_1_reg_2909_pp1_iter7_reg;
reg   [0:0] icmp_ln567_1_reg_2909_pp1_iter8_reg;
reg   [0:0] icmp_ln567_1_reg_2909_pp1_iter9_reg;
reg   [0:0] icmp_ln567_1_reg_2909_pp1_iter10_reg;
reg   [0:0] icmp_ln567_1_reg_2909_pp1_iter11_reg;
reg   [0:0] icmp_ln567_1_reg_2909_pp1_iter12_reg;
reg   [0:0] icmp_ln567_1_reg_2909_pp1_iter13_reg;
reg   [0:0] icmp_ln567_1_reg_2909_pp1_iter14_reg;
reg   [0:0] icmp_ln567_1_reg_2909_pp1_iter15_reg;
wire   [0:0] icmp_ln580_fu_1967_p2;
reg   [0:0] icmp_ln580_reg_2916;
reg   [0:0] icmp_ln580_reg_2916_pp1_iter6_reg;
reg   [0:0] icmp_ln580_reg_2916_pp1_iter7_reg;
reg   [0:0] icmp_ln580_reg_2916_pp1_iter8_reg;
reg   [0:0] icmp_ln580_reg_2916_pp1_iter9_reg;
reg   [0:0] icmp_ln580_reg_2916_pp1_iter10_reg;
reg   [0:0] icmp_ln580_reg_2916_pp1_iter11_reg;
reg   [0:0] icmp_ln580_reg_2916_pp1_iter12_reg;
reg   [0:0] icmp_ln580_reg_2916_pp1_iter13_reg;
reg   [0:0] icmp_ln580_reg_2916_pp1_iter14_reg;
reg   [0:0] icmp_ln580_reg_2916_pp1_iter15_reg;
wire   [0:0] icmp_ln580_1_fu_1973_p2;
reg   [0:0] icmp_ln580_1_reg_2923;
reg   [0:0] icmp_ln580_1_reg_2923_pp1_iter6_reg;
reg   [0:0] icmp_ln580_1_reg_2923_pp1_iter7_reg;
reg   [0:0] icmp_ln580_1_reg_2923_pp1_iter8_reg;
reg   [0:0] icmp_ln580_1_reg_2923_pp1_iter9_reg;
reg   [0:0] icmp_ln580_1_reg_2923_pp1_iter10_reg;
reg   [0:0] icmp_ln580_1_reg_2923_pp1_iter11_reg;
reg   [0:0] icmp_ln580_1_reg_2923_pp1_iter12_reg;
reg   [0:0] icmp_ln580_1_reg_2923_pp1_iter13_reg;
reg   [0:0] icmp_ln580_1_reg_2923_pp1_iter14_reg;
reg   [0:0] icmp_ln580_1_reg_2923_pp1_iter15_reg;
wire   [0:0] icmp_ln580_2_fu_1995_p2;
reg   [0:0] icmp_ln580_2_reg_2930;
reg   [0:0] icmp_ln580_2_reg_2930_pp1_iter6_reg;
reg   [0:0] icmp_ln580_2_reg_2930_pp1_iter7_reg;
reg   [0:0] icmp_ln580_2_reg_2930_pp1_iter8_reg;
reg   [0:0] icmp_ln580_2_reg_2930_pp1_iter9_reg;
reg   [0:0] icmp_ln580_2_reg_2930_pp1_iter10_reg;
reg   [0:0] icmp_ln580_2_reg_2930_pp1_iter11_reg;
reg   [0:0] icmp_ln580_2_reg_2930_pp1_iter12_reg;
reg   [0:0] icmp_ln580_2_reg_2930_pp1_iter13_reg;
reg   [0:0] icmp_ln580_2_reg_2930_pp1_iter14_reg;
reg   [0:0] icmp_ln580_2_reg_2930_pp1_iter15_reg;
reg   [7:0] OutPix_reg_2937;
reg   [7:0] OutPix_1_reg_2946;
reg   [7:0] OutPix_2_reg_2955;
reg   [7:0] OutPix_3_reg_2964;
reg   [7:0] OutPix_4_reg_2973;
reg   [7:0] OutPix_5_reg_2982;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_flush_enable;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter6;
reg    ap_condition_pp1_exit_iter5_state12;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
reg    ap_enable_reg_pp1_iter13;
reg    ap_enable_reg_pp1_iter14;
reg    ap_enable_reg_pp1_iter15;
reg   [5:0] FiltCoeff_0_0_address0;
reg    FiltCoeff_0_0_ce0;
reg    FiltCoeff_0_0_we0;
wire   [15:0] FiltCoeff_0_0_q0;
reg   [5:0] FiltCoeff_0_1_address0;
reg    FiltCoeff_0_1_ce0;
reg    FiltCoeff_0_1_we0;
wire   [15:0] FiltCoeff_0_1_q0;
reg   [5:0] FiltCoeff_1_0_address0;
reg    FiltCoeff_1_0_ce0;
reg    FiltCoeff_1_0_we0;
wire   [15:0] FiltCoeff_1_0_q0;
reg   [5:0] FiltCoeff_1_1_address0;
reg    FiltCoeff_1_1_ce0;
reg    FiltCoeff_1_1_we0;
wire   [15:0] FiltCoeff_1_1_q0;
reg   [5:0] FiltCoeff_2_0_address0;
reg    FiltCoeff_2_0_ce0;
reg    FiltCoeff_2_0_we0;
wire   [15:0] FiltCoeff_2_0_q0;
reg   [5:0] FiltCoeff_2_1_address0;
reg    FiltCoeff_2_1_ce0;
reg    FiltCoeff_2_1_we0;
wire   [15:0] FiltCoeff_2_1_q0;
reg   [5:0] FiltCoeff_3_0_address0;
reg    FiltCoeff_3_0_ce0;
reg    FiltCoeff_3_0_we0;
wire   [15:0] FiltCoeff_3_0_q0;
reg   [5:0] FiltCoeff_3_1_address0;
reg    FiltCoeff_3_1_ce0;
reg    FiltCoeff_3_1_we0;
wire   [15:0] FiltCoeff_3_1_q0;
reg   [5:0] FiltCoeff_4_0_address0;
reg    FiltCoeff_4_0_ce0;
reg    FiltCoeff_4_0_we0;
wire   [15:0] FiltCoeff_4_0_q0;
reg   [5:0] FiltCoeff_4_1_address0;
reg    FiltCoeff_4_1_ce0;
reg    FiltCoeff_4_1_we0;
wire   [15:0] FiltCoeff_4_1_q0;
reg   [5:0] FiltCoeff_5_0_address0;
reg    FiltCoeff_5_0_ce0;
reg    FiltCoeff_5_0_we0;
wire   [15:0] FiltCoeff_5_0_q0;
reg   [5:0] FiltCoeff_5_1_address0;
reg    FiltCoeff_5_1_ce0;
reg    FiltCoeff_5_1_we0;
wire   [15:0] FiltCoeff_5_1_q0;
wire    grp_hscale_polyphase_fu_848_ap_start;
wire    grp_hscale_polyphase_fu_848_ap_done;
wire    grp_hscale_polyphase_fu_848_ap_idle;
wire    grp_hscale_polyphase_fu_848_ap_ready;
reg    grp_hscale_polyphase_fu_848_ap_ce;
wire   [5:0] grp_hscale_polyphase_fu_848_FiltCoeff_address0;
wire    grp_hscale_polyphase_fu_848_FiltCoeff_ce0;
wire   [5:0] grp_hscale_polyphase_fu_848_FiltCoeff1_address0;
wire    grp_hscale_polyphase_fu_848_FiltCoeff1_ce0;
wire   [5:0] grp_hscale_polyphase_fu_848_FiltCoeff12_address0;
wire    grp_hscale_polyphase_fu_848_FiltCoeff12_ce0;
wire   [5:0] grp_hscale_polyphase_fu_848_FiltCoeff13_address0;
wire    grp_hscale_polyphase_fu_848_FiltCoeff13_ce0;
wire   [5:0] grp_hscale_polyphase_fu_848_FiltCoeff2_address0;
wire    grp_hscale_polyphase_fu_848_FiltCoeff2_ce0;
wire   [5:0] grp_hscale_polyphase_fu_848_FiltCoeff24_address0;
wire    grp_hscale_polyphase_fu_848_FiltCoeff24_ce0;
wire   [5:0] grp_hscale_polyphase_fu_848_FiltCoeff3_address0;
wire    grp_hscale_polyphase_fu_848_FiltCoeff3_ce0;
wire   [5:0] grp_hscale_polyphase_fu_848_FiltCoeff35_address0;
wire    grp_hscale_polyphase_fu_848_FiltCoeff35_ce0;
wire   [5:0] grp_hscale_polyphase_fu_848_FiltCoeff4_address0;
wire    grp_hscale_polyphase_fu_848_FiltCoeff4_ce0;
wire   [5:0] grp_hscale_polyphase_fu_848_FiltCoeff46_address0;
wire    grp_hscale_polyphase_fu_848_FiltCoeff46_ce0;
wire   [5:0] grp_hscale_polyphase_fu_848_FiltCoeff5_address0;
wire    grp_hscale_polyphase_fu_848_FiltCoeff5_ce0;
wire   [5:0] grp_hscale_polyphase_fu_848_FiltCoeff57_address0;
wire    grp_hscale_polyphase_fu_848_FiltCoeff57_ce0;
wire   [7:0] grp_hscale_polyphase_fu_848_ap_return_0;
wire   [7:0] grp_hscale_polyphase_fu_848_ap_return_1;
wire   [7:0] grp_hscale_polyphase_fu_848_ap_return_2;
wire   [7:0] grp_hscale_polyphase_fu_848_ap_return_3;
wire   [7:0] grp_hscale_polyphase_fu_848_ap_return_4;
wire   [7:0] grp_hscale_polyphase_fu_848_ap_return_5;
reg    ap_predicate_op397_call_state13;
reg    ap_predicate_op398_call_state14;
reg    ap_predicate_op399_call_state15;
reg    ap_predicate_op400_call_state16;
reg    ap_predicate_op401_call_state17;
reg    ap_predicate_op402_call_state18;
reg    ap_predicate_op403_call_state19;
wire    ap_block_state7_pp1_stage0_iter0_ignore_call47;
wire    ap_block_state8_pp1_stage0_iter1_ignore_call47;
wire    ap_block_state9_pp1_stage0_iter2_ignore_call47;
wire    ap_block_state10_pp1_stage0_iter3_ignore_call47;
wire    ap_block_state11_pp1_stage0_iter4_ignore_call47;
reg    ap_block_state12_pp1_stage0_iter5_ignore_call47;
wire    ap_block_state13_pp1_stage0_iter6_ignore_call47;
wire    ap_block_state14_pp1_stage0_iter7_ignore_call47;
wire    ap_block_state15_pp1_stage0_iter8_ignore_call47;
wire    ap_block_state16_pp1_stage0_iter9_ignore_call47;
wire    ap_block_state17_pp1_stage0_iter10_ignore_call47;
wire    ap_block_state18_pp1_stage0_iter11_ignore_call47;
wire    ap_block_state19_pp1_stage0_iter12_ignore_call47;
wire    ap_block_state20_pp1_stage0_iter13_ignore_call47;
wire    ap_block_state21_pp1_stage0_iter14_ignore_call47;
wire    ap_block_state22_pp1_stage0_iter15_ignore_call47;
reg    ap_block_state23_pp1_stage0_iter16_ignore_call47;
reg    ap_block_pp1_stage0_11001_ignoreCallOp397;
wire   [17:0] grp_reg_ap_uint_18_s_fu_1107_ap_return;
reg    grp_reg_ap_uint_18_s_fu_1107_ap_ce;
reg    ap_predicate_op170_call_state8;
wire    ap_block_state7_pp1_stage0_iter0_ignore_call36;
wire    ap_block_state8_pp1_stage0_iter1_ignore_call36;
wire    ap_block_state9_pp1_stage0_iter2_ignore_call36;
wire    ap_block_state10_pp1_stage0_iter3_ignore_call36;
wire    ap_block_state11_pp1_stage0_iter4_ignore_call36;
reg    ap_block_state12_pp1_stage0_iter5_ignore_call36;
wire    ap_block_state13_pp1_stage0_iter6_ignore_call36;
wire    ap_block_state14_pp1_stage0_iter7_ignore_call36;
wire    ap_block_state15_pp1_stage0_iter8_ignore_call36;
wire    ap_block_state16_pp1_stage0_iter9_ignore_call36;
wire    ap_block_state17_pp1_stage0_iter10_ignore_call36;
wire    ap_block_state18_pp1_stage0_iter11_ignore_call36;
wire    ap_block_state19_pp1_stage0_iter12_ignore_call36;
wire    ap_block_state20_pp1_stage0_iter13_ignore_call36;
wire    ap_block_state21_pp1_stage0_iter14_ignore_call36;
wire    ap_block_state22_pp1_stage0_iter15_ignore_call36;
reg    ap_block_state23_pp1_stage0_iter16_ignore_call36;
reg    ap_block_pp1_stage0_11001_ignoreCallOp170;
reg   [6:0] ap_phi_mux_i_phi_fu_694_p4;
wire    ap_block_pp0_stage0;
reg   [11:0] y_reg_712;
wire    ap_CS_fsm_state24;
reg   [12:0] ap_phi_mux_x_phi_fu_727_p4;
reg   [7:0] ap_phi_mux_nrWrsPrev_phi_fu_739_p4;
reg   [7:0] ap_phi_mux_nrWrsPrev_1_phi_fu_794_p6;
reg   [15:0] ap_phi_mux_xReadPos_phi_fu_751_p4;
reg   [15:0] ap_phi_mux_xWritePos_phi_fu_762_p4;
reg   [31:0] ap_phi_mux_ReadEn_phi_fu_773_p4;
reg   [15:0] ap_phi_mux_xWritePos_1_phi_fu_783_p4;
wire   [15:0] xWritePos_4_fu_1382_p2;
wire   [15:0] ap_phi_reg_pp1_iter4_xWritePos_1_reg_780;
wire   [7:0] ap_phi_reg_pp1_iter4_nrWrsPrev_1_reg_790;
wire   [7:0] zext_ln437_fu_1441_p1;
wire   [31:0] ap_phi_reg_pp1_iter4_ReadEn_1_reg_804;
wire   [31:0] zext_ln520_fu_1269_p1;
wire   [15:0] ap_phi_reg_pp1_iter4_xWritePos_2_reg_818;
wire   [15:0] ap_phi_reg_pp1_iter4_xReadPos_2_reg_834;
wire   [15:0] xReadPos_3_fu_1280_p3;
reg    grp_hscale_polyphase_fu_848_ap_start_reg;
reg    ap_predicate_op397_call_state13_state12;
wire   [63:0] p_cast_fu_1007_p1;
wire   [63:0] zext_ln414_fu_1012_p1;
wire   [63:0] zext_ln507_fu_1096_p1;
wire   [63:0] zext_ln534_fu_1187_p1;
wire   [63:0] tmp_14_cast_fu_1340_p1;
wire   [63:0] tmp_16_cast_fu_1377_p1;
wire   [63:0] tmp_18_cast_fu_1415_p1;
wire   [63:0] tmp_19_cast_fu_1436_p1;
wire   [63:0] tmp_22_cast_fu_1469_p1;
reg   [7:0] OutPixPrv_val_V_5_01_fu_248;
wire   [7:0] select_ln580_8_fu_2401_p3;
reg   [7:0] OutPixPrv_4_val_V_1_fu_252;
wire   [7:0] OutPixPrv_4_val_V_fu_2369_p3;
reg   [7:0] OutPixPrv_0_val_V_1_fu_256;
wire   [7:0] OutPixPrv_0_val_V_fu_2294_p3;
reg   [7:0] OutPixPrv_1_val_V_1_fu_260;
wire   [7:0] OutPixPrv_1_val_V_fu_2319_p3;
reg   [7:0] OutPixPrv_2_val_V_1_fu_264;
wire   [7:0] OutPixPrv_2_val_V_fu_2344_p3;
reg   [7:0] OutPixPrv_3_val_V_1_fu_268;
wire   [7:0] OutPixPrv_3_val_V_fu_2357_p3;
reg   [7:0] PixArray_val_V_6_0_2_fu_272;
wire   [7:0] PixArray_val_V_6_0_fu_1553_p3;
reg   [7:0] PixArray_val_V_6_1_2_fu_276;
wire   [7:0] PixArray_val_V_6_1_fu_1546_p3;
reg   [7:0] PixArray_val_V_0_2_fu_280;
wire   [7:0] PixArray_val_V_6_2_9_fu_1560_p3;
reg   [7:0] PixArray_val_V_6_0_7_fu_284;
wire   [7:0] PixArray_val_V_6_0_9_fu_1574_p3;
reg   [7:0] PixArray_val_V_6_1_7_fu_288;
wire   [7:0] PixArray_val_V_6_1_9_fu_1567_p3;
reg   [7:0] PixArray_val_V_1_2_fu_292;
wire   [7:0] PixArray_val_V_6_2_10_fu_1581_p3;
reg   [7:0] PixArray_val_V_0_0_fu_296;
wire   [7:0] PixArray_val_V_6_0_10_fu_1595_p3;
reg   [7:0] PixArray_val_V_0_1_fu_300;
wire   [7:0] PixArray_val_V_6_1_10_fu_1588_p3;
reg   [7:0] PixArray_val_V_2_2_fu_304;
wire   [7:0] PixArray_val_V_6_2_11_fu_1602_p3;
reg   [7:0] PixArray_val_V_1_0_fu_308;
wire   [7:0] PixArray_val_V_6_0_11_fu_1616_p3;
reg   [7:0] PixArray_val_V_1_1_fu_312;
wire   [7:0] PixArray_val_V_6_1_11_fu_1609_p3;
reg   [7:0] PixArray_val_V_3_2_fu_316;
wire   [7:0] PixArray_val_V_6_2_12_fu_1623_p3;
reg   [7:0] PixArray_val_V_2_0_fu_320;
wire   [7:0] PixArray_val_V_6_0_12_fu_1637_p3;
reg   [7:0] PixArray_val_V_2_1_fu_324;
wire   [7:0] PixArray_val_V_6_1_12_fu_1630_p3;
reg   [7:0] PixArray_val_V_4_2_fu_328;
wire   [7:0] PixArray_val_V_6_2_13_fu_1644_p3;
reg   [7:0] PixArray_val_V_3_0_fu_332;
wire   [7:0] PixArray_val_V_6_0_13_fu_1658_p3;
reg   [7:0] PixArray_val_V_3_1_fu_336;
wire   [7:0] PixArray_val_V_6_1_13_fu_1651_p3;
reg   [7:0] PixArray_val_V_5_2_fu_340;
wire   [7:0] PixArray_val_V_6_2_14_fu_1665_p3;
reg   [7:0] PixArray_val_V_4_0_fu_344;
reg   [7:0] PixArray_val_V_4_1_fu_348;
reg   [7:0] PixArray_val_V_6_2_fu_352;
reg   [7:0] PixArray_val_V_5_0_fu_356;
reg   [7:0] PixArray_val_V_5_1_fu_360;
reg   [7:0] PixArray_val_V_7_2_fu_364;
reg   [7:0] PixArray_val_V_6_0_8_fu_368;
wire   [7:0] PixArray_val_V_8_0_fu_1807_p1;
reg   [7:0] PixArray_val_V_6_1_8_fu_372;
reg   [7:0] PixArray_val_V_6_2_1_fu_376;
reg   [7:0] PixArray_val_V_7_0_fu_380;
reg   [7:0] PixArray_val_V_7_1_fu_384;
reg   [7:0] PixArray_val_V_7_2_1_fu_388;
reg    ap_block_pp1_stage0_01001;
wire   [0:0] icmp_ln224_fu_902_p2;
wire   [11:0] trunc_ln391_fu_908_p1;
wire   [11:0] trunc_ln391_1_fu_912_p1;
wire   [0:0] icmp_ln417_fu_942_p2;
wire   [6:0] add_ln414_fu_936_p2;
wire   [7:0] tmp_1_fu_981_p3;
wire   [8:0] tmp_12_cast_fu_974_p3;
wire   [8:0] tmp_13_cast_fu_988_p1;
wire   [8:0] empty_175_fu_992_p2;
wire   [8:0] select_ln414_cast_fu_998_p1;
wire   [8:0] empty_176_fu_1001_p2;
wire   [11:0] add_ln396_fu_1027_p2;
wire   [10:0] tmp_s_fu_1032_p4;
wire   [11:0] LoopSize_fu_1042_p3;
wire   [11:0] trunc_ln442_fu_1076_p1;
wire   [11:0] xbySamples_fu_1080_p2;
wire   [10:0] xbySamples_1_fu_1086_p4;
wire   [1:0] p_Result_17_1_fu_1163_p3;
wire   [7:0] nrWrsClck_cast_fu_1192_p1;
wire   [7:0] nrWrsAccu_fu_1200_p2;
wire   [6:0] tmp_37_fu_1216_p4;
wire   [10:0] tmp_fu_1238_p4;
wire   [16:0] zext_ln465_fu_1254_p1;
wire   [16:0] add_ln465_fu_1258_p2;
wire   [15:0] xReadPos_1_fu_1274_p2;
wire   [0:0] trunc_ln560_fu_1289_p1;
wire   [0:0] icmp_ln561_fu_1298_p2;
wire   [0:0] icmp_ln561_1_fu_1303_p2;
wire   [1:0] empty_177_fu_1314_p1;
wire   [1:0] empty_178_fu_1324_p2;
wire   [5:0] tmp_2_fu_1330_p5;
wire   [6:0] tmp_36_fu_1345_p4;
wire   [1:0] empty_179_fu_1361_p2;
wire   [5:0] tmp_3_fu_1367_p5;
wire   [1:0] empty_180_fu_1389_p1;
wire   [1:0] empty_181_fu_1399_p2;
wire   [5:0] tmp_4_fu_1405_p5;
wire   [1:0] empty_182_fu_1420_p2;
wire   [5:0] tmp_5_fu_1426_p5;
wire   [0:0] nrWrsPrev_2_fu_1293_p2;
wire   [1:0] empty_183_fu_1453_p2;
wire   [5:0] tmp_6_fu_1459_p5;
wire   [0:0] trunc_ln567_fu_1895_p1;
wire   [2:0] shl_ln_fu_1899_p3;
wire   [2:0] zext_ln567_fu_1891_p1;
wire   [0:0] trunc_ln567_1_fu_1917_p1;
wire   [2:0] shl_ln567_1_fu_1921_p3;
wire   [2:0] zext_ln567_1_fu_1913_p1;
wire   [0:0] trunc_ln580_fu_1939_p1;
wire   [0:0] trunc_ln580_1_fu_1955_p1;
wire   [2:0] shl_ln580_1_fu_1959_p3;
wire   [2:0] zext_ln580_1_fu_1951_p1;
wire   [2:0] shl_ln1_fu_1943_p3;
wire   [2:0] zext_ln580_fu_1935_p1;
wire   [0:0] trunc_ln580_2_fu_1983_p1;
wire   [2:0] shl_ln580_2_fu_1987_p3;
wire   [2:0] zext_ln580_2_fu_1979_p1;
wire   [7:0] select_ln567_fu_2163_p3;
wire   [7:0] select_ln567_1_fu_2175_p3;
wire   [7:0] select_ln567_2_fu_2187_p3;
wire   [7:0] select_ln567_3_fu_2199_p3;
wire   [7:0] select_ln567_4_fu_2211_p3;
wire   [7:0] select_ln567_5_fu_2223_p3;
wire   [7:0] cond_lvalue109_1_2_fu_2228_p3;
wire   [7:0] OutMultiPix_val_V_load_4_fu_2216_p3;
wire   [7:0] OutMultiPix_val_V_load_3_fu_2204_p3;
wire   [7:0] OutMultiPix_val_V_load_2_fu_2192_p3;
wire   [7:0] OutMultiPix_val_V_load_1_fu_2180_p3;
wire   [7:0] OutMultiPix_val_V_load_fu_2168_p3;
wire   [7:0] select_ln580_fu_2267_p3;
wire   [7:0] select_ln580_1_fu_2272_p3;
wire   [0:0] sel_tmp1_fu_2284_p2;
wire   [0:0] sel_tmp2_fu_2289_p2;
wire   [7:0] sel_tmp_fu_2277_p3;
wire   [7:0] select_ln580_2_fu_2302_p3;
wire   [7:0] select_ln580_3_fu_2307_p3;
wire   [7:0] sel_tmp4_fu_2312_p3;
wire   [7:0] select_ln580_4_fu_2327_p3;
wire   [7:0] select_ln580_5_fu_2332_p3;
wire   [7:0] sel_tmp8_fu_2337_p3;
wire   [7:0] select_ln580_6_fu_2352_p3;
wire   [7:0] select_ln580_7_fu_2364_p3;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_1149;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 ap_enable_reg_pp1_iter15 = 1'b0;
#0 grp_hscale_polyphase_fu_848_ap_start_reg = 1'b0;
end

bd_v_multi_scaler_0_0_hscale_core_polyphase_BitSetCnt #(
    .DataWidth( 3 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
BitSetCnt_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BitSetCnt_address0),
    .ce0(BitSetCnt_ce0),
    .q0(BitSetCnt_q0)
);

bd_v_multi_scaler_0_0_hscale_core_polyphase_OneBitIdx #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
OneBitIdx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(OneBitIdx_address0),
    .ce0(OneBitIdx_ce0),
    .q0(OneBitIdx_q0),
    .address1(OneBitIdx_address1),
    .ce1(OneBitIdx_ce1),
    .q1(OneBitIdx_q1),
    .address2(OneBitIdx_address2),
    .ce2(OneBitIdx_ce2),
    .q2(OneBitIdx_q2),
    .address3(OneBitIdx_address3),
    .ce3(OneBitIdx_ce3),
    .q3(OneBitIdx_q3),
    .address4(OneBitIdx_address4),
    .ce4(OneBitIdx_ce4),
    .q4(OneBitIdx_q4)
);

bd_v_multi_scaler_0_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_0_0_address0),
    .ce0(FiltCoeff_0_0_ce0),
    .we0(FiltCoeff_0_0_we0),
    .d0(hfltCoeff_0_q0),
    .q0(FiltCoeff_0_0_q0)
);

bd_v_multi_scaler_0_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_0_1_address0),
    .ce0(FiltCoeff_0_1_ce0),
    .we0(FiltCoeff_0_1_we0),
    .d0(hfltCoeff_0_q0),
    .q0(FiltCoeff_0_1_q0)
);

bd_v_multi_scaler_0_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_1_0_address0),
    .ce0(FiltCoeff_1_0_ce0),
    .we0(FiltCoeff_1_0_we0),
    .d0(hfltCoeff_0_q0),
    .q0(FiltCoeff_1_0_q0)
);

bd_v_multi_scaler_0_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_1_1_address0),
    .ce0(FiltCoeff_1_1_ce0),
    .we0(FiltCoeff_1_1_we0),
    .d0(hfltCoeff_0_q0),
    .q0(FiltCoeff_1_1_q0)
);

bd_v_multi_scaler_0_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_2_0_address0),
    .ce0(FiltCoeff_2_0_ce0),
    .we0(FiltCoeff_2_0_we0),
    .d0(hfltCoeff_0_q0),
    .q0(FiltCoeff_2_0_q0)
);

bd_v_multi_scaler_0_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_2_1_address0),
    .ce0(FiltCoeff_2_1_ce0),
    .we0(FiltCoeff_2_1_we0),
    .d0(hfltCoeff_0_q0),
    .q0(FiltCoeff_2_1_q0)
);

bd_v_multi_scaler_0_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_3_0_address0),
    .ce0(FiltCoeff_3_0_ce0),
    .we0(FiltCoeff_3_0_we0),
    .d0(hfltCoeff_0_q0),
    .q0(FiltCoeff_3_0_q0)
);

bd_v_multi_scaler_0_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_3_1_address0),
    .ce0(FiltCoeff_3_1_ce0),
    .we0(FiltCoeff_3_1_we0),
    .d0(hfltCoeff_0_q0),
    .q0(FiltCoeff_3_1_q0)
);

bd_v_multi_scaler_0_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_4_0_address0),
    .ce0(FiltCoeff_4_0_ce0),
    .we0(FiltCoeff_4_0_we0),
    .d0(hfltCoeff_0_q0),
    .q0(FiltCoeff_4_0_q0)
);

bd_v_multi_scaler_0_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_4_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_4_1_address0),
    .ce0(FiltCoeff_4_1_ce0),
    .we0(FiltCoeff_4_1_we0),
    .d0(hfltCoeff_0_q0),
    .q0(FiltCoeff_4_1_q0)
);

bd_v_multi_scaler_0_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_5_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_5_0_address0),
    .ce0(FiltCoeff_5_0_ce0),
    .we0(FiltCoeff_5_0_we0),
    .d0(hfltCoeff_0_q0),
    .q0(FiltCoeff_5_0_q0)
);

bd_v_multi_scaler_0_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_5_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_5_1_address0),
    .ce0(FiltCoeff_5_1_ce0),
    .we0(FiltCoeff_5_1_we0),
    .d0(hfltCoeff_0_q0),
    .q0(FiltCoeff_5_1_q0)
);

bd_v_multi_scaler_0_0_hscale_polyphase grp_hscale_polyphase_fu_848(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_hscale_polyphase_fu_848_ap_start),
    .ap_done(grp_hscale_polyphase_fu_848_ap_done),
    .ap_idle(grp_hscale_polyphase_fu_848_ap_idle),
    .ap_ready(grp_hscale_polyphase_fu_848_ap_ready),
    .ap_ce(grp_hscale_polyphase_fu_848_ap_ce),
    .FiltCoeff_address0(grp_hscale_polyphase_fu_848_FiltCoeff_address0),
    .FiltCoeff_ce0(grp_hscale_polyphase_fu_848_FiltCoeff_ce0),
    .FiltCoeff_q0(FiltCoeff_0_0_q0),
    .FiltCoeff1_address0(grp_hscale_polyphase_fu_848_FiltCoeff1_address0),
    .FiltCoeff1_ce0(grp_hscale_polyphase_fu_848_FiltCoeff1_ce0),
    .FiltCoeff1_q0(FiltCoeff_0_1_q0),
    .FiltCoeff12_address0(grp_hscale_polyphase_fu_848_FiltCoeff12_address0),
    .FiltCoeff12_ce0(grp_hscale_polyphase_fu_848_FiltCoeff12_ce0),
    .FiltCoeff12_q0(FiltCoeff_1_0_q0),
    .FiltCoeff13_address0(grp_hscale_polyphase_fu_848_FiltCoeff13_address0),
    .FiltCoeff13_ce0(grp_hscale_polyphase_fu_848_FiltCoeff13_ce0),
    .FiltCoeff13_q0(FiltCoeff_1_1_q0),
    .FiltCoeff2_address0(grp_hscale_polyphase_fu_848_FiltCoeff2_address0),
    .FiltCoeff2_ce0(grp_hscale_polyphase_fu_848_FiltCoeff2_ce0),
    .FiltCoeff2_q0(FiltCoeff_2_0_q0),
    .FiltCoeff24_address0(grp_hscale_polyphase_fu_848_FiltCoeff24_address0),
    .FiltCoeff24_ce0(grp_hscale_polyphase_fu_848_FiltCoeff24_ce0),
    .FiltCoeff24_q0(FiltCoeff_2_1_q0),
    .FiltCoeff3_address0(grp_hscale_polyphase_fu_848_FiltCoeff3_address0),
    .FiltCoeff3_ce0(grp_hscale_polyphase_fu_848_FiltCoeff3_ce0),
    .FiltCoeff3_q0(FiltCoeff_3_0_q0),
    .FiltCoeff35_address0(grp_hscale_polyphase_fu_848_FiltCoeff35_address0),
    .FiltCoeff35_ce0(grp_hscale_polyphase_fu_848_FiltCoeff35_ce0),
    .FiltCoeff35_q0(FiltCoeff_3_1_q0),
    .FiltCoeff4_address0(grp_hscale_polyphase_fu_848_FiltCoeff4_address0),
    .FiltCoeff4_ce0(grp_hscale_polyphase_fu_848_FiltCoeff4_ce0),
    .FiltCoeff4_q0(FiltCoeff_4_0_q0),
    .FiltCoeff46_address0(grp_hscale_polyphase_fu_848_FiltCoeff46_address0),
    .FiltCoeff46_ce0(grp_hscale_polyphase_fu_848_FiltCoeff46_ce0),
    .FiltCoeff46_q0(FiltCoeff_4_1_q0),
    .FiltCoeff5_address0(grp_hscale_polyphase_fu_848_FiltCoeff5_address0),
    .FiltCoeff5_ce0(grp_hscale_polyphase_fu_848_FiltCoeff5_ce0),
    .FiltCoeff5_q0(FiltCoeff_5_0_q0),
    .FiltCoeff57_address0(grp_hscale_polyphase_fu_848_FiltCoeff57_address0),
    .FiltCoeff57_ce0(grp_hscale_polyphase_fu_848_FiltCoeff57_ce0),
    .FiltCoeff57_q0(FiltCoeff_5_1_q0),
    .p_read(PixArray_val_V_6_0_2_fu_272),
    .p_read1(PixArray_val_V_6_1_2_fu_276),
    .p_read2(PixArray_val_V_0_2_fu_280),
    .p_read3(PixArray_val_V_6_0_7_fu_284),
    .p_read4(PixArray_val_V_6_1_7_fu_288),
    .p_read5(PixArray_val_V_1_2_fu_292),
    .p_read6(PixArray_val_V_0_0_fu_296),
    .p_read7(PixArray_val_V_0_1_fu_300),
    .p_read8(PixArray_val_V_2_2_fu_304),
    .p_read9(PixArray_val_V_1_0_fu_308),
    .p_read10(PixArray_val_V_1_1_fu_312),
    .p_read11(PixArray_val_V_3_2_fu_316),
    .p_read12(PixArray_val_V_2_0_fu_320),
    .p_read13(PixArray_val_V_2_1_fu_324),
    .p_read14(PixArray_val_V_4_2_fu_328),
    .p_read15(PixArray_val_V_3_0_fu_332),
    .p_read16(PixArray_val_V_3_1_fu_336),
    .p_read17(PixArray_val_V_5_2_fu_340),
    .p_read18(PixArray_val_V_4_0_fu_344),
    .p_read19(PixArray_val_V_4_1_fu_348),
    .p_read20(PixArray_val_V_6_2_fu_352),
    .p_read21(PixArray_val_V_5_0_fu_356),
    .p_read22(PixArray_val_V_5_1_fu_360),
    .p_read23(PixArray_val_V_7_2_fu_364),
    .p_read24(PixArray_val_V_6_0_8_fu_368),
    .p_read25(PixArray_val_V_6_1_8_fu_372),
    .p_read26(PixArray_val_V_6_2_1_fu_376),
    .p_read27(PixArray_val_V_7_0_fu_380),
    .p_read28(PixArray_val_V_7_1_fu_384),
    .p_read29(PixArray_val_V_7_2_1_fu_388),
    .PhasesH_0_read(PhaseH_0_reg_2747_pp1_iter5_reg),
    .PhasesH_1_read(PhaseH_1_reg_2766_pp1_iter5_reg),
    .p_read230(ArrayLoc_0_reg_2752_pp1_iter5_reg),
    .p_read331(ArrayLoc_1_reg_2771_pp1_iter5_reg),
    .ap_return_0(grp_hscale_polyphase_fu_848_ap_return_0),
    .ap_return_1(grp_hscale_polyphase_fu_848_ap_return_1),
    .ap_return_2(grp_hscale_polyphase_fu_848_ap_return_2),
    .ap_return_3(grp_hscale_polyphase_fu_848_ap_return_3),
    .ap_return_4(grp_hscale_polyphase_fu_848_ap_return_4),
    .ap_return_5(grp_hscale_polyphase_fu_848_ap_return_5)
);

bd_v_multi_scaler_0_0_reg_ap_uint_18_s grp_reg_ap_uint_18_s_fu_1107(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(arrPhasesH_q0),
    .ap_return(grp_reg_ap_uint_18_s_fu_1107_ap_return),
    .ap_ce(grp_reg_ap_uint_18_s_fu_1107_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln426_fu_1060_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter16 <= ap_enable_reg_pp1_iter15;
        end else if (((icmp_ln426_fu_1060_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_enable_reg_pp1_iter16 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter5_state12)) begin
                ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter4;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_hscale_polyphase_fu_848_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_predicate_op397_call_state13_state12 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
            grp_hscale_polyphase_fu_848_ap_start_reg <= 1'b1;
        end else if ((grp_hscale_polyphase_fu_848_ap_ready == 1'b1)) begin
            grp_hscale_polyphase_fu_848_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1149)) begin
        if ((icmp_ln465_reg_2842 == 1'd1)) begin
            PixArray_val_V_6_0_8_fu_368 <= PixArray_val_V_8_0_fu_1807_p1;
        end else if ((icmp_ln465_reg_2842 == 1'd0)) begin
            PixArray_val_V_6_0_8_fu_368 <= PixArray_val_V_7_0_fu_380;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1149)) begin
        if ((icmp_ln465_reg_2842 == 1'd1)) begin
            PixArray_val_V_6_1_8_fu_372 <= {{stream_3_dout[15:8]}};
        end else if ((icmp_ln465_reg_2842 == 1'd0)) begin
            PixArray_val_V_6_1_8_fu_372 <= PixArray_val_V_7_1_fu_384;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1149)) begin
        if ((icmp_ln465_reg_2842 == 1'd1)) begin
            PixArray_val_V_6_2_1_fu_376 <= {{stream_3_dout[23:16]}};
        end else if ((icmp_ln465_reg_2842 == 1'd0)) begin
            PixArray_val_V_6_2_1_fu_376 <= PixArray_val_V_7_2_1_fu_388;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp144_reg_2810 == 1'd1) & (icmp_ln500_reg_2733_pp1_iter3_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp144_reg_2810 == 1'd0) & (icmp_ln500_reg_2733_pp1_iter3_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0)))) begin
        ReadEn_1_reg_804 <= zext_ln520_fu_1269_p1;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln500_reg_2733_pp1_iter3_reg == 1'd0) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0))) begin
        ReadEn_1_reg_804 <= ap_phi_mux_ReadEn_phi_fu_773_p4;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ReadEn_1_reg_804 <= ap_phi_reg_pp1_iter4_ReadEn_1_reg_804;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln442_reg_2729_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ReadEn_reg_769 <= ReadEn_1_reg_804;
    end else if (((icmp_ln426_fu_1060_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ReadEn_reg_769 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln414_reg_2436 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_690 <= select_ln414_1_reg_2445;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_reg_690 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln414_fu_930_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten_reg_679 <= add_ln414_1_fu_924_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_679 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln414_fu_930_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        j_reg_701 <= add_ln417_fu_968_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_reg_701 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0))) begin
        nrWrsPrev_reg_735 <= ap_phi_mux_nrWrsPrev_1_phi_fu_794_p6;
    end else if (((icmp_ln426_fu_1060_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        nrWrsPrev_reg_735 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp144_reg_2810 == 1'd1) & (icmp_ln500_reg_2733_pp1_iter3_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp144_reg_2810 == 1'd0) & (icmp_ln500_reg_2733_pp1_iter3_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0)))) begin
        xReadPos_2_reg_834 <= xReadPos_3_fu_1280_p3;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln500_reg_2733_pp1_iter3_reg == 1'd0) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0))) begin
        xReadPos_2_reg_834 <= ap_phi_mux_xReadPos_phi_fu_751_p4;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        xReadPos_2_reg_834 <= ap_phi_reg_pp1_iter4_xReadPos_2_reg_834;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln442_reg_2729_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        xReadPos_reg_747 <= xReadPos_2_reg_834;
    end else if (((icmp_ln426_fu_1060_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        xReadPos_reg_747 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp144_reg_2810 == 1'd1) & (icmp_ln500_reg_2733_pp1_iter3_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp144_reg_2810 == 1'd0) & (icmp_ln500_reg_2733_pp1_iter3_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0)))) begin
        xWritePos_2_reg_818 <= ap_phi_mux_xWritePos_1_phi_fu_783_p4;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln500_reg_2733_pp1_iter3_reg == 1'd0) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0))) begin
        xWritePos_2_reg_818 <= ap_phi_mux_xWritePos_phi_fu_762_p4;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        xWritePos_2_reg_818 <= ap_phi_reg_pp1_iter4_xWritePos_2_reg_818;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln442_reg_2729_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        xWritePos_reg_758 <= xWritePos_2_reg_818;
    end else if (((icmp_ln426_fu_1060_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        xWritePos_reg_758 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln442_reg_2729 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        x_reg_723 <= x_6_reg_2742;
    end else if (((icmp_ln426_fu_1060_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        x_reg_723 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        y_reg_712 <= y_5_reg_2720;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        y_reg_712 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln500_reg_2733_pp1_iter1_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter1_reg == 1'd0))) begin
        ArrayLoc_0_reg_2752 <= {{grp_reg_ap_uint_18_s_fu_1107_ap_return[7:6]}};
        ArrayLoc_1_reg_2771 <= {{grp_reg_ap_uint_18_s_fu_1107_ap_return[16:15]}};
        PhaseH_0_reg_2747 <= PhaseH_0_fu_1113_p1;
        PhaseH_1_reg_2766 <= {{grp_reg_ap_uint_18_s_fu_1107_ap_return[14:9]}};
        p_Result_15_1_reg_2776 <= grp_reg_ap_uint_18_s_fu_1107_ap_return[18'd17];
        p_Result_s_reg_2757 <= grp_reg_ap_uint_18_s_fu_1107_ap_return[18'd8];
        tmp_33_reg_2785 <= grp_reg_ap_uint_18_s_fu_1107_ap_return[32'd16];
        tmp_34_reg_2790 <= grp_reg_ap_uint_18_s_fu_1107_ap_return[32'd16];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        ArrayLoc_0_reg_2752_pp1_iter3_reg <= ArrayLoc_0_reg_2752;
        ArrayLoc_0_reg_2752_pp1_iter4_reg <= ArrayLoc_0_reg_2752_pp1_iter3_reg;
        ArrayLoc_0_reg_2752_pp1_iter5_reg <= ArrayLoc_0_reg_2752_pp1_iter4_reg;
        ArrayLoc_1_reg_2771_pp1_iter3_reg <= ArrayLoc_1_reg_2771;
        ArrayLoc_1_reg_2771_pp1_iter4_reg <= ArrayLoc_1_reg_2771_pp1_iter3_reg;
        ArrayLoc_1_reg_2771_pp1_iter5_reg <= ArrayLoc_1_reg_2771_pp1_iter4_reg;
        PhaseH_0_reg_2747_pp1_iter3_reg <= PhaseH_0_reg_2747;
        PhaseH_0_reg_2747_pp1_iter4_reg <= PhaseH_0_reg_2747_pp1_iter3_reg;
        PhaseH_0_reg_2747_pp1_iter5_reg <= PhaseH_0_reg_2747_pp1_iter4_reg;
        PhaseH_1_reg_2766_pp1_iter3_reg <= PhaseH_1_reg_2766;
        PhaseH_1_reg_2766_pp1_iter4_reg <= PhaseH_1_reg_2766_pp1_iter3_reg;
        PhaseH_1_reg_2766_pp1_iter5_reg <= PhaseH_1_reg_2766_pp1_iter4_reg;
        and_ln561_reg_2846_pp1_iter10_reg <= and_ln561_reg_2846_pp1_iter9_reg;
        and_ln561_reg_2846_pp1_iter11_reg <= and_ln561_reg_2846_pp1_iter10_reg;
        and_ln561_reg_2846_pp1_iter12_reg <= and_ln561_reg_2846_pp1_iter11_reg;
        and_ln561_reg_2846_pp1_iter13_reg <= and_ln561_reg_2846_pp1_iter12_reg;
        and_ln561_reg_2846_pp1_iter14_reg <= and_ln561_reg_2846_pp1_iter13_reg;
        and_ln561_reg_2846_pp1_iter15_reg <= and_ln561_reg_2846_pp1_iter14_reg;
        and_ln561_reg_2846_pp1_iter5_reg <= and_ln561_reg_2846;
        and_ln561_reg_2846_pp1_iter6_reg <= and_ln561_reg_2846_pp1_iter5_reg;
        and_ln561_reg_2846_pp1_iter7_reg <= and_ln561_reg_2846_pp1_iter6_reg;
        and_ln561_reg_2846_pp1_iter8_reg <= and_ln561_reg_2846_pp1_iter7_reg;
        and_ln561_reg_2846_pp1_iter9_reg <= and_ln561_reg_2846_pp1_iter8_reg;
        brmerge_0_demorgan_reg_2889_pp1_iter10_reg <= brmerge_0_demorgan_reg_2889_pp1_iter9_reg;
        brmerge_0_demorgan_reg_2889_pp1_iter11_reg <= brmerge_0_demorgan_reg_2889_pp1_iter10_reg;
        brmerge_0_demorgan_reg_2889_pp1_iter12_reg <= brmerge_0_demorgan_reg_2889_pp1_iter11_reg;
        brmerge_0_demorgan_reg_2889_pp1_iter13_reg <= brmerge_0_demorgan_reg_2889_pp1_iter12_reg;
        brmerge_0_demorgan_reg_2889_pp1_iter14_reg <= brmerge_0_demorgan_reg_2889_pp1_iter13_reg;
        brmerge_0_demorgan_reg_2889_pp1_iter15_reg <= brmerge_0_demorgan_reg_2889_pp1_iter14_reg;
        brmerge_0_demorgan_reg_2889_pp1_iter5_reg <= brmerge_0_demorgan_reg_2889;
        brmerge_0_demorgan_reg_2889_pp1_iter6_reg <= brmerge_0_demorgan_reg_2889_pp1_iter5_reg;
        brmerge_0_demorgan_reg_2889_pp1_iter7_reg <= brmerge_0_demorgan_reg_2889_pp1_iter6_reg;
        brmerge_0_demorgan_reg_2889_pp1_iter8_reg <= brmerge_0_demorgan_reg_2889_pp1_iter7_reg;
        brmerge_0_demorgan_reg_2889_pp1_iter9_reg <= brmerge_0_demorgan_reg_2889_pp1_iter8_reg;
        cmp139_0_reg_2850_pp1_iter10_reg <= cmp139_0_reg_2850_pp1_iter9_reg;
        cmp139_0_reg_2850_pp1_iter11_reg <= cmp139_0_reg_2850_pp1_iter10_reg;
        cmp139_0_reg_2850_pp1_iter12_reg <= cmp139_0_reg_2850_pp1_iter11_reg;
        cmp139_0_reg_2850_pp1_iter13_reg <= cmp139_0_reg_2850_pp1_iter12_reg;
        cmp139_0_reg_2850_pp1_iter14_reg <= cmp139_0_reg_2850_pp1_iter13_reg;
        cmp139_0_reg_2850_pp1_iter15_reg <= cmp139_0_reg_2850_pp1_iter14_reg;
        cmp139_0_reg_2850_pp1_iter5_reg <= cmp139_0_reg_2850;
        cmp139_0_reg_2850_pp1_iter6_reg <= cmp139_0_reg_2850_pp1_iter5_reg;
        cmp139_0_reg_2850_pp1_iter7_reg <= cmp139_0_reg_2850_pp1_iter6_reg;
        cmp139_0_reg_2850_pp1_iter8_reg <= cmp139_0_reg_2850_pp1_iter7_reg;
        cmp139_0_reg_2850_pp1_iter9_reg <= cmp139_0_reg_2850_pp1_iter8_reg;
        cmp191_0_reg_2874_pp1_iter10_reg <= cmp191_0_reg_2874_pp1_iter9_reg;
        cmp191_0_reg_2874_pp1_iter11_reg <= cmp191_0_reg_2874_pp1_iter10_reg;
        cmp191_0_reg_2874_pp1_iter12_reg <= cmp191_0_reg_2874_pp1_iter11_reg;
        cmp191_0_reg_2874_pp1_iter13_reg <= cmp191_0_reg_2874_pp1_iter12_reg;
        cmp191_0_reg_2874_pp1_iter14_reg <= cmp191_0_reg_2874_pp1_iter13_reg;
        cmp191_0_reg_2874_pp1_iter15_reg <= cmp191_0_reg_2874_pp1_iter14_reg;
        cmp191_0_reg_2874_pp1_iter5_reg <= cmp191_0_reg_2874;
        cmp191_0_reg_2874_pp1_iter6_reg <= cmp191_0_reg_2874_pp1_iter5_reg;
        cmp191_0_reg_2874_pp1_iter7_reg <= cmp191_0_reg_2874_pp1_iter6_reg;
        cmp191_0_reg_2874_pp1_iter8_reg <= cmp191_0_reg_2874_pp1_iter7_reg;
        cmp191_0_reg_2874_pp1_iter9_reg <= cmp191_0_reg_2874_pp1_iter8_reg;
        icmp141_reg_2862_pp1_iter10_reg <= icmp141_reg_2862_pp1_iter9_reg;
        icmp141_reg_2862_pp1_iter11_reg <= icmp141_reg_2862_pp1_iter10_reg;
        icmp141_reg_2862_pp1_iter12_reg <= icmp141_reg_2862_pp1_iter11_reg;
        icmp141_reg_2862_pp1_iter13_reg <= icmp141_reg_2862_pp1_iter12_reg;
        icmp141_reg_2862_pp1_iter14_reg <= icmp141_reg_2862_pp1_iter13_reg;
        icmp141_reg_2862_pp1_iter15_reg <= icmp141_reg_2862_pp1_iter14_reg;
        icmp141_reg_2862_pp1_iter5_reg <= icmp141_reg_2862;
        icmp141_reg_2862_pp1_iter6_reg <= icmp141_reg_2862_pp1_iter5_reg;
        icmp141_reg_2862_pp1_iter7_reg <= icmp141_reg_2862_pp1_iter6_reg;
        icmp141_reg_2862_pp1_iter8_reg <= icmp141_reg_2862_pp1_iter7_reg;
        icmp141_reg_2862_pp1_iter9_reg <= icmp141_reg_2862_pp1_iter8_reg;
        icmp144_reg_2810_pp1_iter10_reg <= icmp144_reg_2810_pp1_iter9_reg;
        icmp144_reg_2810_pp1_iter11_reg <= icmp144_reg_2810_pp1_iter10_reg;
        icmp144_reg_2810_pp1_iter12_reg <= icmp144_reg_2810_pp1_iter11_reg;
        icmp144_reg_2810_pp1_iter13_reg <= icmp144_reg_2810_pp1_iter12_reg;
        icmp144_reg_2810_pp1_iter14_reg <= icmp144_reg_2810_pp1_iter13_reg;
        icmp144_reg_2810_pp1_iter15_reg <= icmp144_reg_2810_pp1_iter14_reg;
        icmp144_reg_2810_pp1_iter4_reg <= icmp144_reg_2810;
        icmp144_reg_2810_pp1_iter5_reg <= icmp144_reg_2810_pp1_iter4_reg;
        icmp144_reg_2810_pp1_iter6_reg <= icmp144_reg_2810_pp1_iter5_reg;
        icmp144_reg_2810_pp1_iter7_reg <= icmp144_reg_2810_pp1_iter6_reg;
        icmp144_reg_2810_pp1_iter8_reg <= icmp144_reg_2810_pp1_iter7_reg;
        icmp144_reg_2810_pp1_iter9_reg <= icmp144_reg_2810_pp1_iter8_reg;
        icmp_ln442_reg_2729_pp1_iter10_reg <= icmp_ln442_reg_2729_pp1_iter9_reg;
        icmp_ln442_reg_2729_pp1_iter11_reg <= icmp_ln442_reg_2729_pp1_iter10_reg;
        icmp_ln442_reg_2729_pp1_iter12_reg <= icmp_ln442_reg_2729_pp1_iter11_reg;
        icmp_ln442_reg_2729_pp1_iter13_reg <= icmp_ln442_reg_2729_pp1_iter12_reg;
        icmp_ln442_reg_2729_pp1_iter14_reg <= icmp_ln442_reg_2729_pp1_iter13_reg;
        icmp_ln442_reg_2729_pp1_iter15_reg <= icmp_ln442_reg_2729_pp1_iter14_reg;
        icmp_ln442_reg_2729_pp1_iter2_reg <= icmp_ln442_reg_2729_pp1_iter1_reg;
        icmp_ln442_reg_2729_pp1_iter3_reg <= icmp_ln442_reg_2729_pp1_iter2_reg;
        icmp_ln442_reg_2729_pp1_iter4_reg <= icmp_ln442_reg_2729_pp1_iter3_reg;
        icmp_ln442_reg_2729_pp1_iter5_reg <= icmp_ln442_reg_2729_pp1_iter4_reg;
        icmp_ln442_reg_2729_pp1_iter6_reg <= icmp_ln442_reg_2729_pp1_iter5_reg;
        icmp_ln442_reg_2729_pp1_iter7_reg <= icmp_ln442_reg_2729_pp1_iter6_reg;
        icmp_ln442_reg_2729_pp1_iter8_reg <= icmp_ln442_reg_2729_pp1_iter7_reg;
        icmp_ln442_reg_2729_pp1_iter9_reg <= icmp_ln442_reg_2729_pp1_iter8_reg;
        icmp_ln500_reg_2733_pp1_iter10_reg <= icmp_ln500_reg_2733_pp1_iter9_reg;
        icmp_ln500_reg_2733_pp1_iter11_reg <= icmp_ln500_reg_2733_pp1_iter10_reg;
        icmp_ln500_reg_2733_pp1_iter12_reg <= icmp_ln500_reg_2733_pp1_iter11_reg;
        icmp_ln500_reg_2733_pp1_iter13_reg <= icmp_ln500_reg_2733_pp1_iter12_reg;
        icmp_ln500_reg_2733_pp1_iter14_reg <= icmp_ln500_reg_2733_pp1_iter13_reg;
        icmp_ln500_reg_2733_pp1_iter15_reg <= icmp_ln500_reg_2733_pp1_iter14_reg;
        icmp_ln500_reg_2733_pp1_iter2_reg <= icmp_ln500_reg_2733_pp1_iter1_reg;
        icmp_ln500_reg_2733_pp1_iter3_reg <= icmp_ln500_reg_2733_pp1_iter2_reg;
        icmp_ln500_reg_2733_pp1_iter4_reg <= icmp_ln500_reg_2733_pp1_iter3_reg;
        icmp_ln500_reg_2733_pp1_iter5_reg <= icmp_ln500_reg_2733_pp1_iter4_reg;
        icmp_ln500_reg_2733_pp1_iter6_reg <= icmp_ln500_reg_2733_pp1_iter5_reg;
        icmp_ln500_reg_2733_pp1_iter7_reg <= icmp_ln500_reg_2733_pp1_iter6_reg;
        icmp_ln500_reg_2733_pp1_iter8_reg <= icmp_ln500_reg_2733_pp1_iter7_reg;
        icmp_ln500_reg_2733_pp1_iter9_reg <= icmp_ln500_reg_2733_pp1_iter8_reg;
        icmp_ln567_1_reg_2909_pp1_iter10_reg <= icmp_ln567_1_reg_2909_pp1_iter9_reg;
        icmp_ln567_1_reg_2909_pp1_iter11_reg <= icmp_ln567_1_reg_2909_pp1_iter10_reg;
        icmp_ln567_1_reg_2909_pp1_iter12_reg <= icmp_ln567_1_reg_2909_pp1_iter11_reg;
        icmp_ln567_1_reg_2909_pp1_iter13_reg <= icmp_ln567_1_reg_2909_pp1_iter12_reg;
        icmp_ln567_1_reg_2909_pp1_iter14_reg <= icmp_ln567_1_reg_2909_pp1_iter13_reg;
        icmp_ln567_1_reg_2909_pp1_iter15_reg <= icmp_ln567_1_reg_2909_pp1_iter14_reg;
        icmp_ln567_1_reg_2909_pp1_iter6_reg <= icmp_ln567_1_reg_2909;
        icmp_ln567_1_reg_2909_pp1_iter7_reg <= icmp_ln567_1_reg_2909_pp1_iter6_reg;
        icmp_ln567_1_reg_2909_pp1_iter8_reg <= icmp_ln567_1_reg_2909_pp1_iter7_reg;
        icmp_ln567_1_reg_2909_pp1_iter9_reg <= icmp_ln567_1_reg_2909_pp1_iter8_reg;
        icmp_ln567_reg_2902_pp1_iter10_reg <= icmp_ln567_reg_2902_pp1_iter9_reg;
        icmp_ln567_reg_2902_pp1_iter11_reg <= icmp_ln567_reg_2902_pp1_iter10_reg;
        icmp_ln567_reg_2902_pp1_iter12_reg <= icmp_ln567_reg_2902_pp1_iter11_reg;
        icmp_ln567_reg_2902_pp1_iter13_reg <= icmp_ln567_reg_2902_pp1_iter12_reg;
        icmp_ln567_reg_2902_pp1_iter14_reg <= icmp_ln567_reg_2902_pp1_iter13_reg;
        icmp_ln567_reg_2902_pp1_iter15_reg <= icmp_ln567_reg_2902_pp1_iter14_reg;
        icmp_ln567_reg_2902_pp1_iter6_reg <= icmp_ln567_reg_2902;
        icmp_ln567_reg_2902_pp1_iter7_reg <= icmp_ln567_reg_2902_pp1_iter6_reg;
        icmp_ln567_reg_2902_pp1_iter8_reg <= icmp_ln567_reg_2902_pp1_iter7_reg;
        icmp_ln567_reg_2902_pp1_iter9_reg <= icmp_ln567_reg_2902_pp1_iter8_reg;
        icmp_ln580_1_reg_2923_pp1_iter10_reg <= icmp_ln580_1_reg_2923_pp1_iter9_reg;
        icmp_ln580_1_reg_2923_pp1_iter11_reg <= icmp_ln580_1_reg_2923_pp1_iter10_reg;
        icmp_ln580_1_reg_2923_pp1_iter12_reg <= icmp_ln580_1_reg_2923_pp1_iter11_reg;
        icmp_ln580_1_reg_2923_pp1_iter13_reg <= icmp_ln580_1_reg_2923_pp1_iter12_reg;
        icmp_ln580_1_reg_2923_pp1_iter14_reg <= icmp_ln580_1_reg_2923_pp1_iter13_reg;
        icmp_ln580_1_reg_2923_pp1_iter15_reg <= icmp_ln580_1_reg_2923_pp1_iter14_reg;
        icmp_ln580_1_reg_2923_pp1_iter6_reg <= icmp_ln580_1_reg_2923;
        icmp_ln580_1_reg_2923_pp1_iter7_reg <= icmp_ln580_1_reg_2923_pp1_iter6_reg;
        icmp_ln580_1_reg_2923_pp1_iter8_reg <= icmp_ln580_1_reg_2923_pp1_iter7_reg;
        icmp_ln580_1_reg_2923_pp1_iter9_reg <= icmp_ln580_1_reg_2923_pp1_iter8_reg;
        icmp_ln580_2_reg_2930_pp1_iter10_reg <= icmp_ln580_2_reg_2930_pp1_iter9_reg;
        icmp_ln580_2_reg_2930_pp1_iter11_reg <= icmp_ln580_2_reg_2930_pp1_iter10_reg;
        icmp_ln580_2_reg_2930_pp1_iter12_reg <= icmp_ln580_2_reg_2930_pp1_iter11_reg;
        icmp_ln580_2_reg_2930_pp1_iter13_reg <= icmp_ln580_2_reg_2930_pp1_iter12_reg;
        icmp_ln580_2_reg_2930_pp1_iter14_reg <= icmp_ln580_2_reg_2930_pp1_iter13_reg;
        icmp_ln580_2_reg_2930_pp1_iter15_reg <= icmp_ln580_2_reg_2930_pp1_iter14_reg;
        icmp_ln580_2_reg_2930_pp1_iter6_reg <= icmp_ln580_2_reg_2930;
        icmp_ln580_2_reg_2930_pp1_iter7_reg <= icmp_ln580_2_reg_2930_pp1_iter6_reg;
        icmp_ln580_2_reg_2930_pp1_iter8_reg <= icmp_ln580_2_reg_2930_pp1_iter7_reg;
        icmp_ln580_2_reg_2930_pp1_iter9_reg <= icmp_ln580_2_reg_2930_pp1_iter8_reg;
        icmp_ln580_reg_2916_pp1_iter10_reg <= icmp_ln580_reg_2916_pp1_iter9_reg;
        icmp_ln580_reg_2916_pp1_iter11_reg <= icmp_ln580_reg_2916_pp1_iter10_reg;
        icmp_ln580_reg_2916_pp1_iter12_reg <= icmp_ln580_reg_2916_pp1_iter11_reg;
        icmp_ln580_reg_2916_pp1_iter13_reg <= icmp_ln580_reg_2916_pp1_iter12_reg;
        icmp_ln580_reg_2916_pp1_iter14_reg <= icmp_ln580_reg_2916_pp1_iter13_reg;
        icmp_ln580_reg_2916_pp1_iter15_reg <= icmp_ln580_reg_2916_pp1_iter14_reg;
        icmp_ln580_reg_2916_pp1_iter6_reg <= icmp_ln580_reg_2916;
        icmp_ln580_reg_2916_pp1_iter7_reg <= icmp_ln580_reg_2916_pp1_iter6_reg;
        icmp_ln580_reg_2916_pp1_iter8_reg <= icmp_ln580_reg_2916_pp1_iter7_reg;
        icmp_ln580_reg_2916_pp1_iter9_reg <= icmp_ln580_reg_2916_pp1_iter8_reg;
        p_Result_15_1_reg_2776_pp1_iter3_reg <= p_Result_15_1_reg_2776;
        p_Result_s_reg_2757_pp1_iter3_reg <= p_Result_s_reg_2757;
        tmp_33_reg_2785_pp1_iter3_reg <= tmp_33_reg_2785;
        tmp_34_reg_2790_pp1_iter3_reg <= tmp_34_reg_2790;
        x_reg_723_pp1_iter2_reg <= x_reg_723_pp1_iter1_reg;
        x_reg_723_pp1_iter3_reg <= x_reg_723_pp1_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln500_reg_2733_pp1_iter15_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter15_reg == 1'd0) & (ap_enable_reg_pp1_iter16 == 1'b1))) begin
        OutPixPrv_0_val_V_1_fu_256 <= OutPixPrv_0_val_V_fu_2294_p3;
        OutPixPrv_1_val_V_1_fu_260 <= OutPixPrv_1_val_V_fu_2319_p3;
        OutPixPrv_2_val_V_1_fu_264 <= OutPixPrv_2_val_V_fu_2344_p3;
        OutPixPrv_3_val_V_1_fu_268 <= OutPixPrv_3_val_V_fu_2357_p3;
        OutPixPrv_4_val_V_1_fu_252 <= OutPixPrv_4_val_V_fu_2369_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp144_reg_2810_pp1_iter15_reg == 1'd0) & (icmp_ln500_reg_2733_pp1_iter15_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter15_reg == 1'd0) & (ap_enable_reg_pp1_iter16 == 1'b1))) begin
        OutPixPrv_val_V_5_01_fu_248 <= select_ln580_8_fu_2401_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln500_reg_2733_pp1_iter14_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter14_reg == 1'd0))) begin
        OutPix_1_reg_2946 <= grp_hscale_polyphase_fu_848_ap_return_1;
        OutPix_2_reg_2955 <= grp_hscale_polyphase_fu_848_ap_return_2;
        OutPix_3_reg_2964 <= grp_hscale_polyphase_fu_848_ap_return_3;
        OutPix_4_reg_2973 <= grp_hscale_polyphase_fu_848_ap_return_4;
        OutPix_5_reg_2982 <= grp_hscale_polyphase_fu_848_ap_return_5;
        OutPix_reg_2937 <= grp_hscale_polyphase_fu_848_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln453_reg_2816 == 1'd0) & (icmp_ln442_reg_2729_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        PixArray_val_V_0_0_fu_296 <= PixArray_val_V_6_0_10_fu_1595_p3;
        PixArray_val_V_0_1_fu_300 <= PixArray_val_V_6_1_10_fu_1588_p3;
        PixArray_val_V_0_2_fu_280 <= PixArray_val_V_6_2_9_fu_1560_p3;
        PixArray_val_V_1_0_fu_308 <= PixArray_val_V_6_0_11_fu_1616_p3;
        PixArray_val_V_1_1_fu_312 <= PixArray_val_V_6_1_11_fu_1609_p3;
        PixArray_val_V_1_2_fu_292 <= PixArray_val_V_6_2_10_fu_1581_p3;
        PixArray_val_V_2_0_fu_320 <= PixArray_val_V_6_0_12_fu_1637_p3;
        PixArray_val_V_2_1_fu_324 <= PixArray_val_V_6_1_12_fu_1630_p3;
        PixArray_val_V_2_2_fu_304 <= PixArray_val_V_6_2_11_fu_1602_p3;
        PixArray_val_V_3_0_fu_332 <= PixArray_val_V_6_0_13_fu_1658_p3;
        PixArray_val_V_3_1_fu_336 <= PixArray_val_V_6_1_13_fu_1651_p3;
        PixArray_val_V_3_2_fu_316 <= PixArray_val_V_6_2_12_fu_1623_p3;
        PixArray_val_V_4_0_fu_344 <= PixArray_val_V_6_0_8_fu_368;
        PixArray_val_V_4_1_fu_348 <= PixArray_val_V_6_1_8_fu_372;
        PixArray_val_V_4_2_fu_328 <= PixArray_val_V_6_2_13_fu_1644_p3;
        PixArray_val_V_5_0_fu_356 <= PixArray_val_V_7_0_fu_380;
        PixArray_val_V_5_1_fu_360 <= PixArray_val_V_7_1_fu_384;
        PixArray_val_V_5_2_fu_340 <= PixArray_val_V_6_2_14_fu_1665_p3;
        PixArray_val_V_6_0_2_fu_272 <= PixArray_val_V_6_0_fu_1553_p3;
        PixArray_val_V_6_0_7_fu_284 <= PixArray_val_V_6_0_9_fu_1574_p3;
        PixArray_val_V_6_1_2_fu_276 <= PixArray_val_V_6_1_fu_1546_p3;
        PixArray_val_V_6_1_7_fu_288 <= PixArray_val_V_6_1_9_fu_1567_p3;
        PixArray_val_V_6_2_fu_352 <= PixArray_val_V_6_2_1_fu_376;
        PixArray_val_V_7_2_fu_364 <= PixArray_val_V_7_2_1_fu_388;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln465_reg_2842 == 1'd1) & (icmp_ln453_reg_2816 == 1'd0) & (icmp_ln442_reg_2729_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        PixArray_val_V_7_0_fu_380 <= {{stream_3_dout[31:24]}};
        PixArray_val_V_7_1_fu_384 <= {{stream_3_dout[39:32]}};
        PixArray_val_V_7_2_1_fu_388 <= {{stream_3_dout[47:40]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        TotalPixels_reg_2426 <= TotalPixels_fu_916_p3;
        zext_ln224_reg_2421[15 : 0] <= zext_ln224_fu_898_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln500_reg_2733_pp1_iter3_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0))) begin
        and_ln561_reg_2846 <= and_ln561_fu_1308_p2;
        brmerge_0_demorgan_reg_2889 <= brmerge_0_demorgan_fu_1447_p2;
        cmp191_0_reg_2874 <= cmp191_0_fu_1393_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln561_fu_1308_p2) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln500_reg_2733_pp1_iter3_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0))) begin
        cmp139_0_reg_2850 <= cmp139_0_fu_1318_p2;
        icmp141_reg_2862 <= icmp141_fu_1355_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln414_fu_930_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_reg_2452 <= empty_fu_964_p1;
        select_ln414_reg_2440 <= select_ln414_fu_948_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln500_reg_2733_pp1_iter2_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter2_reg == 1'd0))) begin
        icmp144_reg_2810 <= icmp144_fu_1226_p2;
        tmp_35_reg_2805 <= {{nrWrsAccu_fu_1200_p2[7:1]}};
        trunc_ln560_1_reg_2800 <= trunc_ln560_1_fu_1196_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln414_reg_2436 <= icmp_ln414_fu_930_p2;
        select_ln414_1_reg_2445_pp0_iter1_reg <= select_ln414_1_reg_2445;
        select_ln414_reg_2440_pp0_iter1_reg <= select_ln414_reg_2440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln442_reg_2729 <= icmp_ln442_fu_1065_p2;
        icmp_ln442_reg_2729_pp1_iter1_reg <= icmp_ln442_reg_2729;
        icmp_ln500_reg_2733_pp1_iter1_reg <= icmp_ln500_reg_2733;
        x_reg_723_pp1_iter1_reg <= x_reg_723;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0))) begin
        icmp_ln453_reg_2816 <= icmp_ln453_fu_1232_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln453_fu_1232_p2 == 1'd0) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0))) begin
        icmp_ln465_reg_2842 <= icmp_ln465_fu_1264_p2;
        icmp_reg_2820 <= icmp_fu_1248_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln442_fu_1065_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln500_reg_2733 <= icmp_ln500_fu_1070_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln561_reg_2846) & (icmp_ln442_reg_2729_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln500_reg_2733_pp1_iter4_reg == 1'd1))) begin
        icmp_ln567_1_reg_2909 <= icmp_ln567_1_fu_1929_p2;
        icmp_ln567_reg_2902 <= icmp_ln567_fu_1907_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln442_reg_2729_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln500_reg_2733_pp1_iter4_reg == 1'd1))) begin
        icmp_ln580_1_reg_2923 <= icmp_ln580_1_fu_1973_p2;
        icmp_ln580_2_reg_2930 <= icmp_ln580_2_fu_1995_p2;
        icmp_ln580_reg_2916 <= icmp_ln580_fu_1967_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln414_fu_930_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        select_ln414_1_reg_2445 <= select_ln414_1_fu_956_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln442_fu_1065_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        x_6_reg_2742 <= x_6_fu_1101_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        y_5_reg_2720 <= y_5_fu_1054_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        zext_ln426_reg_2715[11 : 1] <= zext_ln426_fu_1050_p1[11 : 1];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        BitSetCnt_ce0 = 1'b1;
    end else begin
        BitSetCnt_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_0_0_address0 = zext_ln414_fu_1012_p1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op398_call_state14 == 1'b1) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op397_call_state13 == 1'b1) & (ap_enable_reg_pp1_iter6 == 1'b1)))) begin
        FiltCoeff_0_0_address0 = grp_hscale_polyphase_fu_848_FiltCoeff_address0;
    end else begin
        FiltCoeff_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_0_0_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op398_call_state14 == 1'b1) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op397_call_state13 == 1'b1) & (ap_enable_reg_pp1_iter6 == 1'b1)))) begin
        FiltCoeff_0_0_ce0 = grp_hscale_polyphase_fu_848_FiltCoeff_ce0;
    end else begin
        FiltCoeff_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln414_reg_2440_pp0_iter1_reg == 3'd0))) begin
        FiltCoeff_0_0_we0 = 1'b1;
    end else begin
        FiltCoeff_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_0_1_address0 = zext_ln414_fu_1012_p1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op398_call_state14 == 1'b1) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op397_call_state13 == 1'b1) & (ap_enable_reg_pp1_iter6 == 1'b1)))) begin
        FiltCoeff_0_1_address0 = grp_hscale_polyphase_fu_848_FiltCoeff1_address0;
    end else begin
        FiltCoeff_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_0_1_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op398_call_state14 == 1'b1) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op397_call_state13 == 1'b1) & (ap_enable_reg_pp1_iter6 == 1'b1)))) begin
        FiltCoeff_0_1_ce0 = grp_hscale_polyphase_fu_848_FiltCoeff1_ce0;
    end else begin
        FiltCoeff_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln414_reg_2440_pp0_iter1_reg == 3'd0))) begin
        FiltCoeff_0_1_we0 = 1'b1;
    end else begin
        FiltCoeff_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_1_0_address0 = zext_ln414_fu_1012_p1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op399_call_state15 == 1'b1) & (ap_enable_reg_pp1_iter8 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op398_call_state14 == 1'b1) & (ap_enable_reg_pp1_iter7 == 1'b1)))) begin
        FiltCoeff_1_0_address0 = grp_hscale_polyphase_fu_848_FiltCoeff12_address0;
    end else begin
        FiltCoeff_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_1_0_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op399_call_state15 == 1'b1) & (ap_enable_reg_pp1_iter8 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op398_call_state14 == 1'b1) & (ap_enable_reg_pp1_iter7 == 1'b1)))) begin
        FiltCoeff_1_0_ce0 = grp_hscale_polyphase_fu_848_FiltCoeff12_ce0;
    end else begin
        FiltCoeff_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln414_reg_2440_pp0_iter1_reg == 3'd1))) begin
        FiltCoeff_1_0_we0 = 1'b1;
    end else begin
        FiltCoeff_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_1_1_address0 = zext_ln414_fu_1012_p1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op399_call_state15 == 1'b1) & (ap_enable_reg_pp1_iter8 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op398_call_state14 == 1'b1) & (ap_enable_reg_pp1_iter7 == 1'b1)))) begin
        FiltCoeff_1_1_address0 = grp_hscale_polyphase_fu_848_FiltCoeff13_address0;
    end else begin
        FiltCoeff_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_1_1_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op399_call_state15 == 1'b1) & (ap_enable_reg_pp1_iter8 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op398_call_state14 == 1'b1) & (ap_enable_reg_pp1_iter7 == 1'b1)))) begin
        FiltCoeff_1_1_ce0 = grp_hscale_polyphase_fu_848_FiltCoeff13_ce0;
    end else begin
        FiltCoeff_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln414_reg_2440_pp0_iter1_reg == 3'd1))) begin
        FiltCoeff_1_1_we0 = 1'b1;
    end else begin
        FiltCoeff_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_2_0_address0 = zext_ln414_fu_1012_p1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op400_call_state16 == 1'b1) & (ap_enable_reg_pp1_iter9 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op399_call_state15 == 1'b1) & (ap_enable_reg_pp1_iter8 == 1'b1)))) begin
        FiltCoeff_2_0_address0 = grp_hscale_polyphase_fu_848_FiltCoeff2_address0;
    end else begin
        FiltCoeff_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_2_0_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op400_call_state16 == 1'b1) & (ap_enable_reg_pp1_iter9 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op399_call_state15 == 1'b1) & (ap_enable_reg_pp1_iter8 == 1'b1)))) begin
        FiltCoeff_2_0_ce0 = grp_hscale_polyphase_fu_848_FiltCoeff2_ce0;
    end else begin
        FiltCoeff_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln414_reg_2440_pp0_iter1_reg == 3'd2))) begin
        FiltCoeff_2_0_we0 = 1'b1;
    end else begin
        FiltCoeff_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_2_1_address0 = zext_ln414_fu_1012_p1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op400_call_state16 == 1'b1) & (ap_enable_reg_pp1_iter9 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op399_call_state15 == 1'b1) & (ap_enable_reg_pp1_iter8 == 1'b1)))) begin
        FiltCoeff_2_1_address0 = grp_hscale_polyphase_fu_848_FiltCoeff24_address0;
    end else begin
        FiltCoeff_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_2_1_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op400_call_state16 == 1'b1) & (ap_enable_reg_pp1_iter9 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op399_call_state15 == 1'b1) & (ap_enable_reg_pp1_iter8 == 1'b1)))) begin
        FiltCoeff_2_1_ce0 = grp_hscale_polyphase_fu_848_FiltCoeff24_ce0;
    end else begin
        FiltCoeff_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln414_reg_2440_pp0_iter1_reg == 3'd2))) begin
        FiltCoeff_2_1_we0 = 1'b1;
    end else begin
        FiltCoeff_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_3_0_address0 = zext_ln414_fu_1012_p1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op401_call_state17 == 1'b1) & (ap_enable_reg_pp1_iter10 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op400_call_state16 == 1'b1) & (ap_enable_reg_pp1_iter9 == 1'b1)))) begin
        FiltCoeff_3_0_address0 = grp_hscale_polyphase_fu_848_FiltCoeff3_address0;
    end else begin
        FiltCoeff_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_3_0_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op401_call_state17 == 1'b1) & (ap_enable_reg_pp1_iter10 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op400_call_state16 == 1'b1) & (ap_enable_reg_pp1_iter9 == 1'b1)))) begin
        FiltCoeff_3_0_ce0 = grp_hscale_polyphase_fu_848_FiltCoeff3_ce0;
    end else begin
        FiltCoeff_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln414_reg_2440_pp0_iter1_reg == 3'd3))) begin
        FiltCoeff_3_0_we0 = 1'b1;
    end else begin
        FiltCoeff_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_3_1_address0 = zext_ln414_fu_1012_p1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op401_call_state17 == 1'b1) & (ap_enable_reg_pp1_iter10 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op400_call_state16 == 1'b1) & (ap_enable_reg_pp1_iter9 == 1'b1)))) begin
        FiltCoeff_3_1_address0 = grp_hscale_polyphase_fu_848_FiltCoeff35_address0;
    end else begin
        FiltCoeff_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_3_1_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op401_call_state17 == 1'b1) & (ap_enable_reg_pp1_iter10 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op400_call_state16 == 1'b1) & (ap_enable_reg_pp1_iter9 == 1'b1)))) begin
        FiltCoeff_3_1_ce0 = grp_hscale_polyphase_fu_848_FiltCoeff35_ce0;
    end else begin
        FiltCoeff_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln414_reg_2440_pp0_iter1_reg == 3'd3))) begin
        FiltCoeff_3_1_we0 = 1'b1;
    end else begin
        FiltCoeff_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_4_0_address0 = zext_ln414_fu_1012_p1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op402_call_state18 == 1'b1) & (ap_enable_reg_pp1_iter11 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op401_call_state17 == 1'b1) & (ap_enable_reg_pp1_iter10 == 1'b1)))) begin
        FiltCoeff_4_0_address0 = grp_hscale_polyphase_fu_848_FiltCoeff4_address0;
    end else begin
        FiltCoeff_4_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_4_0_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op402_call_state18 == 1'b1) & (ap_enable_reg_pp1_iter11 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op401_call_state17 == 1'b1) & (ap_enable_reg_pp1_iter10 == 1'b1)))) begin
        FiltCoeff_4_0_ce0 = grp_hscale_polyphase_fu_848_FiltCoeff4_ce0;
    end else begin
        FiltCoeff_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln414_reg_2440_pp0_iter1_reg == 3'd4))) begin
        FiltCoeff_4_0_we0 = 1'b1;
    end else begin
        FiltCoeff_4_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_4_1_address0 = zext_ln414_fu_1012_p1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op402_call_state18 == 1'b1) & (ap_enable_reg_pp1_iter11 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op401_call_state17 == 1'b1) & (ap_enable_reg_pp1_iter10 == 1'b1)))) begin
        FiltCoeff_4_1_address0 = grp_hscale_polyphase_fu_848_FiltCoeff46_address0;
    end else begin
        FiltCoeff_4_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_4_1_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op402_call_state18 == 1'b1) & (ap_enable_reg_pp1_iter11 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op401_call_state17 == 1'b1) & (ap_enable_reg_pp1_iter10 == 1'b1)))) begin
        FiltCoeff_4_1_ce0 = grp_hscale_polyphase_fu_848_FiltCoeff46_ce0;
    end else begin
        FiltCoeff_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln414_reg_2440_pp0_iter1_reg == 3'd4))) begin
        FiltCoeff_4_1_we0 = 1'b1;
    end else begin
        FiltCoeff_4_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_5_0_address0 = zext_ln414_fu_1012_p1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op403_call_state19 == 1'b1) & (ap_enable_reg_pp1_iter12 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op402_call_state18 == 1'b1) & (ap_enable_reg_pp1_iter11 == 1'b1)))) begin
        FiltCoeff_5_0_address0 = grp_hscale_polyphase_fu_848_FiltCoeff5_address0;
    end else begin
        FiltCoeff_5_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_5_0_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op403_call_state19 == 1'b1) & (ap_enable_reg_pp1_iter12 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op402_call_state18 == 1'b1) & (ap_enable_reg_pp1_iter11 == 1'b1)))) begin
        FiltCoeff_5_0_ce0 = grp_hscale_polyphase_fu_848_FiltCoeff5_ce0;
    end else begin
        FiltCoeff_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((select_ln414_reg_2440_pp0_iter1_reg == 3'd5) | ((select_ln414_reg_2440_pp0_iter1_reg == 3'd6) | (select_ln414_reg_2440_pp0_iter1_reg == 3'd7))))) begin
        FiltCoeff_5_0_we0 = 1'b1;
    end else begin
        FiltCoeff_5_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_5_1_address0 = zext_ln414_fu_1012_p1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op403_call_state19 == 1'b1) & (ap_enable_reg_pp1_iter12 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op402_call_state18 == 1'b1) & (ap_enable_reg_pp1_iter11 == 1'b1)))) begin
        FiltCoeff_5_1_address0 = grp_hscale_polyphase_fu_848_FiltCoeff57_address0;
    end else begin
        FiltCoeff_5_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_5_1_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op403_call_state19 == 1'b1) & (ap_enable_reg_pp1_iter12 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_predicate_op402_call_state18 == 1'b1) & (ap_enable_reg_pp1_iter11 == 1'b1)))) begin
        FiltCoeff_5_1_ce0 = grp_hscale_polyphase_fu_848_FiltCoeff57_ce0;
    end else begin
        FiltCoeff_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((select_ln414_reg_2440_pp0_iter1_reg == 3'd5) | ((select_ln414_reg_2440_pp0_iter1_reg == 3'd6) | (select_ln414_reg_2440_pp0_iter1_reg == 3'd7))))) begin
        FiltCoeff_5_1_we0 = 1'b1;
    end else begin
        FiltCoeff_5_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        OneBitIdx_ce0 = 1'b1;
    end else begin
        OneBitIdx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        OneBitIdx_ce1 = 1'b1;
    end else begin
        OneBitIdx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        OneBitIdx_ce2 = 1'b1;
    end else begin
        OneBitIdx_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        OneBitIdx_ce3 = 1'b1;
    end else begin
        OneBitIdx_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        OneBitIdx_ce4 = 1'b1;
    end else begin
        OneBitIdx_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln414_fu_930_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b1) & (ap_enable_reg_pp1_iter4 == 1'b0))) begin
        ap_condition_pp1_exit_iter5_state12 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter5_state12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln442_fu_1065_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((icmp_ln426_fu_1060_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln442_reg_2729_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_ReadEn_phi_fu_773_p4 = ReadEn_1_reg_804;
    end else begin
        ap_phi_mux_ReadEn_phi_fu_773_p4 = ReadEn_reg_769;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln414_reg_2436 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_694_p4 = select_ln414_1_reg_2445;
    end else begin
        ap_phi_mux_i_phi_fu_694_p4 = i_reg_690;
    end
end

always @ (*) begin
    if ((((icmp144_reg_2810 == 1'd1) & (icmp_ln500_reg_2733_pp1_iter3_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0)) | ((icmp144_reg_2810 == 1'd0) & (icmp_ln500_reg_2733_pp1_iter3_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0)))) begin
        ap_phi_mux_nrWrsPrev_1_phi_fu_794_p6 = zext_ln437_fu_1441_p1;
    end else if (((icmp_ln500_reg_2733_pp1_iter3_reg == 1'd0) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_nrWrsPrev_1_phi_fu_794_p6 = nrWrsPrev_reg_735;
    end else begin
        ap_phi_mux_nrWrsPrev_1_phi_fu_794_p6 = ap_phi_reg_pp1_iter4_nrWrsPrev_1_reg_790;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_nrWrsPrev_phi_fu_739_p4 = ap_phi_mux_nrWrsPrev_1_phi_fu_794_p6;
    end else begin
        ap_phi_mux_nrWrsPrev_phi_fu_739_p4 = nrWrsPrev_reg_735;
    end
end

always @ (*) begin
    if (((icmp_ln442_reg_2729_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_xReadPos_phi_fu_751_p4 = xReadPos_2_reg_834;
    end else begin
        ap_phi_mux_xReadPos_phi_fu_751_p4 = xReadPos_reg_747;
    end
end

always @ (*) begin
    if (((icmp_ln500_reg_2733_pp1_iter3_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter3_reg == 1'd0))) begin
        if ((1'd0 == and_ln561_fu_1308_p2)) begin
            ap_phi_mux_xWritePos_1_phi_fu_783_p4 = ap_phi_mux_xWritePos_phi_fu_762_p4;
        end else if ((1'd1 == and_ln561_fu_1308_p2)) begin
            ap_phi_mux_xWritePos_1_phi_fu_783_p4 = xWritePos_4_fu_1382_p2;
        end else begin
            ap_phi_mux_xWritePos_1_phi_fu_783_p4 = ap_phi_reg_pp1_iter4_xWritePos_1_reg_780;
        end
    end else begin
        ap_phi_mux_xWritePos_1_phi_fu_783_p4 = ap_phi_reg_pp1_iter4_xWritePos_1_reg_780;
    end
end

always @ (*) begin
    if (((icmp_ln442_reg_2729_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_xWritePos_phi_fu_762_p4 = xWritePos_2_reg_818;
    end else begin
        ap_phi_mux_xWritePos_phi_fu_762_p4 = xWritePos_reg_758;
    end
end

always @ (*) begin
    if (((icmp_ln442_reg_2729 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_x_phi_fu_727_p4 = x_6_reg_2742;
    end else begin
        ap_phi_mux_x_phi_fu_727_p4 = x_reg_723;
    end
end

always @ (*) begin
    if (((icmp_ln426_fu_1060_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        arrPhasesH_ce0 = 1'b1;
    end else begin
        arrPhasesH_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp397) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_hscale_polyphase_fu_848_ap_ce = 1'b1;
    end else begin
        grp_hscale_polyphase_fu_848_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp170) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_reg_ap_uint_18_s_fu_1107_ap_ce = 1'b1;
    end else begin
        grp_reg_ap_uint_18_s_fu_1107_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hfltCoeff_0_ce0 = 1'b1;
    end else begin
        hfltCoeff_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln465_reg_2842 == 1'd1) & (icmp_ln453_reg_2816 == 1'd0) & (icmp_ln442_reg_2729_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        stream_3_blk_n = stream_3_empty_n;
    end else begin
        stream_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (ap_predicate_op328_read_state12 == 1'b1))) begin
        stream_3_read = 1'b1;
    end else begin
        stream_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln561_reg_2846_pp1_iter15_reg) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln500_reg_2733_pp1_iter15_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter15_reg == 1'd0) & (ap_enable_reg_pp1_iter16 == 1'b1))) begin
        stream_4_blk_n = stream_4_full_n;
    end else begin
        stream_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op432_write_state23 == 1'b1) & (ap_enable_reg_pp1_iter16 == 1'b1))) begin
        stream_4_write = 1'b1;
    end else begin
        stream_4_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln414_fu_930_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln414_fu_930_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln426_fu_1060_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter5 == 1'b1) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter5 == 1'b1) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign BitSetCnt_address0 = zext_ln534_fu_1187_p1;

assign LoopSize_fu_1042_p3 = {{tmp_s_fu_1032_p4}, {1'd0}};

assign OneBitIdx_address0 = tmp_22_cast_fu_1469_p1;

assign OneBitIdx_address1 = tmp_18_cast_fu_1415_p1;

assign OneBitIdx_address2 = tmp_19_cast_fu_1436_p1;

assign OneBitIdx_address3 = tmp_16_cast_fu_1377_p1;

assign OneBitIdx_address4 = tmp_14_cast_fu_1340_p1;

assign OutMultiPix_val_V_load_1_fu_2180_p3 = ((cmp139_0_reg_2850_pp1_iter15_reg[0:0] == 1'b1) ? OutPixPrv_1_val_V_1_fu_260 : select_ln567_1_fu_2175_p3);

assign OutMultiPix_val_V_load_2_fu_2192_p3 = ((cmp139_0_reg_2850_pp1_iter15_reg[0:0] == 1'b1) ? OutPixPrv_2_val_V_1_fu_264 : select_ln567_2_fu_2187_p3);

assign OutMultiPix_val_V_load_3_fu_2204_p3 = ((icmp141_reg_2862_pp1_iter15_reg[0:0] == 1'b1) ? OutPixPrv_3_val_V_1_fu_268 : select_ln567_3_fu_2199_p3);

assign OutMultiPix_val_V_load_4_fu_2216_p3 = ((icmp141_reg_2862_pp1_iter15_reg[0:0] == 1'b1) ? OutPixPrv_4_val_V_1_fu_252 : select_ln567_4_fu_2211_p3);

assign OutMultiPix_val_V_load_fu_2168_p3 = ((cmp139_0_reg_2850_pp1_iter15_reg[0:0] == 1'b1) ? OutPixPrv_0_val_V_1_fu_256 : select_ln567_fu_2163_p3);

assign OutPixPrv_0_val_V_fu_2294_p3 = ((sel_tmp2_fu_2289_p2[0:0] == 1'b1) ? OutPixPrv_0_val_V_1_fu_256 : sel_tmp_fu_2277_p3);

assign OutPixPrv_1_val_V_fu_2319_p3 = ((sel_tmp2_fu_2289_p2[0:0] == 1'b1) ? OutPixPrv_1_val_V_1_fu_260 : sel_tmp4_fu_2312_p3);

assign OutPixPrv_2_val_V_fu_2344_p3 = ((sel_tmp2_fu_2289_p2[0:0] == 1'b1) ? OutPixPrv_2_val_V_1_fu_264 : sel_tmp8_fu_2337_p3);

assign OutPixPrv_3_val_V_fu_2357_p3 = ((icmp144_reg_2810_pp1_iter15_reg[0:0] == 1'b1) ? OutPixPrv_3_val_V_1_fu_268 : select_ln580_6_fu_2352_p3);

assign OutPixPrv_4_val_V_fu_2369_p3 = ((icmp144_reg_2810_pp1_iter15_reg[0:0] == 1'b1) ? OutPixPrv_4_val_V_1_fu_252 : select_ln580_7_fu_2364_p3);

assign PhaseH_0_fu_1113_p1 = grp_reg_ap_uint_18_s_fu_1107_ap_return[5:0];

assign PixArray_val_V_6_0_10_fu_1595_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_0_8_fu_368 : PixArray_val_V_2_0_fu_320);

assign PixArray_val_V_6_0_11_fu_1616_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_0_8_fu_368 : PixArray_val_V_3_0_fu_332);

assign PixArray_val_V_6_0_12_fu_1637_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_0_8_fu_368 : PixArray_val_V_4_0_fu_344);

assign PixArray_val_V_6_0_13_fu_1658_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_0_8_fu_368 : PixArray_val_V_5_0_fu_356);

assign PixArray_val_V_6_0_9_fu_1574_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_0_8_fu_368 : PixArray_val_V_1_0_fu_308);

assign PixArray_val_V_6_0_fu_1553_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_0_8_fu_368 : PixArray_val_V_0_0_fu_296);

assign PixArray_val_V_6_1_10_fu_1588_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_1_8_fu_372 : PixArray_val_V_2_1_fu_324);

assign PixArray_val_V_6_1_11_fu_1609_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_1_8_fu_372 : PixArray_val_V_3_1_fu_336);

assign PixArray_val_V_6_1_12_fu_1630_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_1_8_fu_372 : PixArray_val_V_4_1_fu_348);

assign PixArray_val_V_6_1_13_fu_1651_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_1_8_fu_372 : PixArray_val_V_5_1_fu_360);

assign PixArray_val_V_6_1_9_fu_1567_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_1_8_fu_372 : PixArray_val_V_1_1_fu_312);

assign PixArray_val_V_6_1_fu_1546_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_1_8_fu_372 : PixArray_val_V_0_1_fu_300);

assign PixArray_val_V_6_2_10_fu_1581_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_2_1_fu_376 : PixArray_val_V_3_2_fu_316);

assign PixArray_val_V_6_2_11_fu_1602_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_2_1_fu_376 : PixArray_val_V_4_2_fu_328);

assign PixArray_val_V_6_2_12_fu_1623_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_2_1_fu_376 : PixArray_val_V_5_2_fu_340);

assign PixArray_val_V_6_2_13_fu_1644_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_2_1_fu_376 : PixArray_val_V_6_2_fu_352);

assign PixArray_val_V_6_2_14_fu_1665_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_2_1_fu_376 : PixArray_val_V_7_2_fu_364);

assign PixArray_val_V_6_2_9_fu_1560_p3 = ((icmp_reg_2820[0:0] == 1'b1) ? PixArray_val_V_6_2_1_fu_376 : PixArray_val_V_2_2_fu_304);

assign PixArray_val_V_8_0_fu_1807_p1 = stream_3_dout[7:0];

assign TotalPixels_fu_916_p3 = ((icmp_ln224_fu_902_p2[0:0] == 1'b1) ? trunc_ln391_fu_908_p1 : trunc_ln391_1_fu_912_p1);

assign add_ln396_fu_1027_p2 = (TotalPixels_reg_2426 + 12'd6);

assign add_ln414_1_fu_924_p2 = (indvar_flatten_reg_679 + 9'd1);

assign add_ln414_fu_936_p2 = (ap_phi_mux_i_phi_fu_694_p4 + 7'd1);

assign add_ln417_fu_968_p2 = (select_ln414_fu_948_p3 + 3'd1);

assign add_ln465_fu_1258_p2 = (zext_ln465_fu_1254_p1 + 17'd6);

assign and_ln561_fu_1308_p2 = (icmp_ln561_fu_1298_p2 & icmp_ln561_1_fu_1303_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((ap_enable_reg_pp1_iter5 == 1'b1) & (stream_3_empty_n == 1'b0) & (ap_predicate_op328_read_state12 == 1'b1)) | ((stream_4_full_n == 1'b0) & (ap_predicate_op432_write_state23 == 1'b1) & (ap_enable_reg_pp1_iter16 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_enable_reg_pp1_iter5 == 1'b1) & (stream_3_empty_n == 1'b0) & (ap_predicate_op328_read_state12 == 1'b1)) | ((stream_4_full_n == 1'b0) & (ap_predicate_op432_write_state23 == 1'b1) & (ap_enable_reg_pp1_iter16 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp170 = (((ap_enable_reg_pp1_iter5 == 1'b1) & (stream_3_empty_n == 1'b0) & (ap_predicate_op328_read_state12 == 1'b1)) | ((stream_4_full_n == 1'b0) & (ap_predicate_op432_write_state23 == 1'b1) & (ap_enable_reg_pp1_iter16 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp397 = (((ap_enable_reg_pp1_iter5 == 1'b1) & (stream_3_empty_n == 1'b0) & (ap_predicate_op328_read_state12 == 1'b1)) | ((stream_4_full_n == 1'b0) & (ap_predicate_op432_write_state23 == 1'b1) & (ap_enable_reg_pp1_iter16 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_enable_reg_pp1_iter5 == 1'b1) & (stream_3_empty_n == 1'b0) & (ap_predicate_op328_read_state12 == 1'b1)) | ((stream_4_full_n == 1'b0) & (ap_predicate_op432_write_state23 == 1'b1) & (ap_enable_reg_pp1_iter16 == 1'b1)));
end

assign ap_block_state10_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp1_stage0_iter3_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp1_stage0_iter3_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage0_iter4_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage0_iter4_ignore_call47 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp1_stage0_iter5 = ((stream_3_empty_n == 1'b0) & (ap_predicate_op328_read_state12 == 1'b1));
end

always @ (*) begin
    ap_block_state12_pp1_stage0_iter5_ignore_call36 = ((stream_3_empty_n == 1'b0) & (ap_predicate_op328_read_state12 == 1'b1));
end

always @ (*) begin
    ap_block_state12_pp1_stage0_iter5_ignore_call47 = ((stream_3_empty_n == 1'b0) & (ap_predicate_op328_read_state12 == 1'b1));
end

assign ap_block_state13_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter6_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter6_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter7_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter7_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter8_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter8_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter9_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter9_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter10_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter10_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter11_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter11_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter12_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter12_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter13_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter13_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter14_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter14_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter15_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter15_ignore_call47 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_pp1_stage0_iter16 = ((stream_4_full_n == 1'b0) & (ap_predicate_op432_write_state23 == 1'b1));
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter16_ignore_call36 = ((stream_4_full_n == 1'b0) & (ap_predicate_op432_write_state23 == 1'b1));
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter16_ignore_call47 = ((stream_4_full_n == 1'b0) & (ap_predicate_op432_write_state23 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage0_iter0_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage0_iter0_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage0_iter1_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage0_iter1_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter2_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter2_ignore_call47 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1149 = ((icmp_ln453_reg_2816 == 1'd0) & (icmp_ln442_reg_2729_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_reg_pp1_iter4_ReadEn_1_reg_804 = 'bx;

assign ap_phi_reg_pp1_iter4_nrWrsPrev_1_reg_790 = 'bx;

assign ap_phi_reg_pp1_iter4_xReadPos_2_reg_834 = 'bx;

assign ap_phi_reg_pp1_iter4_xWritePos_1_reg_780 = 'bx;

assign ap_phi_reg_pp1_iter4_xWritePos_2_reg_818 = 'bx;

always @ (*) begin
    ap_predicate_op170_call_state8 = ((icmp_ln442_reg_2729 == 1'd0) & (icmp_ln500_reg_2733 == 1'd1));
end

always @ (*) begin
    ap_predicate_op328_read_state12 = ((icmp_ln465_reg_2842 == 1'd1) & (icmp_ln453_reg_2816 == 1'd0) & (icmp_ln442_reg_2729_pp1_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op397_call_state13 = ((icmp_ln500_reg_2733_pp1_iter5_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op397_call_state13_state12 = ((icmp_ln442_reg_2729_pp1_iter4_reg == 1'd0) & (icmp_ln500_reg_2733_pp1_iter4_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op398_call_state14 = ((icmp_ln500_reg_2733_pp1_iter6_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op399_call_state15 = ((icmp_ln500_reg_2733_pp1_iter7_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op400_call_state16 = ((icmp_ln500_reg_2733_pp1_iter8_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op401_call_state17 = ((icmp_ln500_reg_2733_pp1_iter9_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op402_call_state18 = ((icmp_ln500_reg_2733_pp1_iter10_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op403_call_state19 = ((icmp_ln500_reg_2733_pp1_iter11_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op432_write_state23 = ((1'd1 == and_ln561_reg_2846_pp1_iter15_reg) & (icmp_ln500_reg_2733_pp1_iter15_reg == 1'd1) & (icmp_ln442_reg_2729_pp1_iter15_reg == 1'd0));
end

assign arrPhasesH_address0 = zext_ln507_fu_1096_p1;

assign brmerge_0_demorgan_fu_1447_p2 = (nrWrsPrev_2_fu_1293_p2 & icmp_ln561_fu_1298_p2);

assign cmp139_0_fu_1318_p2 = ((nrWrsPrev_reg_735 != 8'd0) ? 1'b1 : 1'b0);

assign cmp191_0_fu_1393_p2 = ((nrWrsPrev_reg_735 != 8'd0) ? 1'b1 : 1'b0);

assign cond_lvalue109_1_2_fu_2228_p3 = ((icmp141_reg_2862_pp1_iter15_reg[0:0] == 1'b1) ? OutPixPrv_val_V_5_01_fu_248 : select_ln567_5_fu_2223_p3);

assign empty_175_fu_992_p2 = (tmp_12_cast_fu_974_p3 - tmp_13_cast_fu_988_p1);

assign empty_176_fu_1001_p2 = (empty_175_fu_992_p2 + select_ln414_cast_fu_998_p1);

assign empty_177_fu_1314_p1 = nrWrsPrev_reg_735[1:0];

assign empty_178_fu_1324_p2 = (2'd0 - empty_177_fu_1314_p1);

assign empty_179_fu_1361_p2 = (2'd1 - empty_177_fu_1314_p1);

assign empty_180_fu_1389_p1 = nrWrsPrev_reg_735[1:0];

assign empty_181_fu_1399_p2 = ($signed(2'd2) - $signed(empty_180_fu_1389_p1));

assign empty_182_fu_1420_p2 = (2'd0 - empty_180_fu_1389_p1);

assign empty_183_fu_1453_p2 = (2'd1 - empty_180_fu_1389_p1);

assign empty_fu_964_p1 = select_ln414_1_fu_956_p3[5:0];

assign grp_hscale_polyphase_fu_848_ap_start = grp_hscale_polyphase_fu_848_ap_start_reg;

assign hfltCoeff_0_address0 = p_cast_fu_1007_p1;

assign icmp141_fu_1355_p2 = ((tmp_36_fu_1345_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp144_fu_1226_p2 = ((tmp_37_fu_1216_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1248_p2 = ((tmp_fu_1238_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln224_fu_902_p2 = ((OutPixels < InPixels) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_930_p2 = ((indvar_flatten_reg_679 == 9'd384) ? 1'b1 : 1'b0);

assign icmp_ln417_fu_942_p2 = ((j_reg_701 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln426_fu_1060_p2 = ((y_reg_712 == Height) ? 1'b1 : 1'b0);

assign icmp_ln442_fu_1065_p2 = ((ap_phi_mux_x_phi_fu_727_p4 > zext_ln426_reg_2715) ? 1'b1 : 1'b0);

assign icmp_ln453_fu_1232_p2 = ((ap_phi_mux_ReadEn_phi_fu_773_p4 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln465_fu_1264_p2 = ((add_ln465_fu_1258_p2 < zext_ln224_reg_2421) ? 1'b1 : 1'b0);

assign icmp_ln500_fu_1070_p2 = ((ap_phi_mux_x_phi_fu_727_p4 > 13'd4) ? 1'b1 : 1'b0);

assign icmp_ln561_1_fu_1303_p2 = ((ap_phi_mux_xWritePos_phi_fu_762_p4 < OutPixels) ? 1'b1 : 1'b0);

assign icmp_ln561_fu_1298_p2 = ((tmp_35_reg_2805 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln567_1_fu_1929_p2 = ((shl_ln567_1_fu_1921_p3 == zext_ln567_1_fu_1913_p1) ? 1'b1 : 1'b0);

assign icmp_ln567_fu_1907_p2 = ((shl_ln_fu_1899_p3 == zext_ln567_fu_1891_p1) ? 1'b1 : 1'b0);

assign icmp_ln580_1_fu_1973_p2 = ((shl_ln1_fu_1943_p3 == zext_ln580_fu_1935_p1) ? 1'b1 : 1'b0);

assign icmp_ln580_2_fu_1995_p2 = ((shl_ln580_2_fu_1987_p3 == zext_ln580_2_fu_1979_p1) ? 1'b1 : 1'b0);

assign icmp_ln580_fu_1967_p2 = ((shl_ln580_1_fu_1959_p3 == zext_ln580_1_fu_1951_p1) ? 1'b1 : 1'b0);

assign nrWrsAccu_fu_1200_p2 = (ap_phi_mux_nrWrsPrev_phi_fu_739_p4 + nrWrsClck_cast_fu_1192_p1);

assign nrWrsClck_cast_fu_1192_p1 = BitSetCnt_q0;

assign nrWrsPrev_2_fu_1293_p2 = (trunc_ln560_fu_1289_p1 ^ trunc_ln560_1_reg_2800);

assign p_Result_15_1_fu_1155_p3 = grp_reg_ap_uint_18_s_fu_1107_ap_return[18'd17];

assign p_Result_17_1_fu_1163_p3 = {{p_Result_15_1_fu_1155_p3}, {p_Result_s_fu_1127_p3}};

assign p_Result_s_fu_1127_p3 = grp_reg_ap_uint_18_s_fu_1107_ap_return[18'd8];

assign p_cast_fu_1007_p1 = empty_176_fu_1001_p2;

assign sel_tmp1_fu_2284_p2 = (brmerge_0_demorgan_reg_2889_pp1_iter15_reg ^ 1'd1);

assign sel_tmp2_fu_2289_p2 = (sel_tmp1_fu_2284_p2 & cmp191_0_reg_2874_pp1_iter15_reg);

assign sel_tmp4_fu_2312_p3 = ((brmerge_0_demorgan_reg_2889_pp1_iter15_reg[0:0] == 1'b1) ? select_ln580_2_fu_2302_p3 : select_ln580_3_fu_2307_p3);

assign sel_tmp8_fu_2337_p3 = ((brmerge_0_demorgan_reg_2889_pp1_iter15_reg[0:0] == 1'b1) ? select_ln580_4_fu_2327_p3 : select_ln580_5_fu_2332_p3);

assign sel_tmp_fu_2277_p3 = ((brmerge_0_demorgan_reg_2889_pp1_iter15_reg[0:0] == 1'b1) ? select_ln580_fu_2267_p3 : select_ln580_1_fu_2272_p3);

assign select_ln414_1_fu_956_p3 = ((icmp_ln417_fu_942_p2[0:0] == 1'b1) ? add_ln414_fu_936_p2 : ap_phi_mux_i_phi_fu_694_p4);

assign select_ln414_cast_fu_998_p1 = select_ln414_reg_2440;

assign select_ln414_fu_948_p3 = ((icmp_ln417_fu_942_p2[0:0] == 1'b1) ? 3'd0 : j_reg_701);

assign select_ln567_1_fu_2175_p3 = ((icmp_ln567_reg_2902_pp1_iter15_reg[0:0] == 1'b1) ? OutPix_1_reg_2946 : OutPix_4_reg_2973);

assign select_ln567_2_fu_2187_p3 = ((icmp_ln567_reg_2902_pp1_iter15_reg[0:0] == 1'b1) ? OutPix_2_reg_2955 : OutPix_5_reg_2982);

assign select_ln567_3_fu_2199_p3 = ((icmp_ln567_1_reg_2909_pp1_iter15_reg[0:0] == 1'b1) ? OutPix_reg_2937 : OutPix_3_reg_2964);

assign select_ln567_4_fu_2211_p3 = ((icmp_ln567_1_reg_2909_pp1_iter15_reg[0:0] == 1'b1) ? OutPix_1_reg_2946 : OutPix_4_reg_2973);

assign select_ln567_5_fu_2223_p3 = ((icmp_ln567_1_reg_2909_pp1_iter15_reg[0:0] == 1'b1) ? OutPix_2_reg_2955 : OutPix_5_reg_2982);

assign select_ln567_fu_2163_p3 = ((icmp_ln567_reg_2902_pp1_iter15_reg[0:0] == 1'b1) ? OutPix_reg_2937 : OutPix_3_reg_2964);

assign select_ln580_1_fu_2272_p3 = ((icmp_ln580_1_reg_2923_pp1_iter15_reg[0:0] == 1'b1) ? OutPix_reg_2937 : OutPix_3_reg_2964);

assign select_ln580_2_fu_2302_p3 = ((icmp_ln580_reg_2916_pp1_iter15_reg[0:0] == 1'b1) ? OutPix_1_reg_2946 : OutPix_4_reg_2973);

assign select_ln580_3_fu_2307_p3 = ((icmp_ln580_1_reg_2923_pp1_iter15_reg[0:0] == 1'b1) ? OutPix_1_reg_2946 : OutPix_4_reg_2973);

assign select_ln580_4_fu_2327_p3 = ((icmp_ln580_reg_2916_pp1_iter15_reg[0:0] == 1'b1) ? OutPix_2_reg_2955 : OutPix_5_reg_2982);

assign select_ln580_5_fu_2332_p3 = ((icmp_ln580_1_reg_2923_pp1_iter15_reg[0:0] == 1'b1) ? OutPix_2_reg_2955 : OutPix_5_reg_2982);

assign select_ln580_6_fu_2352_p3 = ((icmp_ln580_2_reg_2930_pp1_iter15_reg[0:0] == 1'b1) ? OutPix_reg_2937 : OutPix_3_reg_2964);

assign select_ln580_7_fu_2364_p3 = ((icmp_ln580_2_reg_2930_pp1_iter15_reg[0:0] == 1'b1) ? OutPix_1_reg_2946 : OutPix_4_reg_2973);

assign select_ln580_8_fu_2401_p3 = ((icmp_ln580_2_reg_2930_pp1_iter15_reg[0:0] == 1'b1) ? OutPix_2_reg_2955 : OutPix_5_reg_2982);

assign select_ln580_fu_2267_p3 = ((icmp_ln580_reg_2916_pp1_iter15_reg[0:0] == 1'b1) ? OutPix_reg_2937 : OutPix_3_reg_2964);

assign shl_ln1_fu_1943_p3 = {{trunc_ln580_fu_1939_p1}, {2'd0}};

assign shl_ln567_1_fu_1921_p3 = {{trunc_ln567_1_fu_1917_p1}, {2'd0}};

assign shl_ln580_1_fu_1959_p3 = {{trunc_ln580_1_fu_1955_p1}, {2'd0}};

assign shl_ln580_2_fu_1987_p3 = {{trunc_ln580_2_fu_1983_p1}, {2'd0}};

assign shl_ln_fu_1899_p3 = {{trunc_ln567_fu_1895_p1}, {2'd0}};

assign stream_4_din = {{{{{{cond_lvalue109_1_2_fu_2228_p3}, {OutMultiPix_val_V_load_4_fu_2216_p3}}, {OutMultiPix_val_V_load_3_fu_2204_p3}}, {OutMultiPix_val_V_load_2_fu_2192_p3}}, {OutMultiPix_val_V_load_1_fu_2180_p3}}, {OutMultiPix_val_V_load_fu_2168_p3}};

assign tmp_12_cast_fu_974_p3 = {{empty_reg_2452}, {3'd0}};

assign tmp_13_cast_fu_988_p1 = tmp_1_fu_981_p3;

assign tmp_14_cast_fu_1340_p1 = tmp_2_fu_1330_p5;

assign tmp_16_cast_fu_1377_p1 = tmp_3_fu_1367_p5;

assign tmp_18_cast_fu_1415_p1 = tmp_4_fu_1405_p5;

assign tmp_19_cast_fu_1436_p1 = tmp_5_fu_1426_p5;

assign tmp_1_fu_981_p3 = {{select_ln414_1_reg_2445}, {1'd0}};

assign tmp_22_cast_fu_1469_p1 = tmp_6_fu_1459_p5;

assign tmp_2_fu_1330_p5 = {{{{empty_178_fu_1324_p2}, {2'd0}}, {p_Result_15_1_reg_2776_pp1_iter3_reg}}, {p_Result_s_reg_2757_pp1_iter3_reg}};

assign tmp_36_fu_1345_p4 = {{nrWrsPrev_reg_735[7:1]}};

assign tmp_37_fu_1216_p4 = {{ap_phi_mux_nrWrsPrev_phi_fu_739_p4[7:1]}};

assign tmp_3_fu_1367_p5 = {{{{empty_179_fu_1361_p2}, {2'd0}}, {p_Result_15_1_reg_2776_pp1_iter3_reg}}, {p_Result_s_reg_2757_pp1_iter3_reg}};

assign tmp_4_fu_1405_p5 = {{{{empty_181_fu_1399_p2}, {2'd0}}, {p_Result_15_1_reg_2776_pp1_iter3_reg}}, {p_Result_s_reg_2757_pp1_iter3_reg}};

assign tmp_5_fu_1426_p5 = {{{{empty_182_fu_1420_p2}, {2'd0}}, {p_Result_15_1_reg_2776_pp1_iter3_reg}}, {p_Result_s_reg_2757_pp1_iter3_reg}};

assign tmp_6_fu_1459_p5 = {{{{empty_183_fu_1453_p2}, {2'd0}}, {p_Result_15_1_reg_2776_pp1_iter3_reg}}, {p_Result_s_reg_2757_pp1_iter3_reg}};

assign tmp_fu_1238_p4 = {{x_reg_723_pp1_iter3_reg[12:2]}};

assign tmp_s_fu_1032_p4 = {{add_ln396_fu_1027_p2[11:1]}};

assign trunc_ln391_1_fu_912_p1 = OutPixels[11:0];

assign trunc_ln391_fu_908_p1 = InPixels[11:0];

assign trunc_ln442_fu_1076_p1 = ap_phi_mux_x_phi_fu_727_p4[11:0];

assign trunc_ln560_1_fu_1196_p1 = BitSetCnt_q0[0:0];

assign trunc_ln560_fu_1289_p1 = nrWrsPrev_reg_735[0:0];

assign trunc_ln567_1_fu_1917_p1 = OneBitIdx_q3[0:0];

assign trunc_ln567_fu_1895_p1 = OneBitIdx_q4[0:0];

assign trunc_ln580_1_fu_1955_p1 = OneBitIdx_q1[0:0];

assign trunc_ln580_2_fu_1983_p1 = OneBitIdx_q0[0:0];

assign trunc_ln580_fu_1939_p1 = OneBitIdx_q2[0:0];

assign xReadPos_1_fu_1274_p2 = (ap_phi_mux_xReadPos_phi_fu_751_p4 + 16'd2);

assign xReadPos_3_fu_1280_p3 = ((tmp_33_reg_2785_pp1_iter3_reg[0:0] == 1'b1) ? xReadPos_1_fu_1274_p2 : ap_phi_mux_xReadPos_phi_fu_751_p4);

assign xWritePos_4_fu_1382_p2 = (ap_phi_mux_xWritePos_phi_fu_762_p4 + 16'd2);

assign x_6_fu_1101_p2 = (ap_phi_mux_x_phi_fu_727_p4 + 13'd2);

assign xbySamples_1_fu_1086_p4 = {{xbySamples_fu_1080_p2[11:1]}};

assign xbySamples_fu_1080_p2 = ($signed(trunc_ln442_fu_1076_p1) + $signed(12'd4091));

assign y_5_fu_1054_p2 = (y_reg_712 + 12'd1);

assign zext_ln224_fu_898_p1 = InPixels;

assign zext_ln414_fu_1012_p1 = select_ln414_1_reg_2445_pp0_iter1_reg;

assign zext_ln426_fu_1050_p1 = LoopSize_fu_1042_p3;

assign zext_ln437_fu_1441_p1 = nrWrsPrev_2_fu_1293_p2;

assign zext_ln465_fu_1254_p1 = ap_phi_mux_xReadPos_phi_fu_751_p4;

assign zext_ln507_fu_1096_p1 = xbySamples_1_fu_1086_p4;

assign zext_ln520_fu_1269_p1 = tmp_34_reg_2790_pp1_iter3_reg;

assign zext_ln534_fu_1187_p1 = p_Result_17_1_fu_1163_p3;

assign zext_ln567_1_fu_1913_p1 = OneBitIdx_q3;

assign zext_ln567_fu_1891_p1 = OneBitIdx_q4;

assign zext_ln580_1_fu_1951_p1 = OneBitIdx_q1;

assign zext_ln580_2_fu_1979_p1 = OneBitIdx_q0;

assign zext_ln580_fu_1935_p1 = OneBitIdx_q2;

always @ (posedge ap_clk) begin
    zext_ln224_reg_2421[16] <= 1'b0;
    zext_ln426_reg_2715[0] <= 1'b0;
    zext_ln426_reg_2715[12] <= 1'b0;
end

endmodule //bd_v_multi_scaler_0_0_hscale_core_polyphase
