--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml DPU_matrix_multiplication.twx
DPU_matrix_multiplication.ncd -o DPU_matrix_multiplication.twr
DPU_matrix_multiplication.pcf

Design file:              DPU_matrix_multiplication.ncd
Physical constraint file: DPU_matrix_multiplication.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Ain<0>      |    2.620(R)|    1.263(R)|CLK_BUFGP         |   0.000|
Ain<1>      |    1.802(R)|    1.554(R)|CLK_BUFGP         |   0.000|
Ain<2>      |    3.379(R)|    0.850(R)|CLK_BUFGP         |   0.000|
Ain<3>      |    2.383(R)|    1.561(R)|CLK_BUFGP         |   0.000|
Bin<0>      |    2.851(R)|    0.794(R)|CLK_BUFGP         |   0.000|
Bin<1>      |    2.852(R)|    0.513(R)|CLK_BUFGP         |   0.000|
Bin<2>      |    2.852(R)|    0.109(R)|CLK_BUFGP         |   0.000|
Bin<3>      |    2.852(R)|    1.169(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Aout<0>     |    7.382(R)|CLK_BUFGP         |   0.000|
Aout<1>     |    7.382(R)|CLK_BUFGP         |   0.000|
Aout<2>     |    7.382(R)|CLK_BUFGP         |   0.000|
Aout<3>     |    7.382(R)|CLK_BUFGP         |   0.000|
Bout<0>     |    8.989(R)|CLK_BUFGP         |   0.000|
Bout<1>     |    7.957(R)|CLK_BUFGP         |   0.000|
Bout<2>     |    8.680(R)|CLK_BUFGP         |   0.000|
Bout<3>     |    8.286(R)|CLK_BUFGP         |   0.000|
Result<0>   |    9.521(R)|CLK_BUFGP         |   0.000|
Result<1>   |    9.272(R)|CLK_BUFGP         |   0.000|
Result<2>   |   10.556(R)|CLK_BUFGP         |   0.000|
Result<3>   |    9.870(R)|CLK_BUFGP         |   0.000|
Result<4>   |    9.481(R)|CLK_BUFGP         |   0.000|
Result<5>   |   10.831(R)|CLK_BUFGP         |   0.000|
Result<6>   |    9.416(R)|CLK_BUFGP         |   0.000|
Result<7>   |   10.787(R)|CLK_BUFGP         |   0.000|
Result<8>   |   11.730(R)|CLK_BUFGP         |   0.000|
Result<9>   |    9.501(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.716|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 23 00:38:56 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 156 MB



