-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity filt_AXIvideo2Mat is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    src_axi_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    src_axi_TVALID : IN STD_LOGIC;
    src_axi_TREADY : OUT STD_LOGIC;
    src_axi_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    src_axi_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    src_axi_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    src_axi_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    src_axi_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    src_axi_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    img_rows_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
    img_rows_V_empty_n : IN STD_LOGIC;
    img_rows_V_read : OUT STD_LOGIC;
    img_cols_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    img_cols_V_empty_n : IN STD_LOGIC;
    img_cols_V_read : OUT STD_LOGIC;
    img_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_data_stream_0_V_full_n : IN STD_LOGIC;
    img_data_stream_0_V_write : OUT STD_LOGIC;
    img_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_data_stream_1_V_full_n : IN STD_LOGIC;
    img_data_stream_1_V_write : OUT STD_LOGIC;
    img_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_data_stream_2_V_full_n : IN STD_LOGIC;
    img_data_stream_2_V_write : OUT STD_LOGIC;
    img_data_stream_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_data_stream_3_V_full_n : IN STD_LOGIC;
    img_data_stream_3_V_write : OUT STD_LOGIC;
    img_rows_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
    img_rows_V_out_full_n : IN STD_LOGIC;
    img_rows_V_out_write : OUT STD_LOGIC;
    img_cols_V_out_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    img_cols_V_out_full_n : IN STD_LOGIC;
    img_cols_V_out_write : OUT STD_LOGIC );
end;


architecture behav of filt_AXIvideo2Mat is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_pp1_stg0_fsm_4 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_st7_fsm_5 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_st8_fsm_6 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_true : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_25 : BOOLEAN;
    signal src_axi_TDATA_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_79 : BOOLEAN;
    signal ap_sig_cseq_ST_pp1_stg0_fsm_4 : STD_LOGIC;
    signal ap_sig_86 : BOOLEAN;
    signal ap_reg_ppiten_pp1_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it1 : STD_LOGIC := '0';
    signal exitcond7_i_fu_365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_fu_379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st7_fsm_5 : STD_LOGIC;
    signal ap_sig_106 : BOOLEAN;
    signal img_rows_V_blk_n : STD_LOGIC;
    signal img_cols_V_blk_n : STD_LOGIC;
    signal img_data_stream_0_V_blk_n : STD_LOGIC;
    signal exitcond7_i_reg_463 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_data_stream_1_V_blk_n : STD_LOGIC;
    signal img_data_stream_2_V_blk_n : STD_LOGIC;
    signal img_data_stream_3_V_blk_n : STD_LOGIC;
    signal img_rows_V_out_blk_n : STD_LOGIC;
    signal img_cols_V_out_blk_n : STD_LOGIC;
    signal eol_reg_223 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_data_V_1_i_reg_234 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_4_i_reg_245 : STD_LOGIC_VECTOR (8 downto 0);
    signal eol_i_reg_256 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_last_V_2_i_reg_268 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_reg_281 : STD_LOGIC_VECTOR (31 downto 0);
    signal img_rows_V_read_reg_424 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_152 : BOOLEAN;
    signal img_cols_V_read_reg_429 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_data_V_reg_434 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_last_V_reg_442 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond6_i_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_171 : BOOLEAN;
    signal i_V_fu_355_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_V_reg_458 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_176 : BOOLEAN;
    signal ap_sig_189 : BOOLEAN;
    signal j_V_fu_370_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_385_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_reg_476 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_108_reg_481 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_reg_486 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_reg_491 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_209 : BOOLEAN;
    signal axi_last_V_3_i_reg_293 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_last_V1_i_reg_192 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st8_fsm_6 : STD_LOGIC;
    signal ap_sig_227 : BOOLEAN;
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_234 : BOOLEAN;
    signal axi_data_V_3_i_reg_305 : STD_LOGIC_VECTOR (31 downto 0);
    signal axi_data_V1_i_reg_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_i_reg_212 : STD_LOGIC_VECTOR (7 downto 0);
    signal eol_phi_fu_226_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_data_V_1_i_phi_fu_237_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal eol_i_phi_fu_260_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_axi_last_V_2_i_reg_268pp1_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_p_Val2_s_reg_281pp1_it0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_phi_fu_285_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal eol_2_i_reg_317 : STD_LOGIC_VECTOR (0 downto 0);
    signal sof_1_i_fu_114 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_cast_cast_i_fu_346_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_4_cast_cast_i_fu_361_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_user_V_fu_337_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_99 : BOOLEAN;
    signal ap_sig_255 : BOOLEAN;
    signal ap_sig_197 : BOOLEAN;
    signal ap_sig_275 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_lv1_0 = exitcond6_i_fu_350_p2)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))) and not((exitcond7_i_fu_365_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond6_i_fu_350_p2))) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (exitcond7_i_fu_365_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond6_i_fu_350_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))) and not((exitcond7_i_fu_365_p2 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    axi_data_V1_i_reg_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
                axi_data_V1_i_reg_202 <= tmp_data_V_reg_434;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_6)) then 
                axi_data_V1_i_reg_202 <= axi_data_V_3_i_reg_305;
            end if; 
        end if;
    end process;

    axi_data_V_1_i_reg_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond7_i_reg_463) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))))) then 
                axi_data_V_1_i_reg_234 <= p_Val2_s_reg_281;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond6_i_fu_350_p2))) then 
                axi_data_V_1_i_reg_234 <= axi_data_V1_i_reg_202;
            end if; 
        end if;
    end process;

    axi_data_V_3_i_reg_305_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))) and not((exitcond7_i_fu_365_p2 = ap_const_lv1_0)))) then 
                axi_data_V_3_i_reg_305 <= axi_data_V_1_i_phi_fu_237_p4;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5) and (ap_const_lv1_0 = eol_2_i_reg_317) and not(ap_sig_209))) then 
                axi_data_V_3_i_reg_305 <= src_axi_TDATA;
            end if; 
        end if;
    end process;

    axi_last_V1_i_reg_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
                axi_last_V1_i_reg_192 <= tmp_last_V_reg_442;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_6)) then 
                axi_last_V1_i_reg_192 <= axi_last_V_3_i_reg_293;
            end if; 
        end if;
    end process;

    axi_last_V_2_i_reg_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_197) then
                if (ap_sig_255) then 
                    axi_last_V_2_i_reg_268 <= eol_phi_fu_226_p4;
                elsif (ap_sig_99) then 
                    axi_last_V_2_i_reg_268 <= src_axi_TLAST;
                elsif ((ap_true = ap_true)) then 
                    axi_last_V_2_i_reg_268 <= ap_reg_phiprechg_axi_last_V_2_i_reg_268pp1_it0;
                end if;
            end if; 
        end if;
    end process;

    axi_last_V_3_i_reg_293_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))) and not((exitcond7_i_fu_365_p2 = ap_const_lv1_0)))) then 
                axi_last_V_3_i_reg_293 <= eol_phi_fu_226_p4;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5) and (ap_const_lv1_0 = eol_2_i_reg_317) and not(ap_sig_209))) then 
                axi_last_V_3_i_reg_293 <= src_axi_TLAST;
            end if; 
        end if;
    end process;

    eol_2_i_reg_317_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))) and not((exitcond7_i_fu_365_p2 = ap_const_lv1_0)))) then 
                eol_2_i_reg_317 <= eol_i_phi_fu_260_p4;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5) and (ap_const_lv1_0 = eol_2_i_reg_317) and not(ap_sig_209))) then 
                eol_2_i_reg_317 <= src_axi_TLAST;
            end if; 
        end if;
    end process;

    eol_i_reg_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond7_i_reg_463) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))))) then 
                eol_i_reg_256 <= axi_last_V_2_i_reg_268;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond6_i_fu_350_p2))) then 
                eol_i_reg_256 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    eol_reg_223_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond7_i_reg_463) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))))) then 
                eol_reg_223 <= axi_last_V_2_i_reg_268;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond6_i_fu_350_p2))) then 
                eol_reg_223 <= axi_last_V1_i_reg_192;
            end if; 
        end if;
    end process;

    p_4_i_reg_245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond7_i_fu_365_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))))) then 
                p_4_i_reg_245 <= j_V_fu_370_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond6_i_fu_350_p2))) then 
                p_4_i_reg_245 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_281_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_197) then
                if (ap_sig_255) then 
                    p_Val2_s_reg_281 <= axi_data_V_1_i_phi_fu_237_p4;
                elsif (ap_sig_99) then 
                    p_Val2_s_reg_281 <= src_axi_TDATA;
                elsif ((ap_true = ap_true)) then 
                    p_Val2_s_reg_281 <= ap_reg_phiprechg_p_Val2_s_reg_281pp1_it0;
                end if;
            end if; 
        end if;
    end process;

    p_i_reg_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
                p_i_reg_212 <= ap_const_lv8_0;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_6)) then 
                p_i_reg_212 <= i_V_reg_458;
            end if; 
        end if;
    end process;

    sof_1_i_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond7_i_fu_365_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))))) then 
                sof_1_i_fu_114 <= ap_const_lv1_0;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
                sof_1_i_fu_114 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))))) then
                exitcond7_i_reg_463 <= exitcond7_i_fu_365_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
                i_V_reg_458 <= i_V_fu_355_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_152))) then
                img_cols_V_read_reg_429 <= img_cols_V_dout;
                img_rows_V_read_reg_424 <= img_rows_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (exitcond7_i_fu_365_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))))) then
                tmp_108_reg_481 <= p_Val2_s_phi_fu_285_p4(15 downto 8);
                tmp_54_reg_486 <= p_Val2_s_phi_fu_285_p4(23 downto 16);
                tmp_55_reg_491 <= p_Val2_s_phi_fu_285_p4(31 downto 24);
                tmp_reg_476 <= tmp_fu_385_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((src_axi_TVALID = ap_const_logic_0)))) then
                tmp_data_V_reg_434 <= src_axi_TDATA;
                tmp_last_V_reg_442 <= src_axi_TLAST;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, src_axi_TVALID, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond7_i_fu_365_p2, ap_sig_152, exitcond6_i_fu_350_p2, ap_sig_176, ap_sig_189, ap_sig_209, eol_2_i_reg_317, tmp_user_V_fu_337_p1)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_152)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((not((src_axi_TVALID = ap_const_logic_0)) and (ap_const_lv1_0 = tmp_user_V_fu_337_p1))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                elsif ((not((src_axi_TVALID = ap_const_logic_0)) and not((ap_const_lv1_0 = tmp_user_V_fu_337_p1)))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                if (not((ap_const_lv1_0 = exitcond6_i_fu_350_p2))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_4;
                end if;
            when ap_ST_pp1_stg0_fsm_4 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))) and not((exitcond7_i_fu_365_p2 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_4;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))) and not((exitcond7_i_fu_365_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_4;
                end if;
            when ap_ST_st7_fsm_5 => 
                if (((ap_const_lv1_0 = eol_2_i_reg_317) and not(ap_sig_209))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_5;
                elsif ((not(ap_sig_209) and not((ap_const_lv1_0 = eol_2_i_reg_317)))) then
                    ap_NS_fsm <= ap_ST_st8_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st7_fsm_5;
                end if;
            when ap_ST_st8_fsm_6 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_done_reg, exitcond6_i_fu_350_p2, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_lv1_0 = exitcond6_i_fu_350_p2))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(exitcond6_i_fu_350_p2, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_lv1_0 = exitcond6_i_fu_350_p2)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_axi_last_V_2_i_reg_268pp1_it0 <= "X";
    ap_reg_phiprechg_p_Val2_s_reg_281pp1_it0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_sig_106_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_106 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_152_assign_proc : process(ap_start, ap_done_reg, img_rows_V_empty_n, img_cols_V_empty_n, img_rows_V_out_full_n, img_cols_V_out_full_n)
    begin
                ap_sig_152 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (img_rows_V_empty_n = ap_const_logic_0) or (img_cols_V_empty_n = ap_const_logic_0) or (img_rows_V_out_full_n = ap_const_logic_0) or (img_cols_V_out_full_n = ap_const_logic_0));
    end process;


    ap_sig_171_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_171 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_176_assign_proc : process(src_axi_TVALID, exitcond7_i_fu_365_p2, brmerge_i_fu_379_p2)
    begin
                ap_sig_176 <= ((exitcond7_i_fu_365_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_i_fu_379_p2) and (src_axi_TVALID = ap_const_logic_0));
    end process;


    ap_sig_189_assign_proc : process(img_data_stream_0_V_full_n, img_data_stream_1_V_full_n, img_data_stream_2_V_full_n, img_data_stream_3_V_full_n, exitcond7_i_reg_463)
    begin
                ap_sig_189 <= (((ap_const_lv1_0 = exitcond7_i_reg_463) and (img_data_stream_0_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond7_i_reg_463) and (img_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond7_i_reg_463) and (img_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond7_i_reg_463) and (img_data_stream_3_V_full_n = ap_const_logic_0)));
    end process;


    ap_sig_197_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_176, ap_sig_189)
    begin
                ap_sig_197 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))));
    end process;


    ap_sig_209_assign_proc : process(src_axi_TVALID, eol_2_i_reg_317)
    begin
                ap_sig_209 <= ((ap_const_lv1_0 = eol_2_i_reg_317) and (src_axi_TVALID = ap_const_logic_0));
    end process;


    ap_sig_227_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_227 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_234_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_234 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_25_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_25 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_255_assign_proc : process(exitcond7_i_fu_365_p2, brmerge_i_fu_379_p2)
    begin
                ap_sig_255 <= ((exitcond7_i_fu_365_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = brmerge_i_fu_379_p2)));
    end process;


    ap_sig_275_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, exitcond7_i_fu_365_p2)
    begin
                ap_sig_275 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond7_i_fu_365_p2 = ap_const_lv1_0));
    end process;


    ap_sig_79_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_79 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_86_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_86 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_99_assign_proc : process(exitcond7_i_fu_365_p2, brmerge_i_fu_379_p2)
    begin
                ap_sig_99 <= ((exitcond7_i_fu_365_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_i_fu_379_p2));
    end process;


    ap_sig_cseq_ST_pp1_stg0_fsm_4_assign_proc : process(ap_sig_86)
    begin
        if (ap_sig_86) then 
            ap_sig_cseq_ST_pp1_stg0_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp1_stg0_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_25)
    begin
        if (ap_sig_25) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_79)
    begin
        if (ap_sig_79) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_234)
    begin
        if (ap_sig_234) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_171)
    begin
        if (ap_sig_171) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_5_assign_proc : process(ap_sig_106)
    begin
        if (ap_sig_106) then 
            ap_sig_cseq_ST_st7_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st8_fsm_6_assign_proc : process(ap_sig_227)
    begin
        if (ap_sig_227) then 
            ap_sig_cseq_ST_st8_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    axi_data_V_1_i_phi_fu_237_p4_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond7_i_reg_463, axi_data_V_1_i_reg_234, p_Val2_s_reg_281)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond7_i_reg_463))) then 
            axi_data_V_1_i_phi_fu_237_p4 <= p_Val2_s_reg_281;
        else 
            axi_data_V_1_i_phi_fu_237_p4 <= axi_data_V_1_i_reg_234;
        end if; 
    end process;

    brmerge_i_fu_379_p2 <= (sof_1_i_fu_114 or eol_i_phi_fu_260_p4);

    eol_i_phi_fu_260_p4_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond7_i_reg_463, eol_i_reg_256, axi_last_V_2_i_reg_268)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond7_i_reg_463))) then 
            eol_i_phi_fu_260_p4 <= axi_last_V_2_i_reg_268;
        else 
            eol_i_phi_fu_260_p4 <= eol_i_reg_256;
        end if; 
    end process;


    eol_phi_fu_226_p4_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond7_i_reg_463, eol_reg_223, axi_last_V_2_i_reg_268)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond7_i_reg_463))) then 
            eol_phi_fu_226_p4 <= axi_last_V_2_i_reg_268;
        else 
            eol_phi_fu_226_p4 <= eol_reg_223;
        end if; 
    end process;

    exitcond6_i_fu_350_p2 <= "1" when (p_cast_cast_i_fu_346_p1 = img_rows_V_read_reg_424) else "0";
    exitcond7_i_fu_365_p2 <= "1" when (p_4_cast_cast_i_fu_361_p1 = img_cols_V_read_reg_429) else "0";
    i_V_fu_355_p2 <= std_logic_vector(unsigned(p_i_reg_212) + unsigned(ap_const_lv8_1));

    img_cols_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_sig_cseq_ST_st1_fsm_0, img_cols_V_empty_n)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))))) then 
            img_cols_V_blk_n <= img_cols_V_empty_n;
        else 
            img_cols_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_cols_V_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_sig_cseq_ST_st1_fsm_0, img_cols_V_out_full_n)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))))) then 
            img_cols_V_out_blk_n <= img_cols_V_out_full_n;
        else 
            img_cols_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_cols_V_out_din <= img_cols_V_dout;

    img_cols_V_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_152)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_152))) then 
            img_cols_V_out_write <= ap_const_logic_1;
        else 
            img_cols_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    img_cols_V_read_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_152)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_152))) then 
            img_cols_V_read <= ap_const_logic_1;
        else 
            img_cols_V_read <= ap_const_logic_0;
        end if; 
    end process;


    img_data_stream_0_V_blk_n_assign_proc : process(img_data_stream_0_V_full_n, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond7_i_reg_463)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond7_i_reg_463))) then 
            img_data_stream_0_V_blk_n <= img_data_stream_0_V_full_n;
        else 
            img_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_data_stream_0_V_din <= tmp_reg_476;

    img_data_stream_0_V_write_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond7_i_reg_463, ap_sig_176, ap_sig_189)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond7_i_reg_463) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))))) then 
            img_data_stream_0_V_write <= ap_const_logic_1;
        else 
            img_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    img_data_stream_1_V_blk_n_assign_proc : process(img_data_stream_1_V_full_n, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond7_i_reg_463)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond7_i_reg_463))) then 
            img_data_stream_1_V_blk_n <= img_data_stream_1_V_full_n;
        else 
            img_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_data_stream_1_V_din <= tmp_108_reg_481;

    img_data_stream_1_V_write_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond7_i_reg_463, ap_sig_176, ap_sig_189)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond7_i_reg_463) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))))) then 
            img_data_stream_1_V_write <= ap_const_logic_1;
        else 
            img_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    img_data_stream_2_V_blk_n_assign_proc : process(img_data_stream_2_V_full_n, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond7_i_reg_463)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond7_i_reg_463))) then 
            img_data_stream_2_V_blk_n <= img_data_stream_2_V_full_n;
        else 
            img_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_data_stream_2_V_din <= tmp_54_reg_486;

    img_data_stream_2_V_write_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond7_i_reg_463, ap_sig_176, ap_sig_189)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond7_i_reg_463) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))))) then 
            img_data_stream_2_V_write <= ap_const_logic_1;
        else 
            img_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    img_data_stream_3_V_blk_n_assign_proc : process(img_data_stream_3_V_full_n, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond7_i_reg_463)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond7_i_reg_463))) then 
            img_data_stream_3_V_blk_n <= img_data_stream_3_V_full_n;
        else 
            img_data_stream_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_data_stream_3_V_din <= tmp_55_reg_491;

    img_data_stream_3_V_write_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond7_i_reg_463, ap_sig_176, ap_sig_189)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond7_i_reg_463) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189))))) then 
            img_data_stream_3_V_write <= ap_const_logic_1;
        else 
            img_data_stream_3_V_write <= ap_const_logic_0;
        end if; 
    end process;


    img_rows_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_sig_cseq_ST_st1_fsm_0, img_rows_V_empty_n)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))))) then 
            img_rows_V_blk_n <= img_rows_V_empty_n;
        else 
            img_rows_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_rows_V_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_sig_cseq_ST_st1_fsm_0, img_rows_V_out_full_n)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))))) then 
            img_rows_V_out_blk_n <= img_rows_V_out_full_n;
        else 
            img_rows_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_rows_V_out_din <= img_rows_V_dout;

    img_rows_V_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_152)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_152))) then 
            img_rows_V_out_write <= ap_const_logic_1;
        else 
            img_rows_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    img_rows_V_read_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_152)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_152))) then 
            img_rows_V_read <= ap_const_logic_1;
        else 
            img_rows_V_read <= ap_const_logic_0;
        end if; 
    end process;

    j_V_fu_370_p2 <= std_logic_vector(unsigned(p_4_i_reg_245) + unsigned(ap_const_lv9_1));
    p_4_cast_cast_i_fu_361_p1 <= std_logic_vector(resize(unsigned(p_4_i_reg_245),10));

    p_Val2_s_phi_fu_285_p4_assign_proc : process(src_axi_TDATA, brmerge_i_fu_379_p2, axi_data_V_1_i_phi_fu_237_p4, ap_reg_phiprechg_p_Val2_s_reg_281pp1_it0, ap_sig_275)
    begin
        if (ap_sig_275) then
            if (not((ap_const_lv1_0 = brmerge_i_fu_379_p2))) then 
                p_Val2_s_phi_fu_285_p4 <= axi_data_V_1_i_phi_fu_237_p4;
            elsif ((ap_const_lv1_0 = brmerge_i_fu_379_p2)) then 
                p_Val2_s_phi_fu_285_p4 <= src_axi_TDATA;
            else 
                p_Val2_s_phi_fu_285_p4 <= ap_reg_phiprechg_p_Val2_s_reg_281pp1_it0;
            end if;
        else 
            p_Val2_s_phi_fu_285_p4 <= ap_reg_phiprechg_p_Val2_s_reg_281pp1_it0;
        end if; 
    end process;

    p_cast_cast_i_fu_346_p1 <= std_logic_vector(resize(unsigned(p_i_reg_212),9));

    src_axi_TDATA_blk_n_assign_proc : process(src_axi_TVALID, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, exitcond7_i_fu_365_p2, brmerge_i_fu_379_p2, ap_sig_cseq_ST_st7_fsm_5, eol_2_i_reg_317)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond7_i_fu_365_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_i_fu_379_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5) and (ap_const_lv1_0 = eol_2_i_reg_317)))) then 
            src_axi_TDATA_blk_n <= src_axi_TVALID;
        else 
            src_axi_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_axi_TREADY_assign_proc : process(src_axi_TVALID, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond7_i_fu_365_p2, brmerge_i_fu_379_p2, ap_sig_cseq_ST_st7_fsm_5, ap_sig_176, ap_sig_189, ap_sig_209, eol_2_i_reg_317)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((src_axi_TVALID = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5) and (ap_const_lv1_0 = eol_2_i_reg_317) and not(ap_sig_209)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond7_i_fu_365_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_i_fu_379_p2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_176) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_189)))))) then 
            src_axi_TREADY <= ap_const_logic_1;
        else 
            src_axi_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_385_p1 <= p_Val2_s_phi_fu_285_p4(8 - 1 downto 0);
    tmp_user_V_fu_337_p1 <= src_axi_TUSER;
end behav;
