/* Generated by Yosys 0.9 (git sha1 9e911cd2, gcc 8.3.0 -fPIC -Os) */

(* top =  1  *)
(* src = "./Verilog_netlists/2clock_fifo.v:1" *)
module top_wrapper(datain, wen, ren, clk, dataout);
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:75" *)
  wire _00_;
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:75" *)
  wire _01_;
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:75" *)
  wire _02_;
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:75" *)
  wire _03_;
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:68" *)
  wire _04_;
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:68" *)
  wire _05_;
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:68" *)
  wire _06_;
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:68" *)
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _13_;
  (* init = 4'h0 *)
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:49" *)
  wire [3:0] \DUT.rdadr ;
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:47" *)
  wire \DUT.rden_int ;
  (* init = 4'h0 *)
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:48" *)
  wire [3:0] \DUT.wradr ;
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:46" *)
  wire \DUT.wren_int ;
  (* src = "./Verilog_netlists/2clock_fifo.v:5" *)
  input clk;
  (* src = "./Verilog_netlists/2clock_fifo.v:2" *)
  input [7:0] datain;
  (* src = "./Verilog_netlists/2clock_fifo.v:6" *)
  output [7:0] dataout;
  (* src = "./Verilog_netlists/2clock_fifo.v:4" *)
  input ren;
  (* src = "./Verilog_netlists/2clock_fifo.v:3" *)
  input wen;
  assign \DUT.wren_int  = 64'haaa88aaaaaaaaaaa >> { _10_, \DUT.wradr [0], _08_, \DUT.rdadr [0], _09_, wen };
  assign _08_ = 4'h9 >> { \DUT.wradr [1], \DUT.rdadr [1] };
  assign _09_ = 64'h000000fb0000000f >> { \DUT.wradr [2], \DUT.rdadr [1:0], \DUT.rdadr [2], \DUT.rdadr [3], \DUT.wradr [3] };
  assign _10_ = 64'hf11f00110011f11f >> { \DUT.wradr [3], \DUT.rdadr [3:2], \DUT.wradr [2], \DUT.rdadr [0], \DUT.rdadr [1] };
  assign _04_ = 4'h6 >> { \DUT.wren_int , \DUT.wradr [0] };
  assign _11_ = 64'hfeff000000000000 >> { \DUT.wradr [0], wen, _10_, \DUT.rdadr [0], _09_, _08_ };
  assign _05_ = 4'h6 >> { \DUT.wradr [1], _11_ };
  assign _06_ = 8'h78 >> { \DUT.wradr [2:1], _11_ };
  assign _07_ = 16'h7f80 >> { \DUT.wradr [3:1], _11_ };
  assign \DUT.rden_int  = 32'd682273450 >> { _08_, _12_, \DUT.wradr [0], \DUT.rdadr [0], ren };
  assign _12_ = 16'h9009 >> { \DUT.rdadr [2], \DUT.wradr [2], \DUT.wradr [3], \DUT.rdadr [3] };
  assign _00_ = 4'h6 >> { \DUT.rdadr [0], \DUT.rden_int  };
  assign _01_ = 8'h78 >> { \DUT.rdadr [1:0], \DUT.rden_int  };
  assign _02_ = 16'h7f80 >> { \DUT.rdadr [2], \DUT.rdadr [0], \DUT.rdadr [1], \DUT.rden_int  };
  assign _03_ = 32'd2147450880 >> { \DUT.rdadr [3], \DUT.rdadr [0], \DUT.rdadr [1], \DUT.rdadr [2], \DUT.rden_int  };
  (* module_not_derived = 32'd1 *)
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:68|./my_lib/ff_techmap.v:9" *)
  DFF _29_ (
    .D(_04_),
    .Q(\DUT.wradr [0]),
    .clk(clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:68|./my_lib/ff_techmap.v:9" *)
  DFF _30_ (
    .D(_05_),
    .Q(\DUT.wradr [1]),
    .clk(clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:68|./my_lib/ff_techmap.v:9" *)
  DFF _31_ (
    .D(_06_),
    .Q(\DUT.wradr [2]),
    .clk(clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:68|./my_lib/ff_techmap.v:9" *)
  DFF _32_ (
    .D(_07_),
    .Q(\DUT.wradr [3]),
    .clk(clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:75|./my_lib/ff_techmap.v:9" *)
  DFF _33_ (
    .D(_00_),
    .Q(\DUT.rdadr [0]),
    .clk(clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:75|./my_lib/ff_techmap.v:9" *)
  DFF _34_ (
    .D(_01_),
    .Q(\DUT.rdadr [1]),
    .clk(clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:75|./my_lib/ff_techmap.v:9" *)
  DFF _35_ (
    .D(_02_),
    .Q(\DUT.rdadr [2]),
    .clk(clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./Verilog_netlists/2clock_fifo.v:8|./Verilog_netlists/2clock_fifo.v:75|./my_lib/ff_techmap.v:9" *)
  DFF _36_ (
    .D(_03_),
    .Q(\DUT.rdadr [3]),
    .clk(clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./my_lib/brams_map.v:11" *)
  dpram \DUT.ram.0.0.0  (
    .clk(clk),
    .d_in({ 24'h000000, datain }),
    .d_out({ _13_[31:8], dataout }),
    .raddr({ 6'h00, \DUT.rdadr  }),
    .ren(\DUT.rden_int ),
    .waddr({ 6'h00, \DUT.wradr  }),
    .wen(\DUT.wren_int )
  );
  assign _13_[7:0] = dataout;
endmodule
