Loading plugins phase: Elapsed time ==> 0s.201ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Caleb Cotter\Documents\GitHub\3HC\3HC_Firmware\3HC_Firmware_0_1.cydsn\3HC_Firmware_0_1.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Caleb Cotter\Documents\GitHub\3HC\3HC_Firmware\3HC_Firmware_0_1.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.064ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.083ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  3HC_Firmware_0_1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Caleb Cotter\Documents\GitHub\3HC\3HC_Firmware\3HC_Firmware_0_1.cydsn\3HC_Firmware_0_1.cyprj -dcpsoc3 3HC_Firmware_0_1.v -verilog
======================================================================

======================================================================
Compiling:  3HC_Firmware_0_1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Caleb Cotter\Documents\GitHub\3HC\3HC_Firmware\3HC_Firmware_0_1.cydsn\3HC_Firmware_0_1.cyprj -dcpsoc3 3HC_Firmware_0_1.v -verilog
======================================================================

======================================================================
Compiling:  3HC_Firmware_0_1.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Caleb Cotter\Documents\GitHub\3HC\3HC_Firmware\3HC_Firmware_0_1.cydsn\3HC_Firmware_0_1.cyprj -dcpsoc3 -verilog 3HC_Firmware_0_1.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Feb 12 21:46:21 2020


======================================================================
Compiling:  3HC_Firmware_0_1.v
Program  :   vpp
Options  :    -yv2 -q10 3HC_Firmware_0_1.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Feb 12 21:46:21 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file '3HC_Firmware_0_1.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  3HC_Firmware_0_1.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Caleb Cotter\Documents\GitHub\3HC\3HC_Firmware\3HC_Firmware_0_1.cydsn\3HC_Firmware_0_1.cyprj -dcpsoc3 -verilog 3HC_Firmware_0_1.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Feb 12 21:46:21 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Caleb Cotter\Documents\GitHub\3HC\3HC_Firmware\3HC_Firmware_0_1.cydsn\codegentemp\3HC_Firmware_0_1.ctl'.
Linking 'C:\Users\Caleb Cotter\Documents\GitHub\3HC\3HC_Firmware\3HC_Firmware_0_1.cydsn\codegentemp\3HC_Firmware_0_1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  3HC_Firmware_0_1.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Caleb Cotter\Documents\GitHub\3HC\3HC_Firmware\3HC_Firmware_0_1.cydsn\3HC_Firmware_0_1.cyprj -dcpsoc3 -verilog 3HC_Firmware_0_1.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Feb 12 21:46:23 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Caleb Cotter\Documents\GitHub\3HC\3HC_Firmware\3HC_Firmware_0_1.cydsn\codegentemp\3HC_Firmware_0_1.ctl'.
Linking 'C:\Users\Caleb Cotter\Documents\GitHub\3HC\3HC_Firmware\3HC_Firmware_0_1.cydsn\codegentemp\3HC_Firmware_0_1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\QuadDec:Net_1129\
	\QuadDec:Cnt16:Net_82\
	\QuadDec:Cnt16:Net_95\
	\QuadDec:Cnt16:Net_91\
	\QuadDec:Cnt16:Net_102\
	\QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_31
	\X_PWM:PWMUDB:km_run\
	\X_PWM:PWMUDB:ctrl_cmpmode2_2\
	\X_PWM:PWMUDB:ctrl_cmpmode2_1\
	\X_PWM:PWMUDB:ctrl_cmpmode2_0\
	\X_PWM:PWMUDB:ctrl_cmpmode1_2\
	\X_PWM:PWMUDB:ctrl_cmpmode1_1\
	\X_PWM:PWMUDB:ctrl_cmpmode1_0\
	\X_PWM:PWMUDB:capt_rising\
	\X_PWM:PWMUDB:capt_falling\
	\X_PWM:PWMUDB:trig_rise\
	\X_PWM:PWMUDB:trig_fall\
	\X_PWM:PWMUDB:sc_kill\
	\X_PWM:PWMUDB:min_kill\
	\X_PWM:PWMUDB:km_tc\
	\X_PWM:PWMUDB:db_tc\
	\X_PWM:PWMUDB:dith_sel\
	\X_PWM:PWMUDB:compare2\
	\X_PWM:Net_101\
	Net_99
	Net_100
	\X_PWM:PWMUDB:MODULE_1:b_31\
	\X_PWM:PWMUDB:MODULE_1:b_30\
	\X_PWM:PWMUDB:MODULE_1:b_29\
	\X_PWM:PWMUDB:MODULE_1:b_28\
	\X_PWM:PWMUDB:MODULE_1:b_27\
	\X_PWM:PWMUDB:MODULE_1:b_26\
	\X_PWM:PWMUDB:MODULE_1:b_25\
	\X_PWM:PWMUDB:MODULE_1:b_24\
	\X_PWM:PWMUDB:MODULE_1:b_23\
	\X_PWM:PWMUDB:MODULE_1:b_22\
	\X_PWM:PWMUDB:MODULE_1:b_21\
	\X_PWM:PWMUDB:MODULE_1:b_20\
	\X_PWM:PWMUDB:MODULE_1:b_19\
	\X_PWM:PWMUDB:MODULE_1:b_18\
	\X_PWM:PWMUDB:MODULE_1:b_17\
	\X_PWM:PWMUDB:MODULE_1:b_16\
	\X_PWM:PWMUDB:MODULE_1:b_15\
	\X_PWM:PWMUDB:MODULE_1:b_14\
	\X_PWM:PWMUDB:MODULE_1:b_13\
	\X_PWM:PWMUDB:MODULE_1:b_12\
	\X_PWM:PWMUDB:MODULE_1:b_11\
	\X_PWM:PWMUDB:MODULE_1:b_10\
	\X_PWM:PWMUDB:MODULE_1:b_9\
	\X_PWM:PWMUDB:MODULE_1:b_8\
	\X_PWM:PWMUDB:MODULE_1:b_7\
	\X_PWM:PWMUDB:MODULE_1:b_6\
	\X_PWM:PWMUDB:MODULE_1:b_5\
	\X_PWM:PWMUDB:MODULE_1:b_4\
	\X_PWM:PWMUDB:MODULE_1:b_3\
	\X_PWM:PWMUDB:MODULE_1:b_2\
	\X_PWM:PWMUDB:MODULE_1:b_1\
	\X_PWM:PWMUDB:MODULE_1:b_0\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_101
	Net_98
	\X_PWM:Net_113\
	\X_PWM:Net_107\
	\X_PWM:Net_114\
	\I2C_Module:udb_clk\
	Net_61
	\I2C_Module:Net_973\
	Net_62
	\I2C_Module:Net_974\
	\I2C_Module:timeout_clk\
	Net_67
	\I2C_Module:Net_975\
	Net_65
	Net_66
	Net_118
	Net_119
	Net_120
	Net_122
	Net_123
	Net_124
	Net_125
	\Y_PWM:PWMUDB:km_run\
	\Y_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Y_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Y_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Y_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Y_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Y_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Y_PWM:PWMUDB:capt_rising\
	\Y_PWM:PWMUDB:capt_falling\
	\Y_PWM:PWMUDB:trig_rise\
	\Y_PWM:PWMUDB:trig_fall\
	\Y_PWM:PWMUDB:sc_kill\
	\Y_PWM:PWMUDB:min_kill\
	\Y_PWM:PWMUDB:km_tc\
	\Y_PWM:PWMUDB:db_tc\
	\Y_PWM:PWMUDB:dith_sel\
	\Y_PWM:PWMUDB:compare2\
	\Y_PWM:Net_101\
	Net_268
	Net_269
	\Y_PWM:PWMUDB:MODULE_2:b_31\
	\Y_PWM:PWMUDB:MODULE_2:b_30\
	\Y_PWM:PWMUDB:MODULE_2:b_29\
	\Y_PWM:PWMUDB:MODULE_2:b_28\
	\Y_PWM:PWMUDB:MODULE_2:b_27\
	\Y_PWM:PWMUDB:MODULE_2:b_26\
	\Y_PWM:PWMUDB:MODULE_2:b_25\
	\Y_PWM:PWMUDB:MODULE_2:b_24\
	\Y_PWM:PWMUDB:MODULE_2:b_23\
	\Y_PWM:PWMUDB:MODULE_2:b_22\
	\Y_PWM:PWMUDB:MODULE_2:b_21\
	\Y_PWM:PWMUDB:MODULE_2:b_20\
	\Y_PWM:PWMUDB:MODULE_2:b_19\
	\Y_PWM:PWMUDB:MODULE_2:b_18\
	\Y_PWM:PWMUDB:MODULE_2:b_17\
	\Y_PWM:PWMUDB:MODULE_2:b_16\
	\Y_PWM:PWMUDB:MODULE_2:b_15\
	\Y_PWM:PWMUDB:MODULE_2:b_14\
	\Y_PWM:PWMUDB:MODULE_2:b_13\
	\Y_PWM:PWMUDB:MODULE_2:b_12\
	\Y_PWM:PWMUDB:MODULE_2:b_11\
	\Y_PWM:PWMUDB:MODULE_2:b_10\
	\Y_PWM:PWMUDB:MODULE_2:b_9\
	\Y_PWM:PWMUDB:MODULE_2:b_8\
	\Y_PWM:PWMUDB:MODULE_2:b_7\
	\Y_PWM:PWMUDB:MODULE_2:b_6\
	\Y_PWM:PWMUDB:MODULE_2:b_5\
	\Y_PWM:PWMUDB:MODULE_2:b_4\
	\Y_PWM:PWMUDB:MODULE_2:b_3\
	\Y_PWM:PWMUDB:MODULE_2:b_2\
	\Y_PWM:PWMUDB:MODULE_2:b_1\
	\Y_PWM:PWMUDB:MODULE_2:b_0\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:a_31\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:a_30\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:a_29\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:a_28\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:a_27\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:a_26\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:a_25\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:a_24\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_31\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_30\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_29\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_28\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_27\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_26\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_25\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_24\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_23\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_22\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_21\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_20\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_19\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_18\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_17\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_16\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_15\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_14\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_13\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_12\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_11\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_10\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_9\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_8\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_7\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_6\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_5\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_4\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_3\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_2\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_1\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:b_0\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_31\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_30\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_29\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_28\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_27\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_26\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_25\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_24\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_23\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_22\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_21\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_20\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_19\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_18\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_17\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_16\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_15\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_14\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_13\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_12\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_11\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_10\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_9\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_8\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_7\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_6\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_5\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_4\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_3\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_2\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_270
	Net_267
	\Y_PWM:Net_113\
	\Y_PWM:Net_107\
	\Y_PWM:Net_114\
	\Z_PWM:PWMUDB:km_run\
	\Z_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Z_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Z_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Z_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Z_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Z_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Z_PWM:PWMUDB:capt_rising\
	\Z_PWM:PWMUDB:capt_falling\
	\Z_PWM:PWMUDB:trig_rise\
	\Z_PWM:PWMUDB:trig_fall\
	\Z_PWM:PWMUDB:sc_kill\
	\Z_PWM:PWMUDB:min_kill\
	\Z_PWM:PWMUDB:km_tc\
	\Z_PWM:PWMUDB:db_tc\
	\Z_PWM:PWMUDB:dith_sel\
	\Z_PWM:PWMUDB:compare2\
	\Z_PWM:Net_101\
	Net_294
	Net_295
	\Z_PWM:PWMUDB:MODULE_3:b_31\
	\Z_PWM:PWMUDB:MODULE_3:b_30\
	\Z_PWM:PWMUDB:MODULE_3:b_29\
	\Z_PWM:PWMUDB:MODULE_3:b_28\
	\Z_PWM:PWMUDB:MODULE_3:b_27\
	\Z_PWM:PWMUDB:MODULE_3:b_26\
	\Z_PWM:PWMUDB:MODULE_3:b_25\
	\Z_PWM:PWMUDB:MODULE_3:b_24\
	\Z_PWM:PWMUDB:MODULE_3:b_23\
	\Z_PWM:PWMUDB:MODULE_3:b_22\
	\Z_PWM:PWMUDB:MODULE_3:b_21\
	\Z_PWM:PWMUDB:MODULE_3:b_20\
	\Z_PWM:PWMUDB:MODULE_3:b_19\
	\Z_PWM:PWMUDB:MODULE_3:b_18\
	\Z_PWM:PWMUDB:MODULE_3:b_17\
	\Z_PWM:PWMUDB:MODULE_3:b_16\
	\Z_PWM:PWMUDB:MODULE_3:b_15\
	\Z_PWM:PWMUDB:MODULE_3:b_14\
	\Z_PWM:PWMUDB:MODULE_3:b_13\
	\Z_PWM:PWMUDB:MODULE_3:b_12\
	\Z_PWM:PWMUDB:MODULE_3:b_11\
	\Z_PWM:PWMUDB:MODULE_3:b_10\
	\Z_PWM:PWMUDB:MODULE_3:b_9\
	\Z_PWM:PWMUDB:MODULE_3:b_8\
	\Z_PWM:PWMUDB:MODULE_3:b_7\
	\Z_PWM:PWMUDB:MODULE_3:b_6\
	\Z_PWM:PWMUDB:MODULE_3:b_5\
	\Z_PWM:PWMUDB:MODULE_3:b_4\
	\Z_PWM:PWMUDB:MODULE_3:b_3\
	\Z_PWM:PWMUDB:MODULE_3:b_2\
	\Z_PWM:PWMUDB:MODULE_3:b_1\
	\Z_PWM:PWMUDB:MODULE_3:b_0\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:a_31\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:a_30\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:a_29\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:a_28\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:a_27\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:a_26\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:a_25\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:a_24\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_31\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_30\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_29\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_28\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_27\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_26\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_25\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_24\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_23\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_22\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_21\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_20\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_19\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_18\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_17\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_16\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_15\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_14\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_13\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_12\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_11\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_10\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_9\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_8\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_7\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_6\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_5\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_4\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_3\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_2\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_1\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:b_0\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_31\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_30\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_29\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_28\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_27\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_26\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_25\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_24\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_23\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_22\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_21\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_20\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_19\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_18\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_17\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_16\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_15\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_14\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_13\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_12\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_11\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_10\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_9\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_8\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_7\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_6\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_5\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_4\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_3\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_2\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_296
	Net_293
	\Z_PWM:Net_113\
	\Z_PWM:Net_107\
	\Z_PWM:Net_114\
	Net_313
	Net_315
	Net_316
	Net_317
	Net_318

    Synthesized names
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\X_PWM:PWMUDB:add_vi_vv_MODGEN_1_2\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_31\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_30\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_29\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_28\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_27\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_26\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_25\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_24\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_23\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_22\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_21\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_20\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_19\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_18\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_17\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_16\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_15\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_14\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_13\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_12\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_11\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_10\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_9\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_8\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_7\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_6\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_5\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_4\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_3\
	\Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_2\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_31\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_30\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_29\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_28\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_27\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_26\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_25\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_24\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_23\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_22\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_21\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_20\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_19\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_18\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_17\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_16\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_15\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_14\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_13\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_12\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_11\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_10\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_9\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_8\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_7\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_6\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_5\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_4\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_3\
	\Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 433 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing \QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:underflow\ to \QuadDec:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec:Cnt16:CounterUDB:tc_i\ to \QuadDec:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec:bQuadDec:status_4\ to zero
Aliasing \QuadDec:bQuadDec:status_5\ to zero
Aliasing \QuadDec:bQuadDec:status_6\ to zero
Aliasing \QuadDec:Net_1229\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__QUAD_A_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__QUAD_B_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_12 to zero
Aliasing \UpdateTimer_UI:Net_260\ to zero
Aliasing \UpdateTimer_UI:Net_102\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__SCL_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \X_PWM:PWMUDB:hwCapture\ to zero
Aliasing \X_PWM:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \X_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \X_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \X_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \X_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \X_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \X_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \X_PWM:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \X_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \X_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \X_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \X_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \X_PWM:PWMUDB:reset\ to zero
Aliasing \X_PWM:PWMUDB:status_6\ to zero
Aliasing \X_PWM:PWMUDB:status_4\ to zero
Aliasing \X_PWM:PWMUDB:cmp2\ to zero
Aliasing \X_PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \X_PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \X_PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \X_PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \X_PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \X_PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \X_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \X_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \X_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Encoder_Button_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \I2C_Module:Net_969\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \I2C_Module:Net_968\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__SDA_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Output_Enable:clk\ to zero
Aliasing \Output_Enable:rst\ to zero
Aliasing tmpOE__X_PWM_OUT_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Y_PWM:PWMUDB:hwCapture\ to zero
Aliasing \Y_PWM:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Y_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Y_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Y_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Y_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Y_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Y_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Y_PWM:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Y_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Y_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Y_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Y_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Y_PWM:PWMUDB:reset\ to zero
Aliasing \Y_PWM:PWMUDB:status_6\ to zero
Aliasing \Y_PWM:PWMUDB:status_4\ to zero
Aliasing \Y_PWM:PWMUDB:cmp2\ to zero
Aliasing \Y_PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Y_PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Y_PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Y_PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Y_PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Y_PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Y_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \Y_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \Y_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Y_PWM_OUT_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Z_PWM:PWMUDB:hwCapture\ to zero
Aliasing \Z_PWM:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Z_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Z_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Z_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Z_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Z_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Z_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Z_PWM:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Z_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Z_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Z_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Z_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Z_PWM:PWMUDB:reset\ to zero
Aliasing \Z_PWM:PWMUDB:status_6\ to zero
Aliasing \Z_PWM:PWMUDB:status_4\ to zero
Aliasing \Z_PWM:PWMUDB:cmp2\ to zero
Aliasing \Z_PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Z_PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Z_PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Z_PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Z_PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Z_PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Z_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \Z_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \Z_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Z_PWM_OUT_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__X_DIR_OUT_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \XYZ_Direction_Select:clk\ to zero
Aliasing \XYZ_Direction_Select:rst\ to zero
Aliasing tmpOE__Y_DIR_OUT_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Z_DIR_OUT_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \QuadDec:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \X_PWM:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \X_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \X_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \X_PWM:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \X_PWM:PWMUDB:prevCompare1\\D\ to \X_PWM:PWMUDB:pwm_temp\
Aliasing \X_PWM:PWMUDB:tc_i_reg\\D\ to \X_PWM:PWMUDB:status_2\
Aliasing \Y_PWM:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Y_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \Y_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \Y_PWM:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Y_PWM:PWMUDB:prevCompare1\\D\ to \Y_PWM:PWMUDB:pwm_temp\
Aliasing \Y_PWM:PWMUDB:tc_i_reg\\D\ to \Y_PWM:PWMUDB:status_2\
Aliasing \Z_PWM:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Z_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \Z_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \Z_PWM:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Z_PWM:PWMUDB:prevCompare1\\D\ to \Z_PWM:PWMUDB:pwm_temp\
Aliasing \Z_PWM:PWMUDB:tc_i_reg\\D\ to \Z_PWM:PWMUDB:status_2\
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire \QuadDec:Net_1275\[30] = \QuadDec:Cnt16:Net_49\[31]
Removing Rhs of wire \QuadDec:Net_1275\[30] = \QuadDec:Cnt16:CounterUDB:tc_reg_i\[88]
Removing Lhs of wire \QuadDec:Cnt16:Net_89\[33] = \QuadDec:Net_1251\[34]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\[44] = zero[8]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\[45] = zero[8]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:ctrl_enable\[57] = \QuadDec:Cnt16:CounterUDB:control_7\[49]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:capt_rising\[59] = zero[8]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:capt_falling\[60] = \QuadDec:Cnt16:CounterUDB:prevCapture\[58]
Removing Rhs of wire \QuadDec:Net_1260\[64] = \QuadDec:bQuadDec:state_2\[202]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:final_enable\[66] = \QuadDec:Cnt16:CounterUDB:control_7\[49]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:counter_enable\[67] = \QuadDec:Cnt16:CounterUDB:control_7\[49]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_0\[68] = \QuadDec:Cnt16:CounterUDB:cmp_out_status\[69]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_1\[70] = \QuadDec:Cnt16:CounterUDB:per_zero\[71]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_2\[72] = \QuadDec:Cnt16:CounterUDB:overflow_status\[73]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_3\[74] = \QuadDec:Cnt16:CounterUDB:underflow_status\[75]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:status_4\[76] = \QuadDec:Cnt16:CounterUDB:hwCapture\[62]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_5\[77] = \QuadDec:Cnt16:CounterUDB:fifo_full\[78]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_6\[79] = \QuadDec:Cnt16:CounterUDB:fifo_nempty\[80]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:overflow\[82] = \QuadDec:Cnt16:CounterUDB:per_FF\[83]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:underflow\[84] = \QuadDec:Cnt16:CounterUDB:status_1\[70]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:tc_i\[87] = \QuadDec:Cnt16:CounterUDB:reload_tc\[65]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:cmp_out_i\[89] = \QuadDec:Cnt16:CounterUDB:cmp_equal\[90]
Removing Rhs of wire \QuadDec:Net_1264\[93] = \QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\[92]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:dp_dir\[97] = \QuadDec:Net_1251\[34]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:cs_addr_2\[98] = \QuadDec:Net_1251\[34]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:cs_addr_1\[99] = \QuadDec:Cnt16:CounterUDB:count_enable\[96]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:cs_addr_0\[100] = \QuadDec:Cnt16:CounterUDB:reload\[63]
Removing Lhs of wire \QuadDec:Net_1290\[177] = \QuadDec:Net_1275\[30]
Removing Lhs of wire \QuadDec:bQuadDec:index_filt\[200] = \QuadDec:Net_1232\[201]
Removing Lhs of wire \QuadDec:Net_1232\[201] = one[24]
Removing Rhs of wire \QuadDec:bQuadDec:error\[203] = \QuadDec:bQuadDec:state_3\[204]
Removing Lhs of wire \QuadDec:bQuadDec:status_0\[207] = \QuadDec:Net_530\[208]
Removing Lhs of wire \QuadDec:bQuadDec:status_1\[209] = \QuadDec:Net_611\[210]
Removing Lhs of wire \QuadDec:bQuadDec:status_2\[211] = \QuadDec:Net_1260\[64]
Removing Lhs of wire \QuadDec:bQuadDec:status_3\[212] = \QuadDec:bQuadDec:error\[203]
Removing Lhs of wire \QuadDec:bQuadDec:status_4\[213] = zero[8]
Removing Lhs of wire \QuadDec:bQuadDec:status_5\[214] = zero[8]
Removing Lhs of wire \QuadDec:bQuadDec:status_6\[215] = zero[8]
Removing Lhs of wire \QuadDec:Net_1229\[219] = one[24]
Removing Lhs of wire \QuadDec:Net_1272\[220] = \QuadDec:Net_1264\[93]
Removing Lhs of wire tmpOE__QUAD_A_net_0[223] = one[24]
Removing Lhs of wire tmpOE__QUAD_B_net_0[228] = one[24]
Removing Rhs of wire Net_27[234] = \UpdateTimer_UI:Net_51\[241]
Removing Lhs of wire Net_12[237] = zero[8]
Removing Lhs of wire \UpdateTimer_UI:Net_260\[239] = zero[8]
Removing Lhs of wire \UpdateTimer_UI:Net_266\[240] = one[24]
Removing Lhs of wire \UpdateTimer_UI:Net_102\[245] = one[24]
Removing Lhs of wire tmpOE__SCL_net_0[249] = one[24]
Removing Lhs of wire \X_PWM:PWMUDB:ctrl_enable\[267] = \X_PWM:PWMUDB:control_7\[259]
Removing Lhs of wire \X_PWM:PWMUDB:hwCapture\[277] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:hwEnable\[278] = \X_PWM:PWMUDB:control_7\[259]
Removing Lhs of wire \X_PWM:PWMUDB:trig_out\[282] = one[24]
Removing Lhs of wire \X_PWM:PWMUDB:runmode_enable\\R\[284] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:runmode_enable\\S\[285] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:final_enable\[286] = \X_PWM:PWMUDB:runmode_enable\[283]
Removing Lhs of wire \X_PWM:PWMUDB:ltch_kill_reg\\R\[290] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:ltch_kill_reg\\S\[291] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:min_kill_reg\\R\[292] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:min_kill_reg\\S\[293] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:final_kill\[296] = one[24]
Removing Lhs of wire \X_PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[300] = \X_PWM:PWMUDB:MODULE_1:g2:a0:s_1\[588]
Removing Lhs of wire \X_PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[302] = \X_PWM:PWMUDB:MODULE_1:g2:a0:s_0\[589]
Removing Lhs of wire \X_PWM:PWMUDB:dith_count_1\\R\[303] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:dith_count_1\\S\[304] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:dith_count_0\\R\[305] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:dith_count_0\\S\[306] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:reset\[309] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:status_6\[310] = zero[8]
Removing Rhs of wire \X_PWM:PWMUDB:status_5\[311] = \X_PWM:PWMUDB:final_kill_reg\[325]
Removing Lhs of wire \X_PWM:PWMUDB:status_4\[312] = zero[8]
Removing Rhs of wire \X_PWM:PWMUDB:status_3\[313] = \X_PWM:PWMUDB:fifo_full\[332]
Removing Rhs of wire \X_PWM:PWMUDB:status_1\[315] = \X_PWM:PWMUDB:cmp2_status_reg\[324]
Removing Rhs of wire \X_PWM:PWMUDB:status_0\[316] = \X_PWM:PWMUDB:cmp1_status_reg\[323]
Removing Lhs of wire \X_PWM:PWMUDB:cmp2_status\[321] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:cmp2\[322] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:cmp1_status_reg\\R\[326] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:cmp1_status_reg\\S\[327] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:cmp2_status_reg\\R\[328] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:cmp2_status_reg\\S\[329] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:final_kill_reg\\R\[330] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:final_kill_reg\\S\[331] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:cs_addr_2\[333] = \X_PWM:PWMUDB:tc_i\[288]
Removing Lhs of wire \X_PWM:PWMUDB:cs_addr_1\[334] = \X_PWM:PWMUDB:runmode_enable\[283]
Removing Lhs of wire \X_PWM:PWMUDB:cs_addr_0\[335] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:compare1\[416] = \X_PWM:PWMUDB:cmp1_less\[387]
Removing Lhs of wire \X_PWM:PWMUDB:pwm1_i\[421] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:pwm2_i\[423] = zero[8]
Removing Rhs of wire \X_PWM:Net_96\[426] = \X_PWM:PWMUDB:pwm_i_reg\[418]
Removing Lhs of wire \X_PWM:PWMUDB:pwm_temp\[429] = \X_PWM:PWMUDB:cmp1\[319]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_23\[470] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_22\[471] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_21\[472] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_20\[473] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_19\[474] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_18\[475] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_17\[476] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_16\[477] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_15\[478] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_14\[479] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_13\[480] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_12\[481] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_11\[482] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_10\[483] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_9\[484] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_8\[485] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_7\[486] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_6\[487] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_5\[488] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_4\[489] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_3\[490] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_2\[491] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_1\[492] = \X_PWM:PWMUDB:MODIN1_1\[493]
Removing Lhs of wire \X_PWM:PWMUDB:MODIN1_1\[493] = \X_PWM:PWMUDB:dith_count_1\[299]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:a_0\[494] = \X_PWM:PWMUDB:MODIN1_0\[495]
Removing Lhs of wire \X_PWM:PWMUDB:MODIN1_0\[495] = \X_PWM:PWMUDB:dith_count_0\[301]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[627] = one[24]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[628] = one[24]
Removing Rhs of wire Net_307[629] = \X_PWM:Net_96\[426]
Removing Lhs of wire tmpOE__Encoder_Button_net_0[636] = one[24]
Removing Rhs of wire \I2C_Module:sda_x_wire\[641] = \I2C_Module:Net_643_1\[642]
Removing Rhs of wire \I2C_Module:Net_697\[644] = \I2C_Module:Net_643_2\[650]
Removing Rhs of wire \I2C_Module:Net_1109_0\[647] = \I2C_Module:scl_yfb\[660]
Removing Rhs of wire \I2C_Module:Net_1109_1\[648] = \I2C_Module:sda_yfb\[661]
Removing Lhs of wire \I2C_Module:scl_x_wire\[651] = \I2C_Module:Net_643_0\[649]
Removing Lhs of wire \I2C_Module:Net_969\[652] = one[24]
Removing Lhs of wire \I2C_Module:Net_968\[653] = one[24]
Removing Lhs of wire \I2C_Module:tmpOE__Bufoe_scl_net_0\[663] = one[24]
Removing Lhs of wire \I2C_Module:tmpOE__Bufoe_sda_net_0\[665] = one[24]
Removing Lhs of wire tmpOE__SDA_net_0[673] = one[24]
Removing Rhs of wire Net_308[678] = \Output_Enable:control_out_0\[681]
Removing Rhs of wire Net_308[678] = \Output_Enable:control_0\[704]
Removing Lhs of wire \Output_Enable:clk\[679] = zero[8]
Removing Lhs of wire \Output_Enable:rst\[680] = zero[8]
Removing Lhs of wire tmpOE__X_PWM_OUT_net_0[706] = one[24]
Removing Rhs of wire Net_115[712] = \Y_PWM:Net_96\[885]
Removing Rhs of wire Net_115[712] = \Y_PWM:PWMUDB:pwm_i_reg\[877]
Removing Lhs of wire \Y_PWM:PWMUDB:ctrl_enable\[726] = \Y_PWM:PWMUDB:control_7\[718]
Removing Lhs of wire \Y_PWM:PWMUDB:hwCapture\[736] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:hwEnable\[737] = \Y_PWM:PWMUDB:control_7\[718]
Removing Lhs of wire \Y_PWM:PWMUDB:trig_out\[741] = one[24]
Removing Lhs of wire \Y_PWM:PWMUDB:runmode_enable\\R\[743] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:runmode_enable\\S\[744] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:final_enable\[745] = \Y_PWM:PWMUDB:runmode_enable\[742]
Removing Lhs of wire \Y_PWM:PWMUDB:ltch_kill_reg\\R\[749] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:ltch_kill_reg\\S\[750] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:min_kill_reg\\R\[751] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:min_kill_reg\\S\[752] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:final_kill\[755] = one[24]
Removing Lhs of wire \Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_1\[759] = \Y_PWM:PWMUDB:MODULE_2:g2:a0:s_1\[1047]
Removing Lhs of wire \Y_PWM:PWMUDB:add_vi_vv_MODGEN_2_0\[761] = \Y_PWM:PWMUDB:MODULE_2:g2:a0:s_0\[1048]
Removing Lhs of wire \Y_PWM:PWMUDB:dith_count_1\\R\[762] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:dith_count_1\\S\[763] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:dith_count_0\\R\[764] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:dith_count_0\\S\[765] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:reset\[768] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:status_6\[769] = zero[8]
Removing Rhs of wire \Y_PWM:PWMUDB:status_5\[770] = \Y_PWM:PWMUDB:final_kill_reg\[784]
Removing Lhs of wire \Y_PWM:PWMUDB:status_4\[771] = zero[8]
Removing Rhs of wire \Y_PWM:PWMUDB:status_3\[772] = \Y_PWM:PWMUDB:fifo_full\[791]
Removing Rhs of wire \Y_PWM:PWMUDB:status_1\[774] = \Y_PWM:PWMUDB:cmp2_status_reg\[783]
Removing Rhs of wire \Y_PWM:PWMUDB:status_0\[775] = \Y_PWM:PWMUDB:cmp1_status_reg\[782]
Removing Lhs of wire \Y_PWM:PWMUDB:cmp2_status\[780] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:cmp2\[781] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:cmp1_status_reg\\R\[785] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:cmp1_status_reg\\S\[786] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:cmp2_status_reg\\R\[787] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:cmp2_status_reg\\S\[788] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:final_kill_reg\\R\[789] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:final_kill_reg\\S\[790] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:cs_addr_2\[792] = \Y_PWM:PWMUDB:tc_i\[747]
Removing Lhs of wire \Y_PWM:PWMUDB:cs_addr_1\[793] = \Y_PWM:PWMUDB:runmode_enable\[742]
Removing Lhs of wire \Y_PWM:PWMUDB:cs_addr_0\[794] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:compare1\[875] = \Y_PWM:PWMUDB:cmp1_less\[846]
Removing Lhs of wire \Y_PWM:PWMUDB:pwm1_i\[880] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:pwm2_i\[882] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:pwm_temp\[888] = \Y_PWM:PWMUDB:cmp1\[778]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_23\[929] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_22\[930] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_21\[931] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_20\[932] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_19\[933] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_18\[934] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_17\[935] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_16\[936] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_15\[937] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_14\[938] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_13\[939] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_12\[940] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_11\[941] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_10\[942] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_9\[943] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_8\[944] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_7\[945] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_6\[946] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_5\[947] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_4\[948] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_3\[949] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_2\[950] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_1\[951] = \Y_PWM:PWMUDB:MODIN2_1\[952]
Removing Lhs of wire \Y_PWM:PWMUDB:MODIN2_1\[952] = \Y_PWM:PWMUDB:dith_count_1\[758]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:a_0\[953] = \Y_PWM:PWMUDB:MODIN2_0\[954]
Removing Lhs of wire \Y_PWM:PWMUDB:MODIN2_0\[954] = \Y_PWM:PWMUDB:dith_count_0\[760]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1086] = one[24]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1087] = one[24]
Removing Lhs of wire tmpOE__Y_PWM_OUT_net_0[1094] = one[24]
Removing Rhs of wire Net_198[1100] = \Z_PWM:Net_96\[1273]
Removing Rhs of wire Net_198[1100] = \Z_PWM:PWMUDB:pwm_i_reg\[1265]
Removing Lhs of wire \Z_PWM:PWMUDB:ctrl_enable\[1114] = \Z_PWM:PWMUDB:control_7\[1106]
Removing Lhs of wire \Z_PWM:PWMUDB:hwCapture\[1124] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:hwEnable\[1125] = \Z_PWM:PWMUDB:control_7\[1106]
Removing Lhs of wire \Z_PWM:PWMUDB:trig_out\[1129] = one[24]
Removing Lhs of wire \Z_PWM:PWMUDB:runmode_enable\\R\[1131] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:runmode_enable\\S\[1132] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:final_enable\[1133] = \Z_PWM:PWMUDB:runmode_enable\[1130]
Removing Lhs of wire \Z_PWM:PWMUDB:ltch_kill_reg\\R\[1137] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:ltch_kill_reg\\S\[1138] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:min_kill_reg\\R\[1139] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:min_kill_reg\\S\[1140] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:final_kill\[1143] = one[24]
Removing Lhs of wire \Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_1\[1147] = \Z_PWM:PWMUDB:MODULE_3:g2:a0:s_1\[1435]
Removing Lhs of wire \Z_PWM:PWMUDB:add_vi_vv_MODGEN_3_0\[1149] = \Z_PWM:PWMUDB:MODULE_3:g2:a0:s_0\[1436]
Removing Lhs of wire \Z_PWM:PWMUDB:dith_count_1\\R\[1150] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:dith_count_1\\S\[1151] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:dith_count_0\\R\[1152] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:dith_count_0\\S\[1153] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:reset\[1156] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:status_6\[1157] = zero[8]
Removing Rhs of wire \Z_PWM:PWMUDB:status_5\[1158] = \Z_PWM:PWMUDB:final_kill_reg\[1172]
Removing Lhs of wire \Z_PWM:PWMUDB:status_4\[1159] = zero[8]
Removing Rhs of wire \Z_PWM:PWMUDB:status_3\[1160] = \Z_PWM:PWMUDB:fifo_full\[1179]
Removing Rhs of wire \Z_PWM:PWMUDB:status_1\[1162] = \Z_PWM:PWMUDB:cmp2_status_reg\[1171]
Removing Rhs of wire \Z_PWM:PWMUDB:status_0\[1163] = \Z_PWM:PWMUDB:cmp1_status_reg\[1170]
Removing Lhs of wire \Z_PWM:PWMUDB:cmp2_status\[1168] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:cmp2\[1169] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:cmp1_status_reg\\R\[1173] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:cmp1_status_reg\\S\[1174] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:cmp2_status_reg\\R\[1175] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:cmp2_status_reg\\S\[1176] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:final_kill_reg\\R\[1177] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:final_kill_reg\\S\[1178] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:cs_addr_2\[1180] = \Z_PWM:PWMUDB:tc_i\[1135]
Removing Lhs of wire \Z_PWM:PWMUDB:cs_addr_1\[1181] = \Z_PWM:PWMUDB:runmode_enable\[1130]
Removing Lhs of wire \Z_PWM:PWMUDB:cs_addr_0\[1182] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:compare1\[1263] = \Z_PWM:PWMUDB:cmp1_less\[1234]
Removing Lhs of wire \Z_PWM:PWMUDB:pwm1_i\[1268] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:pwm2_i\[1270] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:pwm_temp\[1276] = \Z_PWM:PWMUDB:cmp1\[1166]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_23\[1317] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_22\[1318] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_21\[1319] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_20\[1320] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_19\[1321] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_18\[1322] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_17\[1323] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_16\[1324] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_15\[1325] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_14\[1326] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_13\[1327] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_12\[1328] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_11\[1329] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_10\[1330] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_9\[1331] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_8\[1332] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_7\[1333] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_6\[1334] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_5\[1335] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_4\[1336] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_3\[1337] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_2\[1338] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_1\[1339] = \Z_PWM:PWMUDB:MODIN3_1\[1340]
Removing Lhs of wire \Z_PWM:PWMUDB:MODIN3_1\[1340] = \Z_PWM:PWMUDB:dith_count_1\[1146]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:a_0\[1341] = \Z_PWM:PWMUDB:MODIN3_0\[1342]
Removing Lhs of wire \Z_PWM:PWMUDB:MODIN3_0\[1342] = \Z_PWM:PWMUDB:dith_count_0\[1148]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1474] = one[24]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1475] = one[24]
Removing Lhs of wire tmpOE__Z_PWM_OUT_net_0[1482] = one[24]
Removing Lhs of wire tmpOE__X_DIR_OUT_net_0[1488] = one[24]
Removing Rhs of wire Net_314[1489] = \XYZ_Direction_Select:control_out_0\[1496]
Removing Rhs of wire Net_314[1489] = \XYZ_Direction_Select:control_0\[1519]
Removing Lhs of wire \XYZ_Direction_Select:clk\[1494] = zero[8]
Removing Lhs of wire \XYZ_Direction_Select:rst\[1495] = zero[8]
Removing Rhs of wire Net_311[1497] = \XYZ_Direction_Select:control_out_1\[1498]
Removing Rhs of wire Net_311[1497] = \XYZ_Direction_Select:control_1\[1518]
Removing Rhs of wire Net_312[1499] = \XYZ_Direction_Select:control_out_2\[1500]
Removing Rhs of wire Net_312[1499] = \XYZ_Direction_Select:control_2\[1517]
Removing Lhs of wire tmpOE__Y_DIR_OUT_net_0[1521] = one[24]
Removing Lhs of wire tmpOE__Z_DIR_OUT_net_0[1527] = one[24]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:prevCapture\\D\[1533] = zero[8]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\[1534] = \QuadDec:Cnt16:CounterUDB:overflow\[82]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\[1535] = \QuadDec:Cnt16:CounterUDB:status_1\[70]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\[1536] = \QuadDec:Cnt16:CounterUDB:reload_tc\[65]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:prevCompare\\D\[1537] = \QuadDec:Cnt16:CounterUDB:cmp_out_i\[89]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1538] = \QuadDec:Cnt16:CounterUDB:cmp_out_i\[89]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:count_stored_i\\D\[1539] = \QuadDec:Net_1203\[95]
Removing Lhs of wire \X_PWM:PWMUDB:min_kill_reg\\D\[1547] = one[24]
Removing Lhs of wire \X_PWM:PWMUDB:prevCapture\\D\[1548] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:trig_last\\D\[1549] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:ltch_kill_reg\\D\[1552] = one[24]
Removing Lhs of wire \X_PWM:PWMUDB:prevCompare1\\D\[1555] = \X_PWM:PWMUDB:cmp1\[319]
Removing Lhs of wire \X_PWM:PWMUDB:cmp1_status_reg\\D\[1556] = \X_PWM:PWMUDB:cmp1_status\[320]
Removing Lhs of wire \X_PWM:PWMUDB:cmp2_status_reg\\D\[1557] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:pwm_i_reg\\D\[1559] = \X_PWM:PWMUDB:pwm_i\[419]
Removing Lhs of wire \X_PWM:PWMUDB:pwm1_i_reg\\D\[1560] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:pwm2_i_reg\\D\[1561] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:tc_i_reg\\D\[1562] = \X_PWM:PWMUDB:status_2\[314]
Removing Lhs of wire \Y_PWM:PWMUDB:min_kill_reg\\D\[1563] = one[24]
Removing Lhs of wire \Y_PWM:PWMUDB:prevCapture\\D\[1564] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:trig_last\\D\[1565] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:ltch_kill_reg\\D\[1568] = one[24]
Removing Lhs of wire \Y_PWM:PWMUDB:prevCompare1\\D\[1571] = \Y_PWM:PWMUDB:cmp1\[778]
Removing Lhs of wire \Y_PWM:PWMUDB:cmp1_status_reg\\D\[1572] = \Y_PWM:PWMUDB:cmp1_status\[779]
Removing Lhs of wire \Y_PWM:PWMUDB:cmp2_status_reg\\D\[1573] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:pwm_i_reg\\D\[1575] = \Y_PWM:PWMUDB:pwm_i\[878]
Removing Lhs of wire \Y_PWM:PWMUDB:pwm1_i_reg\\D\[1576] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:pwm2_i_reg\\D\[1577] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:tc_i_reg\\D\[1578] = \Y_PWM:PWMUDB:status_2\[773]
Removing Lhs of wire \Z_PWM:PWMUDB:min_kill_reg\\D\[1579] = one[24]
Removing Lhs of wire \Z_PWM:PWMUDB:prevCapture\\D\[1580] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:trig_last\\D\[1581] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:ltch_kill_reg\\D\[1584] = one[24]
Removing Lhs of wire \Z_PWM:PWMUDB:prevCompare1\\D\[1587] = \Z_PWM:PWMUDB:cmp1\[1166]
Removing Lhs of wire \Z_PWM:PWMUDB:cmp1_status_reg\\D\[1588] = \Z_PWM:PWMUDB:cmp1_status\[1167]
Removing Lhs of wire \Z_PWM:PWMUDB:cmp2_status_reg\\D\[1589] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:pwm_i_reg\\D\[1591] = \Z_PWM:PWMUDB:pwm_i\[1266]
Removing Lhs of wire \Z_PWM:PWMUDB:pwm1_i_reg\\D\[1592] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:pwm2_i_reg\\D\[1593] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:tc_i_reg\\D\[1594] = \Z_PWM:PWMUDB:status_2\[1161]

------------------------------------------------------
Aliased 0 equations, 334 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec:Cnt16:CounterUDB:status_1\
	OR \QuadDec:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:A_j\' (cost = 1):
\QuadDec:bQuadDec:A_j\ <= ((\QuadDec:bQuadDec:quad_A_delayed_0\ and \QuadDec:bQuadDec:quad_A_delayed_1\ and \QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:A_k\' (cost = 3):
\QuadDec:bQuadDec:A_k\ <= ((not \QuadDec:bQuadDec:quad_A_delayed_0\ and not \QuadDec:bQuadDec:quad_A_delayed_1\ and not \QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:B_j\' (cost = 1):
\QuadDec:bQuadDec:B_j\ <= ((\QuadDec:bQuadDec:quad_B_delayed_0\ and \QuadDec:bQuadDec:quad_B_delayed_1\ and \QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:B_k\' (cost = 3):
\QuadDec:bQuadDec:B_k\ <= ((not \QuadDec:bQuadDec:quad_B_delayed_0\ and not \QuadDec:bQuadDec:quad_B_delayed_1\ and not \QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:Net_1151\' (cost = 0):
\QuadDec:Net_1151\ <= (not \QuadDec:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec:Net_1287\' (cost = 0):
\QuadDec:Net_1287\ <= (not \QuadDec:Net_1264\);

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:cmp1\' (cost = 0):
\X_PWM:PWMUDB:cmp1\ <= (\X_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\X_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \X_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\X_PWM:PWMUDB:dith_count_1\ and \X_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:cmp1\' (cost = 0):
\Y_PWM:PWMUDB:cmp1\ <= (\Y_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Y_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \Y_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Y_PWM:PWMUDB:dith_count_1\ and \Y_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:cmp1\' (cost = 0):
\Z_PWM:PWMUDB:cmp1\ <= (\Z_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Z_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \Z_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Z_PWM:PWMUDB:dith_count_1\ and \Z_PWM:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec:Net_1248\' (cost = 2):
\QuadDec:Net_1248\ <= ((not \QuadDec:Net_1264\ and \QuadDec:Net_1275\));

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\X_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \X_PWM:PWMUDB:dith_count_0\ and \X_PWM:PWMUDB:dith_count_1\)
	OR (not \X_PWM:PWMUDB:dith_count_1\ and \X_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \Y_PWM:PWMUDB:dith_count_0\ and \Y_PWM:PWMUDB:dith_count_1\)
	OR (not \Y_PWM:PWMUDB:dith_count_1\ and \Y_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \Z_PWM:PWMUDB:dith_count_0\ and \Z_PWM:PWMUDB:dith_count_1\)
	OR (not \Z_PWM:PWMUDB:dith_count_1\ and \Z_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 83 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \X_PWM:PWMUDB:final_capture\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Y_PWM:PWMUDB:final_capture\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Z_PWM:PWMUDB:final_capture\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \X_PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Y_PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Z_PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:hwCapture\[62] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:final_capture\[337] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[598] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[608] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[618] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:final_capture\[796] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[1057] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[1067] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[1077] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:final_capture\[1184] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1445] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1455] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1465] = zero[8]
Removing Lhs of wire \X_PWM:PWMUDB:runmode_enable\\D\[1550] = \X_PWM:PWMUDB:control_7\[259]
Removing Lhs of wire \X_PWM:PWMUDB:final_kill_reg\\D\[1558] = zero[8]
Removing Lhs of wire \Y_PWM:PWMUDB:runmode_enable\\D\[1566] = \Y_PWM:PWMUDB:control_7\[718]
Removing Lhs of wire \Y_PWM:PWMUDB:final_kill_reg\\D\[1574] = zero[8]
Removing Lhs of wire \Z_PWM:PWMUDB:runmode_enable\\D\[1582] = \Z_PWM:PWMUDB:control_7\[1106]
Removing Lhs of wire \Z_PWM:PWMUDB:final_kill_reg\\D\[1590] = zero[8]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Caleb Cotter\Documents\GitHub\3HC\3HC_Firmware\3HC_Firmware_0_1.cydsn\3HC_Firmware_0_1.cyprj" -dcpsoc3 3HC_Firmware_0_1.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.142ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 12 February 2020 21:46:24
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Caleb Cotter\Documents\GitHub\3HC\3HC_Firmware\3HC_Firmware_0_1.cydsn\3HC_Firmware_0_1.cyprj -d CY8C5888LTI-LP097 3HC_Firmware_0_1.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.149ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \X_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Y_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Z_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \QuadDec:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \X_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \X_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \X_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \X_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \X_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \X_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Y_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Y_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Y_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Y_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Y_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Y_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Z_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Z_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Z_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Z_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Z_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Z_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock PWM_Clock to clock BUS_CLK because it is a pass-through
Assigning clock I2C_Module_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \X_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Y_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Z_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec:Net_1264\, Duplicate of \QuadDec:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = QUAD_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => QUAD_A(0)__PA ,
            fb => Net_1 ,
            pad => QUAD_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QUAD_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => QUAD_B(0)__PA ,
            fb => Net_2 ,
            pad => QUAD_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2C_Module:Net_1109_0\ ,
            pin_input => \I2C_Module:Net_643_0\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Encoder_Button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Encoder_Button(0)__PA ,
            pad => Encoder_Button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2C_Module:Net_1109_1\ ,
            pin_input => \I2C_Module:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = X_PWM_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => X_PWM_OUT(0)__PA ,
            pin_input => Net_117 ,
            pad => X_PWM_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Y_PWM_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Y_PWM_OUT(0)__PA ,
            pin_input => Net_131 ,
            pad => Y_PWM_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Z_PWM_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_PWM_OUT(0)__PA ,
            pin_input => Net_199 ,
            pad => Z_PWM_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = X_DIR_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => X_DIR_OUT(0)__PA ,
            pin_input => Net_314 ,
            pad => X_DIR_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Y_DIR_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Y_DIR_OUT(0)__PA ,
            pin_input => Net_311 ,
            pad => Y_DIR_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Z_DIR_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_DIR_OUT(0)__PA ,
            pin_input => Net_312 ,
            pad => Z_DIR_OUT(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec:Cnt16:CounterUDB:count_stored_i\ * \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1275\ * \QuadDec:Net_1251\ * 
              !\QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1275\ * !\QuadDec:Net_1251\ * 
              !\QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_611\ (fanout=1)

    MacroCell: Name=\X_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \X_PWM:PWMUDB:runmode_enable\ * \X_PWM:PWMUDB:tc_i\
        );
        Output = \X_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_117, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_307 * Net_308
        );
        Output = Net_117 (fanout=1)

    MacroCell: Name=Net_131, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_308 * Net_115
        );
        Output = Net_131 (fanout=1)

    MacroCell: Name=\Y_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Y_PWM:PWMUDB:runmode_enable\ * \Y_PWM:PWMUDB:tc_i\
        );
        Output = \Y_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_199, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_308 * Net_198
        );
        Output = Net_199 (fanout=1)

    MacroCell: Name=\Z_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_PWM:PWMUDB:runmode_enable\ * \Z_PWM:PWMUDB:tc_i\
        );
        Output = \Z_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251_split\
        );
        Output = \QuadDec:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:Net_1203\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec:bQuadDec:quad_A_filt\
            + \QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec:bQuadDec:quad_B_filt\
            + \QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:error\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\X_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \X_PWM:PWMUDB:control_7\
        );
        Output = \X_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\X_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \X_PWM:PWMUDB:cmp1_less\
        );
        Output = \X_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\X_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\X_PWM:PWMUDB:prevCompare1\ * \X_PWM:PWMUDB:cmp1_less\
        );
        Output = \X_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_307, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \X_PWM:PWMUDB:runmode_enable\ * \X_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_307 (fanout=1)

    MacroCell: Name=\Y_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Y_PWM:PWMUDB:control_7\
        );
        Output = \Y_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Y_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Y_PWM:PWMUDB:cmp1_less\
        );
        Output = \Y_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Y_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Y_PWM:PWMUDB:prevCompare1\ * \Y_PWM:PWMUDB:cmp1_less\
        );
        Output = \Y_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_115, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Y_PWM:PWMUDB:runmode_enable\ * \Y_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_115 (fanout=1)

    MacroCell: Name=\Z_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_PWM:PWMUDB:control_7\
        );
        Output = \Z_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Z_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_PWM:PWMUDB:cmp1_less\
        );
        Output = \Z_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Z_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Z_PWM:PWMUDB:prevCompare1\ * \Z_PWM:PWMUDB:cmp1_less\
        );
        Output = \Z_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_198, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_PWM:PWMUDB:runmode_enable\ * \Z_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_198 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDec:Net_1251\ ,
            cs_addr_1 => \QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDec:Net_1251\ ,
            cs_addr_1 => \QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\X_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \X_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \X_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \X_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \X_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\X_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \X_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \X_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \X_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \X_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \X_PWM:PWMUDB:status_3\ ,
            chain_in => \X_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \X_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Y_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Y_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Y_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \Y_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Y_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Y_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Y_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Y_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \Y_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Y_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Y_PWM:PWMUDB:status_3\ ,
            chain_in => \Y_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Y_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Z_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Z_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Z_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \Z_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Z_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Z_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Z_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Z_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \Z_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Z_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Z_PWM:PWMUDB:status_3\ ,
            chain_in => \Z_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Z_PWM:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec:Net_1260\ ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \QuadDec:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec:bQuadDec:Stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \QuadDec:bQuadDec:error\ ,
            status_2 => \QuadDec:Net_1260\ ,
            status_1 => \QuadDec:Net_611\ ,
            status_0 => \QuadDec:Net_530\ ,
            interrupt => Net_5 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\X_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \X_PWM:PWMUDB:status_3\ ,
            status_2 => \X_PWM:PWMUDB:status_2\ ,
            status_0 => \X_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Y_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Y_PWM:PWMUDB:status_3\ ,
            status_2 => \Y_PWM:PWMUDB:status_2\ ,
            status_0 => \Y_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Z_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Z_PWM:PWMUDB:status_3\ ,
            status_2 => \Z_PWM:PWMUDB:status_2\ ,
            status_0 => \Z_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \QuadDec:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\X_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \X_PWM:PWMUDB:control_7\ ,
            control_6 => \X_PWM:PWMUDB:control_6\ ,
            control_5 => \X_PWM:PWMUDB:control_5\ ,
            control_4 => \X_PWM:PWMUDB:control_4\ ,
            control_3 => \X_PWM:PWMUDB:control_3\ ,
            control_2 => \X_PWM:PWMUDB:control_2\ ,
            control_1 => \X_PWM:PWMUDB:control_1\ ,
            control_0 => \X_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Output_Enable:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Output_Enable:control_7\ ,
            control_6 => \Output_Enable:control_6\ ,
            control_5 => \Output_Enable:control_5\ ,
            control_4 => \Output_Enable:control_4\ ,
            control_3 => \Output_Enable:control_3\ ,
            control_2 => \Output_Enable:control_2\ ,
            control_1 => \Output_Enable:control_1\ ,
            control_0 => Net_308 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Y_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Y_PWM:PWMUDB:control_7\ ,
            control_6 => \Y_PWM:PWMUDB:control_6\ ,
            control_5 => \Y_PWM:PWMUDB:control_5\ ,
            control_4 => \Y_PWM:PWMUDB:control_4\ ,
            control_3 => \Y_PWM:PWMUDB:control_3\ ,
            control_2 => \Y_PWM:PWMUDB:control_2\ ,
            control_1 => \Y_PWM:PWMUDB:control_1\ ,
            control_0 => \Y_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Z_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Z_PWM:PWMUDB:control_7\ ,
            control_6 => \Z_PWM:PWMUDB:control_6\ ,
            control_5 => \Z_PWM:PWMUDB:control_5\ ,
            control_4 => \Z_PWM:PWMUDB:control_4\ ,
            control_3 => \Z_PWM:PWMUDB:control_3\ ,
            control_2 => \Z_PWM:PWMUDB:control_2\ ,
            control_1 => \Z_PWM:PWMUDB:control_1\ ,
            control_0 => \Z_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\XYZ_Direction_Select:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \XYZ_Direction_Select:control_7\ ,
            control_6 => \XYZ_Direction_Select:control_6\ ,
            control_5 => \XYZ_Direction_Select:control_5\ ,
            control_4 => \XYZ_Direction_Select:control_4\ ,
            control_3 => \XYZ_Direction_Select:control_3\ ,
            control_2 => Net_312 ,
            control_1 => Net_311 ,
            control_0 => Net_314 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\QuadDec:isr\
        PORT MAP (
            interrupt => Net_5 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =UPDATE_UI
        PORT MAP (
            interrupt => Net_27 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_Module:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Module:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   21 :   27 :   48 : 43.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   46 :  146 :  192 : 23.96 %
  Unique P-terms              :   68 :  316 :  384 : 17.71 %
  Total P-terms               :   70 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    5 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    6 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.501ms
Tech Mapping phase: Elapsed time ==> 0s.859ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(3)][IoId=(2)] : Encoder_Button(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : QUAD_A(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : QUAD_B(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : X_DIR_OUT(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : X_PWM_OUT(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Y_DIR_OUT(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Y_PWM_OUT(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Z_DIR_OUT(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Z_PWM_OUT(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.117ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.554ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   19 :   29 :   48 :  39.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.11
                   Pterms :            3.68
               Macrocells :            2.42
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.072ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :       6.91 :       4.18
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDec:Net_1251\ ,
        cs_addr_1 => \QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Net_1251\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251_split\
        );
        Output = \QuadDec:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec:bQuadDec:quad_A_filt\
            + \QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Y_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Y_PWM:PWMUDB:prevCompare1\ * \Y_PWM:PWMUDB:cmp1_less\
        );
        Output = \Y_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Y_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Y_PWM:PWMUDB:runmode_enable\ * \Y_PWM:PWMUDB:tc_i\
        );
        Output = \Y_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Y_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Y_PWM:PWMUDB:cmp1_less\
        );
        Output = \Y_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Y_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Y_PWM:PWMUDB:control_7\
        );
        Output = \Y_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Y_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Y_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Y_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \Y_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Y_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Y_PWM:PWMUDB:status_3\ ,
        chain_in => \Y_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Y_PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Y_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Y_PWM:PWMUDB:status_3\ ,
        status_2 => \Y_PWM:PWMUDB:status_2\ ,
        status_0 => \Y_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Y_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Y_PWM:PWMUDB:control_7\ ,
        control_6 => \Y_PWM:PWMUDB:control_6\ ,
        control_5 => \Y_PWM:PWMUDB:control_5\ ,
        control_4 => \Y_PWM:PWMUDB:control_4\ ,
        control_3 => \Y_PWM:PWMUDB:control_3\ ,
        control_2 => \Y_PWM:PWMUDB:control_2\ ,
        control_1 => \Y_PWM:PWMUDB:control_1\ ,
        control_0 => \Y_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\X_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \X_PWM:PWMUDB:control_7\
        );
        Output = \X_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\X_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \X_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \X_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \X_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \X_PWM:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\X_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \X_PWM:PWMUDB:control_7\ ,
        control_6 => \X_PWM:PWMUDB:control_6\ ,
        control_5 => \X_PWM:PWMUDB:control_5\ ,
        control_4 => \X_PWM:PWMUDB:control_4\ ,
        control_3 => \X_PWM:PWMUDB:control_3\ ,
        control_2 => \X_PWM:PWMUDB:control_2\ ,
        control_1 => \X_PWM:PWMUDB:control_1\ ,
        control_0 => \X_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Z_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_PWM:PWMUDB:control_7\
        );
        Output = \Z_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Z_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_PWM:PWMUDB:runmode_enable\ * \Z_PWM:PWMUDB:tc_i\
        );
        Output = \Z_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Z_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Z_PWM:PWMUDB:prevCompare1\ * \Z_PWM:PWMUDB:cmp1_less\
        );
        Output = \Z_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Z_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_PWM:PWMUDB:cmp1_less\
        );
        Output = \Z_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Z_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Z_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Z_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \Z_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Z_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Z_PWM:PWMUDB:status_3\ ,
        chain_in => \Z_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Z_PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Z_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Z_PWM:PWMUDB:status_3\ ,
        status_2 => \Z_PWM:PWMUDB:status_2\ ,
        status_0 => \Z_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Z_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Z_PWM:PWMUDB:control_7\ ,
        control_6 => \Z_PWM:PWMUDB:control_6\ ,
        control_5 => \Z_PWM:PWMUDB:control_5\ ,
        control_4 => \Z_PWM:PWMUDB:control_4\ ,
        control_3 => \Z_PWM:PWMUDB:control_3\ ,
        control_2 => \Z_PWM:PWMUDB:control_2\ ,
        control_1 => \Z_PWM:PWMUDB:control_1\ ,
        control_0 => \Z_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:Net_1260\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:error\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec:Cnt16:CounterUDB:count_stored_i\ * \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:Net_1203\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:Net_1203\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDec:Net_1251\ ,
        cs_addr_1 => \QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec:Net_1260\ ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \QuadDec:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \QuadDec:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:Net_530\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1275\ * \QuadDec:Net_1251\ * 
              !\QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Net_611\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1275\ * !\QuadDec:Net_1251\ * 
              !\QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec:Net_1275\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec:bQuadDec:Stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \QuadDec:bQuadDec:error\ ,
        status_2 => \QuadDec:Net_1260\ ,
        status_1 => \QuadDec:Net_611\ ,
        status_0 => \QuadDec:Net_530\ ,
        interrupt => Net_5 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\Y_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Y_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Y_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \Y_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Y_PWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\X_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\X_PWM:PWMUDB:prevCompare1\ * \X_PWM:PWMUDB:cmp1_less\
        );
        Output = \X_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_115, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Y_PWM:PWMUDB:runmode_enable\ * \Y_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_115 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\X_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \X_PWM:PWMUDB:runmode_enable\ * \X_PWM:PWMUDB:tc_i\
        );
        Output = \X_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\X_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \X_PWM:PWMUDB:cmp1_less\
        );
        Output = \X_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_131, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_308 * Net_115
        );
        Output = Net_131 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec:bQuadDec:quad_B_filt\
            + \QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\X_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \X_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \X_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \X_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \X_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \X_PWM:PWMUDB:status_3\ ,
        chain_in => \X_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \X_PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\X_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \X_PWM:PWMUDB:status_3\ ,
        status_2 => \X_PWM:PWMUDB:status_2\ ,
        status_0 => \X_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Output_Enable:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Output_Enable:control_7\ ,
        control_6 => \Output_Enable:control_6\ ,
        control_5 => \Output_Enable:control_5\ ,
        control_4 => \Output_Enable:control_4\ ,
        control_3 => \Output_Enable:control_3\ ,
        control_2 => \Output_Enable:control_2\ ,
        control_1 => \Output_Enable:control_1\ ,
        control_0 => Net_308 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_199, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_308 * Net_198
        );
        Output = Net_199 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_307, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \X_PWM:PWMUDB:runmode_enable\ * \X_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_307 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_198, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_PWM:PWMUDB:runmode_enable\ * \Z_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_198 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_117, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_307 * Net_308
        );
        Output = Net_117 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Z_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Z_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Z_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \Z_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Z_PWM:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\XYZ_Direction_Select:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \XYZ_Direction_Select:control_7\ ,
        control_6 => \XYZ_Direction_Select:control_6\ ,
        control_5 => \XYZ_Direction_Select:control_5\ ,
        control_4 => \XYZ_Direction_Select:control_4\ ,
        control_3 => \XYZ_Direction_Select:control_3\ ,
        control_2 => Net_312 ,
        control_1 => Net_311 ,
        control_0 => Net_314 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =UPDATE_UI
        PORT MAP (
            interrupt => Net_27 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\QuadDec:isr\
        PORT MAP (
            interrupt => Net_5 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_Module:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Module:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = X_DIR_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => X_DIR_OUT(0)__PA ,
        pin_input => Net_314 ,
        pad => X_DIR_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = X_PWM_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => X_PWM_OUT(0)__PA ,
        pin_input => Net_117 ,
        pad => X_PWM_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Y_DIR_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Y_DIR_OUT(0)__PA ,
        pin_input => Net_311 ,
        pad => Y_DIR_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Y_PWM_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Y_PWM_OUT(0)__PA ,
        pin_input => Net_131 ,
        pad => Y_PWM_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Z_DIR_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_DIR_OUT(0)__PA ,
        pin_input => Net_312 ,
        pad => Z_DIR_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Z_PWM_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_PWM_OUT(0)__PA ,
        pin_input => Net_199 ,
        pad => Z_PWM_OUT(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = Encoder_Button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Encoder_Button(0)__PA ,
        pad => Encoder_Button(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = QUAD_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => QUAD_A(0)__PA ,
        fb => Net_1 ,
        pad => QUAD_A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = QUAD_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => QUAD_B(0)__PA ,
        fb => Net_2 ,
        pad => QUAD_B(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \I2C_Module:Net_1109_0\ ,
        pin_input => \I2C_Module:Net_643_0\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \I2C_Module:Net_1109_1\ ,
        pin_input => \I2C_Module:sda_x_wire\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_10 ,
            dclk_0 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_Module:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_Module:Net_1109_0\ ,
            sda_in => \I2C_Module:Net_1109_1\ ,
            scl_out => \I2C_Module:Net_643_0\ ,
            sda_out => \I2C_Module:sda_x_wire\ ,
            interrupt => \I2C_Module:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\UpdateTimer_UI:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => Net_27 ,
            cmp => \UpdateTimer_UI:Net_261\ ,
            irq => \UpdateTimer_UI:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |      X_DIR_OUT(0) | In(Net_314)
     |   1 |     * |      NONE |         CMOS_OUT |      X_PWM_OUT(0) | In(Net_117)
     |   2 |     * |      NONE |         CMOS_OUT |      Y_DIR_OUT(0) | In(Net_311)
     |   3 |     * |      NONE |         CMOS_OUT |      Y_PWM_OUT(0) | In(Net_131)
     |   4 |     * |      NONE |         CMOS_OUT |      Z_DIR_OUT(0) | In(Net_312)
     |   5 |     * |      NONE |         CMOS_OUT |      Z_PWM_OUT(0) | In(Net_199)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------
   3 |   2 |     * |      NONE |     HI_Z_DIGITAL | Encoder_Button(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |         QUAD_A(0) | FB(Net_1)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |         QUAD_B(0) | FB(Net_2)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |            SCL(0) | FB(\I2C_Module:Net_1109_0\), In(\I2C_Module:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |            SDA(0) | FB(\I2C_Module:Net_1109_1\), In(\I2C_Module:sda_x_wire\)
--------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.081ms
Digital Placement phase: Elapsed time ==> 1s.895ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "3HC_Firmware_0_1_r.vh2" --pcf-path "3HC_Firmware_0_1.pco" --des-name "3HC_Firmware_0_1" --dsf-path "3HC_Firmware_0_1.dsf" --sdc-path "3HC_Firmware_0_1.sdc" --lib-path "3HC_Firmware_0_1_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.178ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.393ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in 3HC_Firmware_0_1_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.541ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.302ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.124ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.132ms
API generation phase: Elapsed time ==> 2s.385ms
Dependency generation phase: Elapsed time ==> 0s.026ms
Cleanup phase: Elapsed time ==> 0s.000ms
