{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673645775340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673645775340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 23:36:15 2023 " "Processing started: Fri Jan 13 23:36:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673645775340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673645775340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uni_Projektas -c Uni_Projektas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uni_Projektas -c Uni_Projektas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673645775340 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1673645775650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uni_projektas_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uni_projektas_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uni_Projektas_TB-arc " "Found design unit 1: Uni_Projektas_TB-arc" {  } { { "Uni_Projektas_TB.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas_TB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673645776088 ""} { "Info" "ISGN_ENTITY_NAME" "1 Uni_Projektas_TB " "Found entity 1: Uni_Projektas_TB" {  } { { "Uni_Projektas_TB.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas_TB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673645776088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673645776088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Manager-arc " "Found design unit 1: ADC_Manager-arc" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673645776088 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Manager " "Found entity 1: ADC_Manager" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673645776088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673645776088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correlation_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file correlation_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Correlation_function-arc1 " "Found design unit 1: Correlation_function-arc1" {  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673645776093 ""} { "Info" "ISGN_ENTITY_NAME" "1 Correlation_function " "Found entity 1: Correlation_function" {  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673645776093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673645776093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file corr_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 corr_package " "Found design unit 1: corr_package" {  } { { "corr_package.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673645776096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673645776096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wizard_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wizard_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wizard_ram-SYN " "Found design unit 1: wizard_ram-SYN" {  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673645776098 ""} { "Info" "ISGN_ENTITY_NAME" "1 wizard_ram " "Found entity 1: wizard_ram" {  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673645776098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673645776098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uni_projektas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uni_projektas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNI_Projektas-arc " "Found design unit 1: UNI_Projektas-arc" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673645776100 ""} { "Info" "ISGN_ENTITY_NAME" "1 UNI_Projektas " "Found entity 1: UNI_Projektas" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673645776100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673645776100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_divider-arc " "Found design unit 1: Clock_divider-arc" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673645776100 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673645776100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673645776100 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uni_Projektas " "Elaborating entity \"Uni_Projektas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1673645776172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Manager ADC_Manager:ADC_Manager1 " "Elaborating entity \"ADC_Manager\" for hierarchy \"ADC_Manager:ADC_Manager1\"" {  } { { "Uni_Projektas.vhd" "ADC_Manager1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776176 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_short_value ADC_Manager.vhd(76) " "VHDL Signal Declaration warning at ADC_Manager.vhd(76): used explicit default value for signal \"c_short_value\" because signal was never assigned a value" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1673645776180 "|Uni_Projektas|ADC_Manager:ADC_Manager1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_short_func_input ADC_Manager.vhd(79) " "Verilog HDL or VHDL warning at ADC_Manager.vhd(79): object \"c_short_func_input\" assigned a value but never read" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1673645776180 "|Uni_Projektas|ADC_Manager:ADC_Manager1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Correlation_function ADC_Manager:ADC_Manager1\|Correlation_function:corr_long " "Elaborating entity \"Correlation_function\" for hierarchy \"ADC_Manager:ADC_Manager1\|Correlation_function:corr_long\"" {  } { { "ADC_Manager.vhd" "corr_long" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wizard_ram wizard_ram:wizard_ram_1 " "Elaborating entity \"wizard_ram\" for hierarchy \"wizard_ram:wizard_ram_1\"" {  } { { "Uni_Projektas.vhd" "wizard_ram_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\"" {  } { { "wizard_ram.vhd" "altsyncram_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\"" {  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645776444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Conv_func_data.mif " "Parameter \"init_file\" = \"Conv_func_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 255 " "Parameter \"numwords_a\" = \"255\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776444 ""}  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1673645776444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0d1 " "Found entity 1: altsyncram_i0d1" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673645776501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673645776501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0d1 wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated " "Elaborating entity \"altsyncram_i0d1\" for hierarchy \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:clock_divider1 " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:clock_divider1\"" {  } { { "Uni_Projektas.vhd" "clock_divider1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673645776508 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[7\] " "Synthesized away node \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645777855 "|UNI_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[6\] " "Synthesized away node \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645777855 "|UNI_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[5\] " "Synthesized away node \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645777855 "|UNI_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[4\] " "Synthesized away node \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645777855 "|UNI_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[3\] " "Synthesized away node \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645777855 "|UNI_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[2\] " "Synthesized away node \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645777855 "|UNI_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[1\] " "Synthesized away node \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645777855 "|UNI_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[0\] " "Synthesized away node \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645777855 "|UNI_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1673645777855 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1673645777855 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[0\] GND " "Pin \"DATA_OUT\[0\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673645778058 "|UNI_Projektas|DATA_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[1\] GND " "Pin \"DATA_OUT\[1\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673645778058 "|UNI_Projektas|DATA_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[2\] GND " "Pin \"DATA_OUT\[2\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673645778058 "|UNI_Projektas|DATA_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[3\] GND " "Pin \"DATA_OUT\[3\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673645778058 "|UNI_Projektas|DATA_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[4\] GND " "Pin \"DATA_OUT\[4\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673645778058 "|UNI_Projektas|DATA_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[5\] GND " "Pin \"DATA_OUT\[5\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673645778058 "|UNI_Projektas|DATA_OUT[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1673645778058 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "933 " "933 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1673645778084 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1673645778242 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645778242 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_IN\[7\] " "No output dependent on input pin \"ADC_IN\[7\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645778302 "|UNI_Projektas|ADC_IN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_IN\[6\] " "No output dependent on input pin \"ADC_IN\[6\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645778302 "|UNI_Projektas|ADC_IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_IN\[5\] " "No output dependent on input pin \"ADC_IN\[5\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645778302 "|UNI_Projektas|ADC_IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_IN\[4\] " "No output dependent on input pin \"ADC_IN\[4\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645778302 "|UNI_Projektas|ADC_IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_IN\[3\] " "No output dependent on input pin \"ADC_IN\[3\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645778302 "|UNI_Projektas|ADC_IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_IN\[2\] " "No output dependent on input pin \"ADC_IN\[2\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645778302 "|UNI_Projektas|ADC_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_IN\[1\] " "No output dependent on input pin \"ADC_IN\[1\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645778302 "|UNI_Projektas|ADC_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_IN\[0\] " "No output dependent on input pin \"ADC_IN\[0\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673645778302 "|UNI_Projektas|ADC_IN[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1673645778302 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1673645778306 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1673645778306 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1673645778306 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1673645778306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673645778338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 23:36:18 2023 " "Processing ended: Fri Jan 13 23:36:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673645778338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673645778338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673645778338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673645778338 ""}
