--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Single_Cycle_Computer_IO.twx Single_Cycle_Computer_IO.ncd -o
Single_Cycle_Computer_IO.twr Single_Cycle_Computer_IO.pcf -ucf Myucf.ucf

Design file:              Single_Cycle_Computer_IO.ncd
Physical constraint file: Single_Cycle_Computer_IO.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN_SEL<0>   |        12.350(R)|      SLOW  |         6.972(R)|      FAST  |Clock_BUFGP       |   0.000|
AN_SEL<1>   |        12.322(R)|      SLOW  |         6.904(R)|      FAST  |Clock_BUFGP       |   0.000|
AN_SEL<2>   |        12.374(R)|      SLOW  |         6.947(R)|      FAST  |Clock_BUFGP       |   0.000|
AN_SEL<3>   |        12.248(R)|      SLOW  |         6.700(R)|      FAST  |Clock_BUFGP       |   0.000|
AN_SEL<4>   |        12.520(R)|      SLOW  |         7.083(R)|      FAST  |Clock_BUFGP       |   0.000|
AN_SEL<5>   |        12.371(R)|      SLOW  |         6.759(R)|      FAST  |Clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    1.856|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
BTN_IN         |LED0           |   13.764|
Reset          |LED1           |   13.072|
---------------+---------------+---------+


Analysis completed Sat Nov 14 01:00:34 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



