<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/private/realtime/FPGA/m2t9/verilog/simmain_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="simmain" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="10" />
   <wvobject fp_name="group47" type="group">
      <obj_property name="label">sim</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/simmain/main/\simulate_xb.sim_state " type="array" db_ref_id="1">
         <obj_property name="ElementShortName">\simulate_xb.sim_state [2:0]</obj_property>
         <obj_property name="ObjectShortName">\simulate_xb.sim_state [2:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/simmain/main/\simulate_xb.xb_wr_wren_r " type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">\simulate_xb.xb_wr_wren_r </obj_property>
         <obj_property name="ObjectShortName">\simulate_xb.xb_wr_wren_r </obj_property>
      </wvobject>
      <wvobject fp_name="/simmain/main/\simulate_xb.xb_wr_data_r " type="array" db_ref_id="1">
         <obj_property name="ElementShortName">\simulate_xb.xb_wr_data_r [31:0]</obj_property>
         <obj_property name="ObjectShortName">\simulate_xb.xb_wr_data_r [31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/simmain/main/xb_wr_full" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">xb_wr_full</obj_property>
         <obj_property name="ObjectShortName">xb_wr_full</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group23" type="group">
      <obj_property name="label">app</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <wvobject fp_name="group42" type="group">
         <obj_property name="label">xb</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="/simmain/main/pc_msg" type="array" db_ref_id="1">
            <obj_property name="ElementShortName">pc_msg[31:0]</obj_property>
            <obj_property name="ObjectShortName">pc_msg[31:0]</obj_property>
            <obj_property name="Radix">HEXRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/simmain/main/pc_msg_ack" type="logic" db_ref_id="1">
            <obj_property name="ElementShortName">pc_msg_ack</obj_property>
            <obj_property name="ObjectShortName">pc_msg_ack</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="group34" type="group">
         <obj_property name="label">Pixel</obj_property>
         <obj_property name="DisplayName">label</obj_property>
      </wvobject>
      <wvobject fp_name="group36" type="group">
         <obj_property name="label">DRAM</obj_property>
         <obj_property name="DisplayName">label</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group100" type="group">
      <obj_property name="label">fst_row_reducer[0]</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simmain/main/fpga_msg_full" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">fpga_msg_full</obj_property>
      <obj_property name="ObjectShortName">fpga_msg_full</obj_property>
   </wvobject>
   <wvobject fp_name="/simmain/main/fpga_msg_valid" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">fpga_msg_valid</obj_property>
      <obj_property name="ObjectShortName">fpga_msg_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/simmain/main/fpga_msg" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">fpga_msg[255:0]</obj_property>
      <obj_property name="ObjectShortName">fpga_msg[255:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/simmain/main/xb_rd_empty" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">xb_rd_empty</obj_property>
      <obj_property name="ObjectShortName">xb_rd_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/simmain/main/xb_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">xb_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">xb_rd_data[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/simmain/main/xb_loop_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">xb_loop_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">xb_loop_data[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/simmain/main/xb_loop_empty" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">xb_loop_empty</obj_property>
      <obj_property name="ObjectShortName">xb_loop_empty</obj_property>
   </wvobject>
</wave_config>
