{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649027519511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649027519512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 20:11:59 2022 " "Processing started: Sun Apr 03 20:11:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649027519512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649027519512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off unidade_de_controle -c unidade_de_controle " "Command: quartus_map --read_settings_files=on --write_settings_files=off unidade_de_controle -c unidade_de_controle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649027519512 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649027520362 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \";\" unidade_de_controle.vhd(166) " "VHDL syntax error at unidade_de_controle.vhd(166) near text \"end\";  expecting \";\"" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/CONTROLE/unidade_de_controle.vhd" 166 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649027521201 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"use\";  expecting \"end\", or \"(\", or an identifier (\"use\" is a reserved keyword), or a sequential statement unidade_de_controle.vhd(172) " "VHDL syntax error at unidade_de_controle.vhd(172) near text \"use\";  expecting \"end\", or \"(\", or an identifier (\"use\" is a reserved keyword), or a sequential statement" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/CONTROLE/unidade_de_controle.vhd" 172 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649027521201 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"use\";  expecting \"end\", or \"(\", or an identifier (\"use\" is a reserved keyword), or a sequential statement unidade_de_controle.vhd(173) " "VHDL syntax error at unidade_de_controle.vhd(173) near text \"use\";  expecting \"end\", or \"(\", or an identifier (\"use\" is a reserved keyword), or a sequential statement" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/CONTROLE/unidade_de_controle.vhd" 173 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649027521201 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"use\";  expecting \"end\", or \"(\", or an identifier (\"use\" is a reserved keyword), or a sequential statement unidade_de_controle.vhd(174) " "VHDL syntax error at unidade_de_controle.vhd(174) near text \"use\";  expecting \"end\", or \"(\", or an identifier (\"use\" is a reserved keyword), or a sequential statement" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/CONTROLE/unidade_de_controle.vhd" 174 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649027521204 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"end\", or \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement unidade_de_controle.vhd(175) " "VHDL syntax error at unidade_de_controle.vhd(175) near text \"entity\";  expecting \"end\", or \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/CONTROLE/unidade_de_controle.vhd" 175 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649027521204 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or a sequential statement unidade_de_controle.vhd(178) " "VHDL syntax error at unidade_de_controle.vhd(178) near text \"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or a sequential statement" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/CONTROLE/unidade_de_controle.vhd" 178 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649027521204 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or \"'\", or \".\" unidade_de_controle.vhd(179) " "VHDL syntax error at unidade_de_controle.vhd(179) near text \",\";  expecting \"(\", or \"'\", or \".\"" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/CONTROLE/unidade_de_controle.vhd" 179 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649027521204 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or \"'\", or \".\" unidade_de_controle.vhd(180) " "VHDL syntax error at unidade_de_controle.vhd(180) near text \",\";  expecting \"(\", or \"'\", or \".\"" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/CONTROLE/unidade_de_controle.vhd" 180 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649027521204 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or \"'\", or \".\" unidade_de_controle.vhd(181) " "VHDL syntax error at unidade_de_controle.vhd(181) near text \",\";  expecting \"(\", or \"'\", or \".\"" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/CONTROLE/unidade_de_controle.vhd" 181 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649027521204 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or a sequential statement unidade_de_controle.vhd(183) " "VHDL syntax error at unidade_de_controle.vhd(183) near text \"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or a sequential statement" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/CONTROLE/unidade_de_controle.vhd" 183 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649027521204 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \"(\", or an identifier (\"in\" is a reserved keyword), or a sequential statement unidade_de_controle.vhd(184) " "VHDL syntax error at unidade_de_controle.vhd(184) near text \"in\";  expecting \"(\", or an identifier (\"in\" is a reserved keyword), or a sequential statement" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/CONTROLE/unidade_de_controle.vhd" 184 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649027521204 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" unidade_de_controle.vhd(193) " "VHDL syntax error at unidade_de_controle.vhd(193) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/CONTROLE/unidade_de_controle.vhd" 193 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649027521205 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a sequential statement unidade_de_controle.vhd(195) " "VHDL syntax error at unidade_de_controle.vhd(195) near text \"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a sequential statement" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/CONTROLE/unidade_de_controle.vhd" 195 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649027521205 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement unidade_de_controle.vhd(198) " "VHDL syntax error at unidade_de_controle.vhd(198) near text \"begin\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/CONTROLE/unidade_de_controle.vhd" 198 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649027521206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"end\", or \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement unidade_de_controle.vhd(206) " "VHDL syntax error at unidade_de_controle.vhd(206) near text \"process\";  expecting \"end\", or \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/CONTROLE/unidade_de_controle.vhd" 206 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649027521206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" unidade_de_controle.vhd(207) " "VHDL syntax error at unidade_de_controle.vhd(207) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/CONTROLE/unidade_de_controle.vhd" 207 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649027521206 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "behavior_pc unidade_de_controle.vhd(305) " "VHDL syntax error at unidade_de_controle.vhd(305): name used in construct must match previously specified name \"behavior_pc\"" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/CONTROLE/unidade_de_controle.vhd" 305 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649027521231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle.vhd 0 0 " "Found 0 design units, including 0 entities, in source file unidade_de_controle.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649027521231 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 17 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649027521408 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 03 20:12:01 2022 " "Processing ended: Sun Apr 03 20:12:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649027521408 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649027521408 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649027521408 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649027521408 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 19 s 1  " "Quartus II Full Compilation was unsuccessful. 19 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649027522025 ""}
