
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.935985                       # Number of seconds simulated
sim_ticks                                1935985433500                       # Number of ticks simulated
final_tick                               1935985433500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65551                       # Simulator instruction rate (inst/s)
host_op_rate                                   114886                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              253811533                       # Simulator tick rate (ticks/s)
host_mem_usage                                 824864                       # Number of bytes of host memory used
host_seconds                                  7627.65                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       447459392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          447502848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     76303232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76303232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6991553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6992232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1192238                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1192238                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              22446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          231127458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             231149904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         22446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            22446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        39413123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39413123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        39413123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             22446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         231127458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            270563027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6992232                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1192238                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6992232                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1192238                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              447021696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  481152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76301440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               447502848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76303232                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7518                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5791153                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            447466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            437932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            433285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            434900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            426792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            428946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            428569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            427328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            434947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            430326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           433013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           438872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           442513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           447645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           447460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           444720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             76806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             76492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             76247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             71317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             72264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             71097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            71447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            76949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            76453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            76691                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1935963821500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6992232                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1192238                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6984714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  28572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  71036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  71270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5884613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.930765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.491095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   123.533060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5275805     89.65%     89.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       427762      7.27%     96.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        44366      0.75%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17252      0.29%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11250      0.19%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15319      0.26%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14707      0.25%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8209      0.14%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        69943      1.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5884613                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.700106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.433258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    191.982644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         67128     94.86%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3208      4.53%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          402      0.57%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           24      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70765                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.847453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.816898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            41317     58.39%     58.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              831      1.17%     59.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26780     37.84%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1772      2.50%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70765                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 156390287500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            287353675000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                34923570000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22390.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41140.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       230.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    231.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1517019                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  775292                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.03                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     236541.13                       # Average gap between requests
system.mem_ctrls.pageHitRate                    28.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22040061120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12025827000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             27028700400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3859151040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         126448866960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         932721125355                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         343412313750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1467536045625                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            758.032165                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 565753190750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   64646660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1305581395500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22447613160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12248201625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             27452068800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3866369760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         126448866960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         931137323355                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         344801613750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1468402057410                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            758.479490                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 567808472500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   64646660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1303526113750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3871970867                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313791                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966650                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882295                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981001                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966650                       # number of integer instructions
system.cpu.num_fp_insts                       2882295                       # number of float instructions
system.cpu.num_int_register_reads          1835046799                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386181                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654653                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763540                       # number of memory refs
system.cpu.num_load_insts                   221284996                       # Number of load instructions
system.cpu.num_store_insts                   72478544                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3871970867                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900991                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420275     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284996     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478544      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313791                       # Class of executed instruction
system.cpu.dcache.tags.replacements          33408337                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.999988                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           260375380                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          33408353                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.793721                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           4887500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.999988                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1208543285                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1208543285                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    192976686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       192976686                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     67398694                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       67398694                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     260375380                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        260375380                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    260375380                       # number of overall hits
system.cpu.dcache.overall_hits::total       260375380                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     28322439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      28322439                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      5085914                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5085914                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     33408353                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       33408353                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     33408353                       # number of overall misses
system.cpu.dcache.overall_misses::total      33408353                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 916620198000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 916620198000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  81630846000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  81630846000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 998251044000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 998251044000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 998251044000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 998251044000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.127983                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.127983                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.070165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.070165                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.113718                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.113718                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.113718                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.113718                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32363.745156                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32363.745156                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16050.378752                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16050.378752                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 29880.283054                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29880.283054                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 29880.283054                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29880.283054                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     18261157                       # number of writebacks
system.cpu.dcache.writebacks::total          18261157                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     28322439                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     28322439                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      5085914                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5085914                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     33408353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     33408353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     33408353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     33408353                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 888297759000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 888297759000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  76544932000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  76544932000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 964842691000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 964842691000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 964842691000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 964842691000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.127983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.127983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.070165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.070165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.113718                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.113718                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.113718                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.113718                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 31363.745156                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31363.745156                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15050.378752                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15050.378752                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28880.283054                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28880.283054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28880.283054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28880.283054                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                32                       # number of replacements
system.cpu.icache.tags.tagsinuse           612.765262                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317253                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               681                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          994592.148311                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   612.765262                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.598404                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.598404                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          649                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          649                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.633789                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2709272417                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2709272417                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317253                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317253                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317253                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317253                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317253                       # number of overall hits
system.cpu.icache.overall_hits::total       677317253                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          681                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           681                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          681                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            681                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          681                       # number of overall misses
system.cpu.icache.overall_misses::total           681                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54900500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54900500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54900500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54900500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54900500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54900500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317934                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80617.474302                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80617.474302                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80617.474302                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80617.474302                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80617.474302                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80617.474302                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           32                       # number of writebacks
system.cpu.icache.writebacks::total                32                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          681                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          681                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          681                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          681                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          681                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     54219500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54219500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     54219500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54219500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     54219500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54219500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79617.474302                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79617.474302                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79617.474302                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79617.474302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79617.474302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79617.474302                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6984140                       # number of replacements
system.l2.tags.tagsinuse                  8180.141477                       # Cycle average of tags in use
system.l2.tags.total_refs                    54739133                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6992330                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.828454                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                5263064500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1551.408329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.644601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6627.088547                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.189381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.808971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998552                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          456                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3382                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses              273696160932                       # Number of tag accesses
system.l2.tags.data_accesses             273696160932                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     18261157                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18261157                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           32                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               32                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data            4863089                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4863089                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data       21553711                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21553711                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              26416800                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26416802                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data             26416800                       # number of overall hits
system.l2.overall_hits::total                26416802                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           222825                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              222825                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              679                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6768728                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6768728                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 679                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6991553                       # number of demand (read+write) misses
system.l2.demand_misses::total                6992232                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                679                       # number of overall misses
system.l2.overall_misses::cpu.data            6991553                       # number of overall misses
system.l2.overall_misses::total               6992232                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  17853623500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17853623500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     53167000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53167000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 619500134500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 619500134500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      53167000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  637353758000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     637406925000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     53167000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 637353758000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    637406925000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     18261157                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18261157                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           32                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           32                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        5085914                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5085914                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     28322439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28322439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               681                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          33408353                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33409034                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              681                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         33408353                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33409034                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.043812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.043812                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997063                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.238988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.238988                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997063                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.209276                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.209292                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997063                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.209276                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.209292                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80123.969483                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80123.969483                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 78301.914580                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78301.914580                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91523.863051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91523.863051                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 78301.914580                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91160.541585                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91159.292912                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 78301.914580                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91160.541585                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91159.292912                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1192238                       # number of writebacks
system.l2.writebacks::total                   1192238                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       222825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         222825                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6768728                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6768728                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6991553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6992232                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6991553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6992232                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15625373500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15625373500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     46377000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46377000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 551812854500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 551812854500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     46377000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 567438228000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 567484605000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     46377000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 567438228000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 567484605000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.043812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.043812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.238988                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.238988                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.209276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.209292                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.209276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.209292                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70123.969483                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70123.969483                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 68301.914580                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68301.914580                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81523.863051                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81523.863051                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 68301.914580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81160.541585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81159.292912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 68301.914580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81160.541585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81159.292912                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6769407                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1192238                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5791153                       # Transaction distribution
system.membus.trans_dist::ReadExReq            222825                       # Transaction distribution
system.membus.trans_dist::ReadExResp           222825                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6769407                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20967855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20967855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20967855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    523806080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    523806080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               523806080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13975623                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13975623    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13975623                       # Request fanout histogram
system.membus.reqLayer2.occupancy         18752438000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        38959225000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     66817403                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     33408369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            751                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          751                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          28323120                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19453395                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           32                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20939082                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5085914                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5085914                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           681                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28322439                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    100225043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100226437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3306848640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3306894272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6984140                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         40393174                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000019                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004312                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               40392423    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    751      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           40393174                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        51669890500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1021500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       50112529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
