ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM2_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM2_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM2_Init:
  27              	.LFB235:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/tim.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim9;
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 2


  31:Core/Src/tim.c **** TIM_HandleTypeDef htim12;
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c **** /* TIM2 init function */
  34:Core/Src/tim.c **** void MX_TIM2_Init(void)
  35:Core/Src/tim.c **** {
  29              		.loc 1 35 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8DB0     		sub	sp, sp, #52
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  40              		.loc 1 41 3 view .LVU1
  41              		.loc 1 41 27 is_stmt 0 view .LVU2
  42 0004 2422     		movs	r2, #36
  43 0006 0021     		movs	r1, #0
  44 0008 03A8     		add	r0, sp, #12
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
  42:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 42 3 is_stmt 1 view .LVU3
  48              		.loc 1 42 27 is_stmt 0 view .LVU4
  49 000e 0023     		movs	r3, #0
  50 0010 0193     		str	r3, [sp, #4]
  51 0012 0293     		str	r3, [sp, #8]
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  47:Core/Src/tim.c ****   htim2.Instance = TIM2;
  52              		.loc 1 47 3 is_stmt 1 view .LVU5
  53              		.loc 1 47 18 is_stmt 0 view .LVU6
  54 0014 1148     		ldr	r0, .L7
  55 0016 4FF08042 		mov	r2, #1073741824
  56 001a 0260     		str	r2, [r0]
  48:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  57              		.loc 1 48 3 is_stmt 1 view .LVU7
  58              		.loc 1 48 24 is_stmt 0 view .LVU8
  59 001c 4360     		str	r3, [r0, #4]
  49:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 49 3 is_stmt 1 view .LVU9
  61              		.loc 1 49 26 is_stmt 0 view .LVU10
  62 001e 8360     		str	r3, [r0, #8]
  50:Core/Src/tim.c ****   htim2.Init.Period = 65535;
  63              		.loc 1 50 3 is_stmt 1 view .LVU11
  64              		.loc 1 50 21 is_stmt 0 view .LVU12
  65 0020 4FF6FF72 		movw	r2, #65535
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 3


  66 0024 C260     		str	r2, [r0, #12]
  51:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 51 3 is_stmt 1 view .LVU13
  68              		.loc 1 51 28 is_stmt 0 view .LVU14
  69 0026 0361     		str	r3, [r0, #16]
  52:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  70              		.loc 1 52 3 is_stmt 1 view .LVU15
  71              		.loc 1 52 32 is_stmt 0 view .LVU16
  72 0028 8361     		str	r3, [r0, #24]
  53:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
  73              		.loc 1 53 3 is_stmt 1 view .LVU17
  74              		.loc 1 53 23 is_stmt 0 view .LVU18
  75 002a 0123     		movs	r3, #1
  76 002c 0393     		str	r3, [sp, #12]
  54:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  77              		.loc 1 54 3 is_stmt 1 view .LVU19
  55:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  78              		.loc 1 55 3 view .LVU20
  79              		.loc 1 55 24 is_stmt 0 view .LVU21
  80 002e 0593     		str	r3, [sp, #20]
  56:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  81              		.loc 1 56 3 is_stmt 1 view .LVU22
  57:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  82              		.loc 1 57 3 view .LVU23
  58:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  83              		.loc 1 58 3 view .LVU24
  59:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  84              		.loc 1 59 3 view .LVU25
  85              		.loc 1 59 24 is_stmt 0 view .LVU26
  86 0030 0993     		str	r3, [sp, #36]
  60:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  87              		.loc 1 60 3 is_stmt 1 view .LVU27
  61:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  88              		.loc 1 61 3 view .LVU28
  62:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
  89              		.loc 1 62 3 view .LVU29
  90              		.loc 1 62 7 is_stmt 0 view .LVU30
  91 0032 03A9     		add	r1, sp, #12
  92 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  93              	.LVL1:
  94              		.loc 1 62 6 view .LVU31
  95 0038 50B9     		cbnz	r0, .L5
  96              	.L2:
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  97              		.loc 1 66 3 is_stmt 1 view .LVU32
  98              		.loc 1 66 37 is_stmt 0 view .LVU33
  99 003a 0023     		movs	r3, #0
 100 003c 0193     		str	r3, [sp, #4]
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 101              		.loc 1 67 3 is_stmt 1 view .LVU34
 102              		.loc 1 67 33 is_stmt 0 view .LVU35
 103 003e 0293     		str	r3, [sp, #8]
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 104              		.loc 1 68 3 is_stmt 1 view .LVU36
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 4


 105              		.loc 1 68 7 is_stmt 0 view .LVU37
 106 0040 01A9     		add	r1, sp, #4
 107 0042 0648     		ldr	r0, .L7
 108 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 109              	.LVL2:
 110              		.loc 1 68 6 view .LVU38
 111 0048 28B9     		cbnz	r0, .L6
 112              	.L1:
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c **** }
 113              		.loc 1 76 1 view .LVU39
 114 004a 0DB0     		add	sp, sp, #52
 115              	.LCFI2:
 116              		.cfi_remember_state
 117              		.cfi_def_cfa_offset 4
 118              		@ sp needed
 119 004c 5DF804FB 		ldr	pc, [sp], #4
 120              	.L5:
 121              	.LCFI3:
 122              		.cfi_restore_state
  64:Core/Src/tim.c ****   }
 123              		.loc 1 64 5 is_stmt 1 view .LVU40
 124 0050 FFF7FEFF 		bl	Error_Handler
 125              	.LVL3:
 126 0054 F1E7     		b	.L2
 127              	.L6:
  70:Core/Src/tim.c ****   }
 128              		.loc 1 70 5 view .LVU41
 129 0056 FFF7FEFF 		bl	Error_Handler
 130              	.LVL4:
 131              		.loc 1 76 1 is_stmt 0 view .LVU42
 132 005a F6E7     		b	.L1
 133              	.L8:
 134              		.align	2
 135              	.L7:
 136 005c 00000000 		.word	.LANCHOR0
 137              		.cfi_endproc
 138              	.LFE235:
 140              		.section	.text.MX_TIM6_Init,"ax",%progbits
 141              		.align	1
 142              		.global	MX_TIM6_Init
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 146              		.fpu fpv4-sp-d16
 148              	MX_TIM6_Init:
 149              	.LFB237:
  77:Core/Src/tim.c **** /* TIM4 init function */
  78:Core/Src/tim.c **** void MX_TIM4_Init(void)
  79:Core/Src/tim.c **** {
  80:Core/Src/tim.c **** 
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 5


  81:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  86:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  87:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
  92:Core/Src/tim.c ****   htim4.Instance = TIM4;
  93:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
  94:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  95:Core/Src/tim.c ****   htim4.Init.Period = 839;
  96:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  97:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  98:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
  99:Core/Src/tim.c ****   {
 100:Core/Src/tim.c ****     Error_Handler();
 101:Core/Src/tim.c ****   }
 102:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 103:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 104:Core/Src/tim.c ****   {
 105:Core/Src/tim.c ****     Error_Handler();
 106:Core/Src/tim.c ****   }
 107:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 108:Core/Src/tim.c ****   {
 109:Core/Src/tim.c ****     Error_Handler();
 110:Core/Src/tim.c ****   }
 111:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 112:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 113:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 114:Core/Src/tim.c ****   {
 115:Core/Src/tim.c ****     Error_Handler();
 116:Core/Src/tim.c ****   }
 117:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 118:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 119:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 120:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 121:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 122:Core/Src/tim.c ****   {
 123:Core/Src/tim.c ****     Error_Handler();
 124:Core/Src/tim.c ****   }
 125:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 126:Core/Src/tim.c ****   {
 127:Core/Src/tim.c ****     Error_Handler();
 128:Core/Src/tim.c ****   }
 129:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 130:Core/Src/tim.c ****   {
 131:Core/Src/tim.c ****     Error_Handler();
 132:Core/Src/tim.c ****   }
 133:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 134:Core/Src/tim.c ****   {
 135:Core/Src/tim.c ****     Error_Handler();
 136:Core/Src/tim.c ****   }
 137:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 6


 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 140:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c **** }
 143:Core/Src/tim.c **** /* TIM6 init function */
 144:Core/Src/tim.c **** void MX_TIM6_Init(void)
 145:Core/Src/tim.c **** {
 150              		.loc 1 145 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 8
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154 0000 00B5     		push	{lr}
 155              	.LCFI4:
 156              		.cfi_def_cfa_offset 4
 157              		.cfi_offset 14, -4
 158 0002 83B0     		sub	sp, sp, #12
 159              	.LCFI5:
 160              		.cfi_def_cfa_offset 16
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 161              		.loc 1 151 3 view .LVU44
 162              		.loc 1 151 27 is_stmt 0 view .LVU45
 163 0004 0023     		movs	r3, #0
 164 0006 0093     		str	r3, [sp]
 165 0008 0193     		str	r3, [sp, #4]
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
 156:Core/Src/tim.c ****   htim6.Instance = TIM6;
 166              		.loc 1 156 3 is_stmt 1 view .LVU46
 167              		.loc 1 156 18 is_stmt 0 view .LVU47
 168 000a 0E48     		ldr	r0, .L15
 169 000c 0E4A     		ldr	r2, .L15+4
 170 000e 0260     		str	r2, [r0]
 157:Core/Src/tim.c ****   htim6.Init.Prescaler = 83;
 171              		.loc 1 157 3 is_stmt 1 view .LVU48
 172              		.loc 1 157 24 is_stmt 0 view .LVU49
 173 0010 5322     		movs	r2, #83
 174 0012 4260     		str	r2, [r0, #4]
 158:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 175              		.loc 1 158 3 is_stmt 1 view .LVU50
 176              		.loc 1 158 26 is_stmt 0 view .LVU51
 177 0014 8360     		str	r3, [r0, #8]
 159:Core/Src/tim.c ****   htim6.Init.Period = 9;
 178              		.loc 1 159 3 is_stmt 1 view .LVU52
 179              		.loc 1 159 21 is_stmt 0 view .LVU53
 180 0016 0922     		movs	r2, #9
 181 0018 C260     		str	r2, [r0, #12]
 160:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 182              		.loc 1 160 3 is_stmt 1 view .LVU54
 183              		.loc 1 160 32 is_stmt 0 view .LVU55
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 7


 184 001a 8361     		str	r3, [r0, #24]
 161:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 185              		.loc 1 161 3 is_stmt 1 view .LVU56
 186              		.loc 1 161 7 is_stmt 0 view .LVU57
 187 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
 188              	.LVL5:
 189              		.loc 1 161 6 view .LVU58
 190 0020 50B9     		cbnz	r0, .L13
 191              	.L10:
 162:Core/Src/tim.c ****   {
 163:Core/Src/tim.c ****     Error_Handler();
 164:Core/Src/tim.c ****   }
 165:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 192              		.loc 1 165 3 is_stmt 1 view .LVU59
 193              		.loc 1 165 37 is_stmt 0 view .LVU60
 194 0022 0023     		movs	r3, #0
 195 0024 0093     		str	r3, [sp]
 166:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 196              		.loc 1 166 3 is_stmt 1 view .LVU61
 197              		.loc 1 166 33 is_stmt 0 view .LVU62
 198 0026 0193     		str	r3, [sp, #4]
 167:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 199              		.loc 1 167 3 is_stmt 1 view .LVU63
 200              		.loc 1 167 7 is_stmt 0 view .LVU64
 201 0028 6946     		mov	r1, sp
 202 002a 0648     		ldr	r0, .L15
 203 002c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 204              	.LVL6:
 205              		.loc 1 167 6 view .LVU65
 206 0030 28B9     		cbnz	r0, .L14
 207              	.L9:
 168:Core/Src/tim.c ****   {
 169:Core/Src/tim.c ****     Error_Handler();
 170:Core/Src/tim.c ****   }
 171:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 172:Core/Src/tim.c **** 
 173:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c **** }
 208              		.loc 1 175 1 view .LVU66
 209 0032 03B0     		add	sp, sp, #12
 210              	.LCFI6:
 211              		.cfi_remember_state
 212              		.cfi_def_cfa_offset 4
 213              		@ sp needed
 214 0034 5DF804FB 		ldr	pc, [sp], #4
 215              	.L13:
 216              	.LCFI7:
 217              		.cfi_restore_state
 163:Core/Src/tim.c ****   }
 218              		.loc 1 163 5 is_stmt 1 view .LVU67
 219 0038 FFF7FEFF 		bl	Error_Handler
 220              	.LVL7:
 221 003c F1E7     		b	.L10
 222              	.L14:
 169:Core/Src/tim.c ****   }
 223              		.loc 1 169 5 view .LVU68
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 8


 224 003e FFF7FEFF 		bl	Error_Handler
 225              	.LVL8:
 226              		.loc 1 175 1 is_stmt 0 view .LVU69
 227 0042 F6E7     		b	.L9
 228              	.L16:
 229              		.align	2
 230              	.L15:
 231 0044 00000000 		.word	.LANCHOR1
 232 0048 00100040 		.word	1073745920
 233              		.cfi_endproc
 234              	.LFE237:
 236              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 237              		.align	1
 238              		.global	HAL_TIM_Encoder_MspInit
 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 242              		.fpu fpv4-sp-d16
 244              	HAL_TIM_Encoder_MspInit:
 245              	.LVL9:
 246              	.LFB240:
 176:Core/Src/tim.c **** /* TIM9 init function */
 177:Core/Src/tim.c **** void MX_TIM9_Init(void)
 178:Core/Src/tim.c **** {
 179:Core/Src/tim.c **** 
 180:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_Init 0 */
 181:Core/Src/tim.c **** 
 182:Core/Src/tim.c ****   /* USER CODE END TIM9_Init 0 */
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_Init 1 */
 187:Core/Src/tim.c **** 
 188:Core/Src/tim.c ****   /* USER CODE END TIM9_Init 1 */
 189:Core/Src/tim.c ****   htim9.Instance = TIM9;
 190:Core/Src/tim.c ****   htim9.Init.Prescaler = 83;
 191:Core/Src/tim.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 192:Core/Src/tim.c ****   htim9.Init.Period = 99;
 193:Core/Src/tim.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 194:Core/Src/tim.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 195:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 196:Core/Src/tim.c ****   {
 197:Core/Src/tim.c ****     Error_Handler();
 198:Core/Src/tim.c ****   }
 199:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 200:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 201:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 202:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 203:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 204:Core/Src/tim.c ****   {
 205:Core/Src/tim.c ****     Error_Handler();
 206:Core/Src/tim.c ****   }
 207:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 208:Core/Src/tim.c ****   {
 209:Core/Src/tim.c ****     Error_Handler();
 210:Core/Src/tim.c ****   }
 211:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_Init 2 */
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 9


 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c ****   /* USER CODE END TIM9_Init 2 */
 214:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim9);
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c **** }
 217:Core/Src/tim.c **** /* TIM12 init function */
 218:Core/Src/tim.c **** void MX_TIM12_Init(void)
 219:Core/Src/tim.c **** {
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 0 */
 222:Core/Src/tim.c **** 
 223:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 0 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 226:Core/Src/tim.c **** 
 227:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 1 */
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 1 */
 230:Core/Src/tim.c ****   htim12.Instance = TIM12;
 231:Core/Src/tim.c ****   htim12.Init.Prescaler = 0;
 232:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 233:Core/Src/tim.c ****   htim12.Init.Period = 65535;
 234:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 235:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 236:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 237:Core/Src/tim.c ****   {
 238:Core/Src/tim.c ****     Error_Handler();
 239:Core/Src/tim.c ****   }
 240:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 241:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 242:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 243:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 244:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 245:Core/Src/tim.c ****   {
 246:Core/Src/tim.c ****     Error_Handler();
 247:Core/Src/tim.c ****   }
 248:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 2 */
 249:Core/Src/tim.c **** 
 250:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 2 */
 251:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim12);
 252:Core/Src/tim.c **** 
 253:Core/Src/tim.c **** }
 254:Core/Src/tim.c **** 
 255:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 256:Core/Src/tim.c **** {
 247              		.loc 1 256 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 32
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251              		.loc 1 256 1 is_stmt 0 view .LVU71
 252 0000 00B5     		push	{lr}
 253              	.LCFI8:
 254              		.cfi_def_cfa_offset 4
 255              		.cfi_offset 14, -4
 256 0002 89B0     		sub	sp, sp, #36
 257              	.LCFI9:
 258              		.cfi_def_cfa_offset 40
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 10


 257:Core/Src/tim.c **** 
 258:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 259              		.loc 1 258 3 is_stmt 1 view .LVU72
 260              		.loc 1 258 20 is_stmt 0 view .LVU73
 261 0004 0023     		movs	r3, #0
 262 0006 0393     		str	r3, [sp, #12]
 263 0008 0493     		str	r3, [sp, #16]
 264 000a 0593     		str	r3, [sp, #20]
 265 000c 0693     		str	r3, [sp, #24]
 266 000e 0793     		str	r3, [sp, #28]
 259:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 267              		.loc 1 259 3 is_stmt 1 view .LVU74
 268              		.loc 1 259 23 is_stmt 0 view .LVU75
 269 0010 0368     		ldr	r3, [r0]
 270              		.loc 1 259 5 view .LVU76
 271 0012 B3F1804F 		cmp	r3, #1073741824
 272 0016 02D0     		beq	.L20
 273              	.LVL10:
 274              	.L17:
 260:Core/Src/tim.c ****   {
 261:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 262:Core/Src/tim.c **** 
 263:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 264:Core/Src/tim.c ****     /* TIM2 clock enable */
 265:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 266:Core/Src/tim.c **** 
 267:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 268:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 269:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 270:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 271:Core/Src/tim.c ****     */
 272:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 273:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 274:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 275:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 276:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 277:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 280:Core/Src/tim.c **** 
 281:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 282:Core/Src/tim.c ****   }
 283:Core/Src/tim.c **** }
 275              		.loc 1 283 1 view .LVU77
 276 0018 09B0     		add	sp, sp, #36
 277              	.LCFI10:
 278              		.cfi_remember_state
 279              		.cfi_def_cfa_offset 4
 280              		@ sp needed
 281 001a 5DF804FB 		ldr	pc, [sp], #4
 282              	.LVL11:
 283              	.L20:
 284              	.LCFI11:
 285              		.cfi_restore_state
 265:Core/Src/tim.c **** 
 286              		.loc 1 265 5 is_stmt 1 view .LVU78
 287              	.LBB2:
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 11


 265:Core/Src/tim.c **** 
 288              		.loc 1 265 5 view .LVU79
 289 001e 0021     		movs	r1, #0
 290 0020 0191     		str	r1, [sp, #4]
 265:Core/Src/tim.c **** 
 291              		.loc 1 265 5 view .LVU80
 292 0022 03F50E33 		add	r3, r3, #145408
 293 0026 1A6C     		ldr	r2, [r3, #64]
 294 0028 42F00102 		orr	r2, r2, #1
 295 002c 1A64     		str	r2, [r3, #64]
 265:Core/Src/tim.c **** 
 296              		.loc 1 265 5 view .LVU81
 297 002e 1A6C     		ldr	r2, [r3, #64]
 298 0030 02F00102 		and	r2, r2, #1
 299 0034 0192     		str	r2, [sp, #4]
 265:Core/Src/tim.c **** 
 300              		.loc 1 265 5 view .LVU82
 301 0036 019A     		ldr	r2, [sp, #4]
 302              	.LBE2:
 265:Core/Src/tim.c **** 
 303              		.loc 1 265 5 view .LVU83
 267:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 304              		.loc 1 267 5 view .LVU84
 305              	.LBB3:
 267:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 306              		.loc 1 267 5 view .LVU85
 307 0038 0291     		str	r1, [sp, #8]
 267:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 308              		.loc 1 267 5 view .LVU86
 309 003a 1A6B     		ldr	r2, [r3, #48]
 310 003c 42F00102 		orr	r2, r2, #1
 311 0040 1A63     		str	r2, [r3, #48]
 267:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 312              		.loc 1 267 5 view .LVU87
 313 0042 1B6B     		ldr	r3, [r3, #48]
 314 0044 03F00103 		and	r3, r3, #1
 315 0048 0293     		str	r3, [sp, #8]
 267:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 316              		.loc 1 267 5 view .LVU88
 317 004a 029B     		ldr	r3, [sp, #8]
 318              	.LBE3:
 267:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 319              		.loc 1 267 5 view .LVU89
 272:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 320              		.loc 1 272 5 view .LVU90
 272:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 321              		.loc 1 272 25 is_stmt 0 view .LVU91
 322 004c 0323     		movs	r3, #3
 323 004e 0393     		str	r3, [sp, #12]
 273:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 324              		.loc 1 273 5 is_stmt 1 view .LVU92
 273:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 325              		.loc 1 273 26 is_stmt 0 view .LVU93
 326 0050 0223     		movs	r3, #2
 327 0052 0493     		str	r3, [sp, #16]
 274:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 328              		.loc 1 274 5 is_stmt 1 view .LVU94
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 12


 275:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 329              		.loc 1 275 5 view .LVU95
 276:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 330              		.loc 1 276 5 view .LVU96
 276:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 331              		.loc 1 276 31 is_stmt 0 view .LVU97
 332 0054 0123     		movs	r3, #1
 333 0056 0793     		str	r3, [sp, #28]
 277:Core/Src/tim.c **** 
 334              		.loc 1 277 5 is_stmt 1 view .LVU98
 335 0058 03A9     		add	r1, sp, #12
 336 005a 0248     		ldr	r0, .L21
 337              	.LVL12:
 277:Core/Src/tim.c **** 
 338              		.loc 1 277 5 is_stmt 0 view .LVU99
 339 005c FFF7FEFF 		bl	HAL_GPIO_Init
 340              	.LVL13:
 341              		.loc 1 283 1 view .LVU100
 342 0060 DAE7     		b	.L17
 343              	.L22:
 344 0062 00BF     		.align	2
 345              	.L21:
 346 0064 00000240 		.word	1073872896
 347              		.cfi_endproc
 348              	.LFE240:
 350              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 351              		.align	1
 352              		.global	HAL_TIM_Base_MspInit
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 356              		.fpu fpv4-sp-d16
 358              	HAL_TIM_Base_MspInit:
 359              	.LVL14:
 360              	.LFB241:
 284:Core/Src/tim.c **** 
 285:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 286:Core/Src/tim.c **** {
 361              		.loc 1 286 1 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 8
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365              		@ link register save eliminated.
 366              		.loc 1 286 1 is_stmt 0 view .LVU102
 367 0000 82B0     		sub	sp, sp, #8
 368              	.LCFI12:
 369              		.cfi_def_cfa_offset 8
 287:Core/Src/tim.c **** 
 288:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM4)
 370              		.loc 1 288 3 is_stmt 1 view .LVU103
 371              		.loc 1 288 20 is_stmt 0 view .LVU104
 372 0002 0368     		ldr	r3, [r0]
 373              		.loc 1 288 5 view .LVU105
 374 0004 104A     		ldr	r2, .L29
 375 0006 9342     		cmp	r3, r2
 376 0008 04D0     		beq	.L27
 289:Core/Src/tim.c ****   {
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 13


 290:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 291:Core/Src/tim.c **** 
 292:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 293:Core/Src/tim.c ****     /* TIM4 clock enable */
 294:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 295:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 296:Core/Src/tim.c **** 
 297:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 298:Core/Src/tim.c ****   }
 299:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 377              		.loc 1 299 8 is_stmt 1 view .LVU106
 378              		.loc 1 299 10 is_stmt 0 view .LVU107
 379 000a 104A     		ldr	r2, .L29+4
 380 000c 9342     		cmp	r3, r2
 381 000e 0ED0     		beq	.L28
 382              	.L23:
 300:Core/Src/tim.c ****   {
 301:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 302:Core/Src/tim.c **** 
 303:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 304:Core/Src/tim.c ****     /* TIM6 clock enable */
 305:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 306:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 307:Core/Src/tim.c **** 
 308:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 309:Core/Src/tim.c ****   }
 310:Core/Src/tim.c **** }
 383              		.loc 1 310 1 view .LVU108
 384 0010 02B0     		add	sp, sp, #8
 385              	.LCFI13:
 386              		.cfi_remember_state
 387              		.cfi_def_cfa_offset 0
 388              		@ sp needed
 389 0012 7047     		bx	lr
 390              	.L27:
 391              	.LCFI14:
 392              		.cfi_restore_state
 294:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 393              		.loc 1 294 5 is_stmt 1 view .LVU109
 394              	.LBB4:
 294:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 395              		.loc 1 294 5 view .LVU110
 396 0014 0023     		movs	r3, #0
 397 0016 0093     		str	r3, [sp]
 294:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 398              		.loc 1 294 5 view .LVU111
 399 0018 0D4B     		ldr	r3, .L29+8
 400 001a 1A6C     		ldr	r2, [r3, #64]
 401 001c 42F00402 		orr	r2, r2, #4
 402 0020 1A64     		str	r2, [r3, #64]
 294:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 403              		.loc 1 294 5 view .LVU112
 404 0022 1B6C     		ldr	r3, [r3, #64]
 405 0024 03F00403 		and	r3, r3, #4
 406 0028 0093     		str	r3, [sp]
 294:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 407              		.loc 1 294 5 view .LVU113
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 14


 408 002a 009B     		ldr	r3, [sp]
 409              	.LBE4:
 294:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 410              		.loc 1 294 5 view .LVU114
 411 002c F0E7     		b	.L23
 412              	.L28:
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 413              		.loc 1 305 5 view .LVU115
 414              	.LBB5:
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 415              		.loc 1 305 5 view .LVU116
 416 002e 0023     		movs	r3, #0
 417 0030 0193     		str	r3, [sp, #4]
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 418              		.loc 1 305 5 view .LVU117
 419 0032 074B     		ldr	r3, .L29+8
 420 0034 1A6C     		ldr	r2, [r3, #64]
 421 0036 42F01002 		orr	r2, r2, #16
 422 003a 1A64     		str	r2, [r3, #64]
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 423              		.loc 1 305 5 view .LVU118
 424 003c 1B6C     		ldr	r3, [r3, #64]
 425 003e 03F01003 		and	r3, r3, #16
 426 0042 0193     		str	r3, [sp, #4]
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 427              		.loc 1 305 5 view .LVU119
 428 0044 019B     		ldr	r3, [sp, #4]
 429              	.LBE5:
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 430              		.loc 1 305 5 view .LVU120
 431              		.loc 1 310 1 is_stmt 0 view .LVU121
 432 0046 E3E7     		b	.L23
 433              	.L30:
 434              		.align	2
 435              	.L29:
 436 0048 00080040 		.word	1073743872
 437 004c 00100040 		.word	1073745920
 438 0050 00380240 		.word	1073887232
 439              		.cfi_endproc
 440              	.LFE241:
 442              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 443              		.align	1
 444              		.global	HAL_TIM_PWM_MspInit
 445              		.syntax unified
 446              		.thumb
 447              		.thumb_func
 448              		.fpu fpv4-sp-d16
 450              	HAL_TIM_PWM_MspInit:
 451              	.LVL15:
 452              	.LFB242:
 311:Core/Src/tim.c **** 
 312:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 313:Core/Src/tim.c **** {
 453              		.loc 1 313 1 is_stmt 1 view -0
 454              		.cfi_startproc
 455              		@ args = 0, pretend = 0, frame = 8
 456              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 15


 457              		@ link register save eliminated.
 458              		.loc 1 313 1 is_stmt 0 view .LVU123
 459 0000 82B0     		sub	sp, sp, #8
 460              	.LCFI15:
 461              		.cfi_def_cfa_offset 8
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM9)
 462              		.loc 1 315 3 is_stmt 1 view .LVU124
 463              		.loc 1 315 19 is_stmt 0 view .LVU125
 464 0002 0368     		ldr	r3, [r0]
 465              		.loc 1 315 5 view .LVU126
 466 0004 104A     		ldr	r2, .L37
 467 0006 9342     		cmp	r3, r2
 468 0008 04D0     		beq	.L35
 316:Core/Src/tim.c ****   {
 317:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 0 */
 318:Core/Src/tim.c **** 
 319:Core/Src/tim.c ****   /* USER CODE END TIM9_MspInit 0 */
 320:Core/Src/tim.c ****     /* TIM9 clock enable */
 321:Core/Src/tim.c ****     __HAL_RCC_TIM9_CLK_ENABLE();
 322:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 323:Core/Src/tim.c **** 
 324:Core/Src/tim.c ****   /* USER CODE END TIM9_MspInit 1 */
 325:Core/Src/tim.c ****   }
 326:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM12)
 469              		.loc 1 326 8 is_stmt 1 view .LVU127
 470              		.loc 1 326 10 is_stmt 0 view .LVU128
 471 000a 104A     		ldr	r2, .L37+4
 472 000c 9342     		cmp	r3, r2
 473 000e 0ED0     		beq	.L36
 474              	.L31:
 327:Core/Src/tim.c ****   {
 328:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 0 */
 329:Core/Src/tim.c **** 
 330:Core/Src/tim.c ****   /* USER CODE END TIM12_MspInit 0 */
 331:Core/Src/tim.c ****     /* TIM12 clock enable */
 332:Core/Src/tim.c ****     __HAL_RCC_TIM12_CLK_ENABLE();
 333:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 334:Core/Src/tim.c **** 
 335:Core/Src/tim.c ****   /* USER CODE END TIM12_MspInit 1 */
 336:Core/Src/tim.c ****   }
 337:Core/Src/tim.c **** }
 475              		.loc 1 337 1 view .LVU129
 476 0010 02B0     		add	sp, sp, #8
 477              	.LCFI16:
 478              		.cfi_remember_state
 479              		.cfi_def_cfa_offset 0
 480              		@ sp needed
 481 0012 7047     		bx	lr
 482              	.L35:
 483              	.LCFI17:
 484              		.cfi_restore_state
 321:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 485              		.loc 1 321 5 is_stmt 1 view .LVU130
 486              	.LBB6:
 321:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 487              		.loc 1 321 5 view .LVU131
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 16


 488 0014 0023     		movs	r3, #0
 489 0016 0093     		str	r3, [sp]
 321:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 490              		.loc 1 321 5 view .LVU132
 491 0018 0D4B     		ldr	r3, .L37+8
 492 001a 5A6C     		ldr	r2, [r3, #68]
 493 001c 42F48032 		orr	r2, r2, #65536
 494 0020 5A64     		str	r2, [r3, #68]
 321:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 495              		.loc 1 321 5 view .LVU133
 496 0022 5B6C     		ldr	r3, [r3, #68]
 497 0024 03F48033 		and	r3, r3, #65536
 498 0028 0093     		str	r3, [sp]
 321:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 499              		.loc 1 321 5 view .LVU134
 500 002a 009B     		ldr	r3, [sp]
 501              	.LBE6:
 321:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 502              		.loc 1 321 5 view .LVU135
 503 002c F0E7     		b	.L31
 504              	.L36:
 332:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 505              		.loc 1 332 5 view .LVU136
 506              	.LBB7:
 332:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 507              		.loc 1 332 5 view .LVU137
 508 002e 0023     		movs	r3, #0
 509 0030 0193     		str	r3, [sp, #4]
 332:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 510              		.loc 1 332 5 view .LVU138
 511 0032 074B     		ldr	r3, .L37+8
 512 0034 1A6C     		ldr	r2, [r3, #64]
 513 0036 42F04002 		orr	r2, r2, #64
 514 003a 1A64     		str	r2, [r3, #64]
 332:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 515              		.loc 1 332 5 view .LVU139
 516 003c 1B6C     		ldr	r3, [r3, #64]
 517 003e 03F04003 		and	r3, r3, #64
 518 0042 0193     		str	r3, [sp, #4]
 332:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 519              		.loc 1 332 5 view .LVU140
 520 0044 019B     		ldr	r3, [sp, #4]
 521              	.LBE7:
 332:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 522              		.loc 1 332 5 view .LVU141
 523              		.loc 1 337 1 is_stmt 0 view .LVU142
 524 0046 E3E7     		b	.L31
 525              	.L38:
 526              		.align	2
 527              	.L37:
 528 0048 00400140 		.word	1073823744
 529 004c 00180040 		.word	1073747968
 530 0050 00380240 		.word	1073887232
 531              		.cfi_endproc
 532              	.LFE242:
 534              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 535              		.align	1
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 17


 536              		.global	HAL_TIM_MspPostInit
 537              		.syntax unified
 538              		.thumb
 539              		.thumb_func
 540              		.fpu fpv4-sp-d16
 542              	HAL_TIM_MspPostInit:
 543              	.LVL16:
 544              	.LFB243:
 338:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 339:Core/Src/tim.c **** {
 545              		.loc 1 339 1 is_stmt 1 view -0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 32
 548              		@ frame_needed = 0, uses_anonymous_args = 0
 549              		.loc 1 339 1 is_stmt 0 view .LVU144
 550 0000 00B5     		push	{lr}
 551              	.LCFI18:
 552              		.cfi_def_cfa_offset 4
 553              		.cfi_offset 14, -4
 554 0002 89B0     		sub	sp, sp, #36
 555              	.LCFI19:
 556              		.cfi_def_cfa_offset 40
 340:Core/Src/tim.c **** 
 341:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 557              		.loc 1 341 3 is_stmt 1 view .LVU145
 558              		.loc 1 341 20 is_stmt 0 view .LVU146
 559 0004 0023     		movs	r3, #0
 560 0006 0393     		str	r3, [sp, #12]
 561 0008 0493     		str	r3, [sp, #16]
 562 000a 0593     		str	r3, [sp, #20]
 563 000c 0693     		str	r3, [sp, #24]
 564 000e 0793     		str	r3, [sp, #28]
 342:Core/Src/tim.c ****   if(timHandle->Instance==TIM4)
 565              		.loc 1 342 3 is_stmt 1 view .LVU147
 566              		.loc 1 342 15 is_stmt 0 view .LVU148
 567 0010 0368     		ldr	r3, [r0]
 568              		.loc 1 342 5 view .LVU149
 569 0012 294A     		ldr	r2, .L47
 570 0014 9342     		cmp	r3, r2
 571 0016 08D0     		beq	.L44
 343:Core/Src/tim.c ****   {
 344:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 347:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 348:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 349:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 350:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 351:Core/Src/tim.c ****     PB8     ------> TIM4_CH3
 352:Core/Src/tim.c ****     PB9     ------> TIM4_CH4
 353:Core/Src/tim.c ****     */
 354:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 355:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 356:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 357:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 358:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 359:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 18


 360:Core/Src/tim.c **** 
 361:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 362:Core/Src/tim.c **** 
 363:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 364:Core/Src/tim.c ****   }
 365:Core/Src/tim.c ****   else if(timHandle->Instance==TIM9)
 572              		.loc 1 365 8 is_stmt 1 view .LVU150
 573              		.loc 1 365 10 is_stmt 0 view .LVU151
 574 0018 284A     		ldr	r2, .L47+4
 575 001a 9342     		cmp	r3, r2
 576 001c 1CD0     		beq	.L45
 366:Core/Src/tim.c ****   {
 367:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspPostInit 0 */
 368:Core/Src/tim.c **** 
 369:Core/Src/tim.c ****   /* USER CODE END TIM9_MspPostInit 0 */
 370:Core/Src/tim.c **** 
 371:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 372:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 373:Core/Src/tim.c ****     PA2     ------> TIM9_CH1
 374:Core/Src/tim.c ****     PA3     ------> TIM9_CH2
 375:Core/Src/tim.c ****     */
 376:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 377:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 378:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 379:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 380:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 381:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 382:Core/Src/tim.c **** 
 383:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspPostInit 1 */
 384:Core/Src/tim.c **** 
 385:Core/Src/tim.c ****   /* USER CODE END TIM9_MspPostInit 1 */
 386:Core/Src/tim.c ****   }
 387:Core/Src/tim.c ****   else if(timHandle->Instance==TIM12)
 577              		.loc 1 387 8 is_stmt 1 view .LVU152
 578              		.loc 1 387 10 is_stmt 0 view .LVU153
 579 001e 284A     		ldr	r2, .L47+8
 580 0020 9342     		cmp	r3, r2
 581 0022 30D0     		beq	.L46
 582              	.LVL17:
 583              	.L39:
 388:Core/Src/tim.c ****   {
 389:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspPostInit 0 */
 390:Core/Src/tim.c **** 
 391:Core/Src/tim.c ****   /* USER CODE END TIM12_MspPostInit 0 */
 392:Core/Src/tim.c **** 
 393:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 394:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 395:Core/Src/tim.c ****     PB15     ------> TIM12_CH2
 396:Core/Src/tim.c ****     */
 397:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 398:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 399:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 400:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 401:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 402:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 403:Core/Src/tim.c **** 
 404:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspPostInit 1 */
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 19


 405:Core/Src/tim.c **** 
 406:Core/Src/tim.c ****   /* USER CODE END TIM12_MspPostInit 1 */
 407:Core/Src/tim.c ****   }
 408:Core/Src/tim.c **** 
 409:Core/Src/tim.c **** }
 584              		.loc 1 409 1 view .LVU154
 585 0024 09B0     		add	sp, sp, #36
 586              	.LCFI20:
 587              		.cfi_remember_state
 588              		.cfi_def_cfa_offset 4
 589              		@ sp needed
 590 0026 5DF804FB 		ldr	pc, [sp], #4
 591              	.LVL18:
 592              	.L44:
 593              	.LCFI21:
 594              		.cfi_restore_state
 347:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 595              		.loc 1 347 5 is_stmt 1 view .LVU155
 596              	.LBB8:
 347:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 597              		.loc 1 347 5 view .LVU156
 598 002a 0023     		movs	r3, #0
 599 002c 0093     		str	r3, [sp]
 347:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 600              		.loc 1 347 5 view .LVU157
 601 002e 254B     		ldr	r3, .L47+12
 602 0030 1A6B     		ldr	r2, [r3, #48]
 603 0032 42F00202 		orr	r2, r2, #2
 604 0036 1A63     		str	r2, [r3, #48]
 347:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 605              		.loc 1 347 5 view .LVU158
 606 0038 1B6B     		ldr	r3, [r3, #48]
 607 003a 03F00203 		and	r3, r3, #2
 608 003e 0093     		str	r3, [sp]
 347:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 609              		.loc 1 347 5 view .LVU159
 610 0040 009B     		ldr	r3, [sp]
 611              	.LBE8:
 347:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 612              		.loc 1 347 5 view .LVU160
 354:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 613              		.loc 1 354 5 view .LVU161
 354:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 614              		.loc 1 354 25 is_stmt 0 view .LVU162
 615 0042 4FF47073 		mov	r3, #960
 616 0046 0393     		str	r3, [sp, #12]
 355:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 617              		.loc 1 355 5 is_stmt 1 view .LVU163
 355:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 618              		.loc 1 355 26 is_stmt 0 view .LVU164
 619 0048 0223     		movs	r3, #2
 620 004a 0493     		str	r3, [sp, #16]
 356:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 621              		.loc 1 356 5 is_stmt 1 view .LVU165
 357:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 622              		.loc 1 357 5 view .LVU166
 358:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 20


 623              		.loc 1 358 5 view .LVU167
 358:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 624              		.loc 1 358 31 is_stmt 0 view .LVU168
 625 004c 0793     		str	r3, [sp, #28]
 359:Core/Src/tim.c **** 
 626              		.loc 1 359 5 is_stmt 1 view .LVU169
 627 004e 03A9     		add	r1, sp, #12
 628 0050 1D48     		ldr	r0, .L47+16
 629              	.LVL19:
 359:Core/Src/tim.c **** 
 630              		.loc 1 359 5 is_stmt 0 view .LVU170
 631 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 632              	.LVL20:
 633 0056 E5E7     		b	.L39
 634              	.LVL21:
 635              	.L45:
 371:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 636              		.loc 1 371 5 is_stmt 1 view .LVU171
 637              	.LBB9:
 371:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 638              		.loc 1 371 5 view .LVU172
 639 0058 0023     		movs	r3, #0
 640 005a 0193     		str	r3, [sp, #4]
 371:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 641              		.loc 1 371 5 view .LVU173
 642 005c 194B     		ldr	r3, .L47+12
 643 005e 1A6B     		ldr	r2, [r3, #48]
 644 0060 42F00102 		orr	r2, r2, #1
 645 0064 1A63     		str	r2, [r3, #48]
 371:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 646              		.loc 1 371 5 view .LVU174
 647 0066 1B6B     		ldr	r3, [r3, #48]
 648 0068 03F00103 		and	r3, r3, #1
 649 006c 0193     		str	r3, [sp, #4]
 371:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 650              		.loc 1 371 5 view .LVU175
 651 006e 019B     		ldr	r3, [sp, #4]
 652              	.LBE9:
 371:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 653              		.loc 1 371 5 view .LVU176
 376:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 654              		.loc 1 376 5 view .LVU177
 376:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 655              		.loc 1 376 25 is_stmt 0 view .LVU178
 656 0070 0C23     		movs	r3, #12
 657 0072 0393     		str	r3, [sp, #12]
 377:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 658              		.loc 1 377 5 is_stmt 1 view .LVU179
 377:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 659              		.loc 1 377 26 is_stmt 0 view .LVU180
 660 0074 0223     		movs	r3, #2
 661 0076 0493     		str	r3, [sp, #16]
 378:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 662              		.loc 1 378 5 is_stmt 1 view .LVU181
 379:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 663              		.loc 1 379 5 view .LVU182
 380:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 21


 664              		.loc 1 380 5 view .LVU183
 380:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 665              		.loc 1 380 31 is_stmt 0 view .LVU184
 666 0078 0323     		movs	r3, #3
 667 007a 0793     		str	r3, [sp, #28]
 381:Core/Src/tim.c **** 
 668              		.loc 1 381 5 is_stmt 1 view .LVU185
 669 007c 03A9     		add	r1, sp, #12
 670 007e 1348     		ldr	r0, .L47+20
 671              	.LVL22:
 381:Core/Src/tim.c **** 
 672              		.loc 1 381 5 is_stmt 0 view .LVU186
 673 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 674              	.LVL23:
 675 0084 CEE7     		b	.L39
 676              	.LVL24:
 677              	.L46:
 393:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 678              		.loc 1 393 5 is_stmt 1 view .LVU187
 679              	.LBB10:
 393:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 680              		.loc 1 393 5 view .LVU188
 681 0086 0023     		movs	r3, #0
 682 0088 0293     		str	r3, [sp, #8]
 393:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 683              		.loc 1 393 5 view .LVU189
 684 008a 0E4B     		ldr	r3, .L47+12
 685 008c 1A6B     		ldr	r2, [r3, #48]
 686 008e 42F00202 		orr	r2, r2, #2
 687 0092 1A63     		str	r2, [r3, #48]
 393:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 688              		.loc 1 393 5 view .LVU190
 689 0094 1B6B     		ldr	r3, [r3, #48]
 690 0096 03F00203 		and	r3, r3, #2
 691 009a 0293     		str	r3, [sp, #8]
 393:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 692              		.loc 1 393 5 view .LVU191
 693 009c 029B     		ldr	r3, [sp, #8]
 694              	.LBE10:
 393:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 695              		.loc 1 393 5 view .LVU192
 397:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 696              		.loc 1 397 5 view .LVU193
 397:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 697              		.loc 1 397 25 is_stmt 0 view .LVU194
 698 009e 4FF40043 		mov	r3, #32768
 699 00a2 0393     		str	r3, [sp, #12]
 398:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 700              		.loc 1 398 5 is_stmt 1 view .LVU195
 398:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 701              		.loc 1 398 26 is_stmt 0 view .LVU196
 702 00a4 0223     		movs	r3, #2
 703 00a6 0493     		str	r3, [sp, #16]
 399:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 704              		.loc 1 399 5 is_stmt 1 view .LVU197
 400:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 705              		.loc 1 400 5 view .LVU198
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 22


 401:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 706              		.loc 1 401 5 view .LVU199
 401:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 707              		.loc 1 401 31 is_stmt 0 view .LVU200
 708 00a8 0923     		movs	r3, #9
 709 00aa 0793     		str	r3, [sp, #28]
 402:Core/Src/tim.c **** 
 710              		.loc 1 402 5 is_stmt 1 view .LVU201
 711 00ac 03A9     		add	r1, sp, #12
 712 00ae 0648     		ldr	r0, .L47+16
 713              	.LVL25:
 402:Core/Src/tim.c **** 
 714              		.loc 1 402 5 is_stmt 0 view .LVU202
 715 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 716              	.LVL26:
 717              		.loc 1 409 1 view .LVU203
 718 00b4 B6E7     		b	.L39
 719              	.L48:
 720 00b6 00BF     		.align	2
 721              	.L47:
 722 00b8 00080040 		.word	1073743872
 723 00bc 00400140 		.word	1073823744
 724 00c0 00180040 		.word	1073747968
 725 00c4 00380240 		.word	1073887232
 726 00c8 00040240 		.word	1073873920
 727 00cc 00000240 		.word	1073872896
 728              		.cfi_endproc
 729              	.LFE243:
 731              		.section	.text.MX_TIM4_Init,"ax",%progbits
 732              		.align	1
 733              		.global	MX_TIM4_Init
 734              		.syntax unified
 735              		.thumb
 736              		.thumb_func
 737              		.fpu fpv4-sp-d16
 739              	MX_TIM4_Init:
 740              	.LFB236:
  79:Core/Src/tim.c **** 
 741              		.loc 1 79 1 is_stmt 1 view -0
 742              		.cfi_startproc
 743              		@ args = 0, pretend = 0, frame = 56
 744              		@ frame_needed = 0, uses_anonymous_args = 0
 745 0000 00B5     		push	{lr}
 746              	.LCFI22:
 747              		.cfi_def_cfa_offset 4
 748              		.cfi_offset 14, -4
 749 0002 8FB0     		sub	sp, sp, #60
 750              	.LCFI23:
 751              		.cfi_def_cfa_offset 64
  85:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 752              		.loc 1 85 3 view .LVU205
  85:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 753              		.loc 1 85 26 is_stmt 0 view .LVU206
 754 0004 0023     		movs	r3, #0
 755 0006 0A93     		str	r3, [sp, #40]
 756 0008 0B93     		str	r3, [sp, #44]
 757 000a 0C93     		str	r3, [sp, #48]
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 23


 758 000c 0D93     		str	r3, [sp, #52]
  86:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 759              		.loc 1 86 3 is_stmt 1 view .LVU207
  86:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 760              		.loc 1 86 27 is_stmt 0 view .LVU208
 761 000e 0893     		str	r3, [sp, #32]
 762 0010 0993     		str	r3, [sp, #36]
  87:Core/Src/tim.c **** 
 763              		.loc 1 87 3 is_stmt 1 view .LVU209
  87:Core/Src/tim.c **** 
 764              		.loc 1 87 22 is_stmt 0 view .LVU210
 765 0012 0193     		str	r3, [sp, #4]
 766 0014 0293     		str	r3, [sp, #8]
 767 0016 0393     		str	r3, [sp, #12]
 768 0018 0493     		str	r3, [sp, #16]
 769 001a 0593     		str	r3, [sp, #20]
 770 001c 0693     		str	r3, [sp, #24]
 771 001e 0793     		str	r3, [sp, #28]
  92:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 772              		.loc 1 92 3 is_stmt 1 view .LVU211
  92:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 773              		.loc 1 92 18 is_stmt 0 view .LVU212
 774 0020 2F48     		ldr	r0, .L67
 775 0022 304A     		ldr	r2, .L67+4
 776 0024 0260     		str	r2, [r0]
  93:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 777              		.loc 1 93 3 is_stmt 1 view .LVU213
  93:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 778              		.loc 1 93 24 is_stmt 0 view .LVU214
 779 0026 4360     		str	r3, [r0, #4]
  94:Core/Src/tim.c ****   htim4.Init.Period = 839;
 780              		.loc 1 94 3 is_stmt 1 view .LVU215
  94:Core/Src/tim.c ****   htim4.Init.Period = 839;
 781              		.loc 1 94 26 is_stmt 0 view .LVU216
 782 0028 8360     		str	r3, [r0, #8]
  95:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 783              		.loc 1 95 3 is_stmt 1 view .LVU217
  95:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 784              		.loc 1 95 21 is_stmt 0 view .LVU218
 785 002a 40F24732 		movw	r2, #839
 786 002e C260     		str	r2, [r0, #12]
  96:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 787              		.loc 1 96 3 is_stmt 1 view .LVU219
  96:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 788              		.loc 1 96 28 is_stmt 0 view .LVU220
 789 0030 0361     		str	r3, [r0, #16]
  97:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 790              		.loc 1 97 3 is_stmt 1 view .LVU221
  97:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 791              		.loc 1 97 32 is_stmt 0 view .LVU222
 792 0032 8361     		str	r3, [r0, #24]
  98:Core/Src/tim.c ****   {
 793              		.loc 1 98 3 is_stmt 1 view .LVU223
  98:Core/Src/tim.c ****   {
 794              		.loc 1 98 7 is_stmt 0 view .LVU224
 795 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 796              	.LVL27:
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 24


  98:Core/Src/tim.c ****   {
 797              		.loc 1 98 6 view .LVU225
 798 0038 0028     		cmp	r0, #0
 799 003a 39D1     		bne	.L59
 800              	.L50:
 102:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 801              		.loc 1 102 3 is_stmt 1 view .LVU226
 102:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 802              		.loc 1 102 34 is_stmt 0 view .LVU227
 803 003c 4FF48053 		mov	r3, #4096
 804 0040 0A93     		str	r3, [sp, #40]
 103:Core/Src/tim.c ****   {
 805              		.loc 1 103 3 is_stmt 1 view .LVU228
 103:Core/Src/tim.c ****   {
 806              		.loc 1 103 7 is_stmt 0 view .LVU229
 807 0042 0AA9     		add	r1, sp, #40
 808 0044 2648     		ldr	r0, .L67
 809 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 810              	.LVL28:
 103:Core/Src/tim.c ****   {
 811              		.loc 1 103 6 view .LVU230
 812 004a 0028     		cmp	r0, #0
 813 004c 33D1     		bne	.L60
 814              	.L51:
 107:Core/Src/tim.c ****   {
 815              		.loc 1 107 3 is_stmt 1 view .LVU231
 107:Core/Src/tim.c ****   {
 816              		.loc 1 107 7 is_stmt 0 view .LVU232
 817 004e 2448     		ldr	r0, .L67
 818 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 819              	.LVL29:
 107:Core/Src/tim.c ****   {
 820              		.loc 1 107 6 view .LVU233
 821 0054 0028     		cmp	r0, #0
 822 0056 31D1     		bne	.L61
 823              	.L52:
 111:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 824              		.loc 1 111 3 is_stmt 1 view .LVU234
 111:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 825              		.loc 1 111 37 is_stmt 0 view .LVU235
 826 0058 0023     		movs	r3, #0
 827 005a 0893     		str	r3, [sp, #32]
 112:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 828              		.loc 1 112 3 is_stmt 1 view .LVU236
 112:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 829              		.loc 1 112 33 is_stmt 0 view .LVU237
 830 005c 0993     		str	r3, [sp, #36]
 113:Core/Src/tim.c ****   {
 831              		.loc 1 113 3 is_stmt 1 view .LVU238
 113:Core/Src/tim.c ****   {
 832              		.loc 1 113 7 is_stmt 0 view .LVU239
 833 005e 08A9     		add	r1, sp, #32
 834 0060 1F48     		ldr	r0, .L67
 835 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 836              	.LVL30:
 113:Core/Src/tim.c ****   {
 837              		.loc 1 113 6 view .LVU240
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 25


 838 0066 60BB     		cbnz	r0, .L62
 839              	.L53:
 117:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 840              		.loc 1 117 3 is_stmt 1 view .LVU241
 117:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 841              		.loc 1 117 20 is_stmt 0 view .LVU242
 842 0068 6023     		movs	r3, #96
 843 006a 0193     		str	r3, [sp, #4]
 118:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 844              		.loc 1 118 3 is_stmt 1 view .LVU243
 118:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 845              		.loc 1 118 19 is_stmt 0 view .LVU244
 846 006c 0022     		movs	r2, #0
 847 006e 0292     		str	r2, [sp, #8]
 119:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 848              		.loc 1 119 3 is_stmt 1 view .LVU245
 119:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 849              		.loc 1 119 24 is_stmt 0 view .LVU246
 850 0070 0392     		str	r2, [sp, #12]
 120:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 851              		.loc 1 120 3 is_stmt 1 view .LVU247
 120:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 852              		.loc 1 120 24 is_stmt 0 view .LVU248
 853 0072 0592     		str	r2, [sp, #20]
 121:Core/Src/tim.c ****   {
 854              		.loc 1 121 3 is_stmt 1 view .LVU249
 121:Core/Src/tim.c ****   {
 855              		.loc 1 121 7 is_stmt 0 view .LVU250
 856 0074 01A9     		add	r1, sp, #4
 857 0076 1A48     		ldr	r0, .L67
 858 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 859              	.LVL31:
 121:Core/Src/tim.c ****   {
 860              		.loc 1 121 6 view .LVU251
 861 007c 20BB     		cbnz	r0, .L63
 862              	.L54:
 125:Core/Src/tim.c ****   {
 863              		.loc 1 125 3 is_stmt 1 view .LVU252
 125:Core/Src/tim.c ****   {
 864              		.loc 1 125 7 is_stmt 0 view .LVU253
 865 007e 0422     		movs	r2, #4
 866 0080 0DEB0201 		add	r1, sp, r2
 867 0084 1648     		ldr	r0, .L67
 868 0086 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 869              	.LVL32:
 125:Core/Src/tim.c ****   {
 870              		.loc 1 125 6 view .LVU254
 871 008a 00BB     		cbnz	r0, .L64
 872              	.L55:
 129:Core/Src/tim.c ****   {
 873              		.loc 1 129 3 is_stmt 1 view .LVU255
 129:Core/Src/tim.c ****   {
 874              		.loc 1 129 7 is_stmt 0 view .LVU256
 875 008c 0822     		movs	r2, #8
 876 008e 01A9     		add	r1, sp, #4
 877 0090 1348     		ldr	r0, .L67
 878 0092 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 26


 879              	.LVL33:
 129:Core/Src/tim.c ****   {
 880              		.loc 1 129 6 view .LVU257
 881 0096 E8B9     		cbnz	r0, .L65
 882              	.L56:
 133:Core/Src/tim.c ****   {
 883              		.loc 1 133 3 is_stmt 1 view .LVU258
 133:Core/Src/tim.c ****   {
 884              		.loc 1 133 7 is_stmt 0 view .LVU259
 885 0098 0C22     		movs	r2, #12
 886 009a 01A9     		add	r1, sp, #4
 887 009c 1048     		ldr	r0, .L67
 888 009e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 889              	.LVL34:
 133:Core/Src/tim.c ****   {
 890              		.loc 1 133 6 view .LVU260
 891 00a2 D0B9     		cbnz	r0, .L66
 892              	.L57:
 140:Core/Src/tim.c **** 
 893              		.loc 1 140 3 is_stmt 1 view .LVU261
 894 00a4 0E48     		ldr	r0, .L67
 895 00a6 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 896              	.LVL35:
 142:Core/Src/tim.c **** /* TIM6 init function */
 897              		.loc 1 142 1 is_stmt 0 view .LVU262
 898 00aa 0FB0     		add	sp, sp, #60
 899              	.LCFI24:
 900              		.cfi_remember_state
 901              		.cfi_def_cfa_offset 4
 902              		@ sp needed
 903 00ac 5DF804FB 		ldr	pc, [sp], #4
 904              	.L59:
 905              	.LCFI25:
 906              		.cfi_restore_state
 100:Core/Src/tim.c ****   }
 907              		.loc 1 100 5 is_stmt 1 view .LVU263
 908 00b0 FFF7FEFF 		bl	Error_Handler
 909              	.LVL36:
 910 00b4 C2E7     		b	.L50
 911              	.L60:
 105:Core/Src/tim.c ****   }
 912              		.loc 1 105 5 view .LVU264
 913 00b6 FFF7FEFF 		bl	Error_Handler
 914              	.LVL37:
 915 00ba C8E7     		b	.L51
 916              	.L61:
 109:Core/Src/tim.c ****   }
 917              		.loc 1 109 5 view .LVU265
 918 00bc FFF7FEFF 		bl	Error_Handler
 919              	.LVL38:
 920 00c0 CAE7     		b	.L52
 921              	.L62:
 115:Core/Src/tim.c ****   }
 922              		.loc 1 115 5 view .LVU266
 923 00c2 FFF7FEFF 		bl	Error_Handler
 924              	.LVL39:
 925 00c6 CFE7     		b	.L53
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 27


 926              	.L63:
 123:Core/Src/tim.c ****   }
 927              		.loc 1 123 5 view .LVU267
 928 00c8 FFF7FEFF 		bl	Error_Handler
 929              	.LVL40:
 930 00cc D7E7     		b	.L54
 931              	.L64:
 127:Core/Src/tim.c ****   }
 932              		.loc 1 127 5 view .LVU268
 933 00ce FFF7FEFF 		bl	Error_Handler
 934              	.LVL41:
 935 00d2 DBE7     		b	.L55
 936              	.L65:
 131:Core/Src/tim.c ****   }
 937              		.loc 1 131 5 view .LVU269
 938 00d4 FFF7FEFF 		bl	Error_Handler
 939              	.LVL42:
 940 00d8 DEE7     		b	.L56
 941              	.L66:
 135:Core/Src/tim.c ****   }
 942              		.loc 1 135 5 view .LVU270
 943 00da FFF7FEFF 		bl	Error_Handler
 944              	.LVL43:
 945 00de E1E7     		b	.L57
 946              	.L68:
 947              		.align	2
 948              	.L67:
 949 00e0 00000000 		.word	.LANCHOR2
 950 00e4 00080040 		.word	1073743872
 951              		.cfi_endproc
 952              	.LFE236:
 954              		.section	.text.MX_TIM9_Init,"ax",%progbits
 955              		.align	1
 956              		.global	MX_TIM9_Init
 957              		.syntax unified
 958              		.thumb
 959              		.thumb_func
 960              		.fpu fpv4-sp-d16
 962              	MX_TIM9_Init:
 963              	.LFB238:
 178:Core/Src/tim.c **** 
 964              		.loc 1 178 1 view -0
 965              		.cfi_startproc
 966              		@ args = 0, pretend = 0, frame = 32
 967              		@ frame_needed = 0, uses_anonymous_args = 0
 968 0000 00B5     		push	{lr}
 969              	.LCFI26:
 970              		.cfi_def_cfa_offset 4
 971              		.cfi_offset 14, -4
 972 0002 89B0     		sub	sp, sp, #36
 973              	.LCFI27:
 974              		.cfi_def_cfa_offset 40
 184:Core/Src/tim.c **** 
 975              		.loc 1 184 3 view .LVU272
 184:Core/Src/tim.c **** 
 976              		.loc 1 184 22 is_stmt 0 view .LVU273
 977 0004 0023     		movs	r3, #0
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 28


 978 0006 0193     		str	r3, [sp, #4]
 979 0008 0293     		str	r3, [sp, #8]
 980 000a 0393     		str	r3, [sp, #12]
 981 000c 0493     		str	r3, [sp, #16]
 982 000e 0593     		str	r3, [sp, #20]
 983 0010 0693     		str	r3, [sp, #24]
 984 0012 0793     		str	r3, [sp, #28]
 189:Core/Src/tim.c ****   htim9.Init.Prescaler = 83;
 985              		.loc 1 189 3 is_stmt 1 view .LVU274
 189:Core/Src/tim.c ****   htim9.Init.Prescaler = 83;
 986              		.loc 1 189 18 is_stmt 0 view .LVU275
 987 0014 1648     		ldr	r0, .L77
 988 0016 174A     		ldr	r2, .L77+4
 989 0018 0260     		str	r2, [r0]
 190:Core/Src/tim.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 990              		.loc 1 190 3 is_stmt 1 view .LVU276
 190:Core/Src/tim.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 991              		.loc 1 190 24 is_stmt 0 view .LVU277
 992 001a 5322     		movs	r2, #83
 993 001c 4260     		str	r2, [r0, #4]
 191:Core/Src/tim.c ****   htim9.Init.Period = 99;
 994              		.loc 1 191 3 is_stmt 1 view .LVU278
 191:Core/Src/tim.c ****   htim9.Init.Period = 99;
 995              		.loc 1 191 26 is_stmt 0 view .LVU279
 996 001e 8360     		str	r3, [r0, #8]
 192:Core/Src/tim.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 997              		.loc 1 192 3 is_stmt 1 view .LVU280
 192:Core/Src/tim.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 998              		.loc 1 192 21 is_stmt 0 view .LVU281
 999 0020 6322     		movs	r2, #99
 1000 0022 C260     		str	r2, [r0, #12]
 193:Core/Src/tim.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1001              		.loc 1 193 3 is_stmt 1 view .LVU282
 193:Core/Src/tim.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1002              		.loc 1 193 28 is_stmt 0 view .LVU283
 1003 0024 0361     		str	r3, [r0, #16]
 194:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 1004              		.loc 1 194 3 is_stmt 1 view .LVU284
 194:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 1005              		.loc 1 194 32 is_stmt 0 view .LVU285
 1006 0026 8361     		str	r3, [r0, #24]
 195:Core/Src/tim.c ****   {
 1007              		.loc 1 195 3 is_stmt 1 view .LVU286
 195:Core/Src/tim.c ****   {
 1008              		.loc 1 195 7 is_stmt 0 view .LVU287
 1009 0028 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1010              	.LVL44:
 195:Core/Src/tim.c ****   {
 1011              		.loc 1 195 6 view .LVU288
 1012 002c B8B9     		cbnz	r0, .L74
 1013              	.L70:
 199:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1014              		.loc 1 199 3 is_stmt 1 view .LVU289
 199:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1015              		.loc 1 199 20 is_stmt 0 view .LVU290
 1016 002e 6023     		movs	r3, #96
 1017 0030 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 29


 200:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1018              		.loc 1 200 3 is_stmt 1 view .LVU291
 200:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1019              		.loc 1 200 19 is_stmt 0 view .LVU292
 1020 0032 0022     		movs	r2, #0
 1021 0034 0292     		str	r2, [sp, #8]
 201:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1022              		.loc 1 201 3 is_stmt 1 view .LVU293
 201:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1023              		.loc 1 201 24 is_stmt 0 view .LVU294
 1024 0036 0392     		str	r2, [sp, #12]
 202:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1025              		.loc 1 202 3 is_stmt 1 view .LVU295
 202:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1026              		.loc 1 202 24 is_stmt 0 view .LVU296
 1027 0038 0592     		str	r2, [sp, #20]
 203:Core/Src/tim.c ****   {
 1028              		.loc 1 203 3 is_stmt 1 view .LVU297
 203:Core/Src/tim.c ****   {
 1029              		.loc 1 203 7 is_stmt 0 view .LVU298
 1030 003a 01A9     		add	r1, sp, #4
 1031 003c 0C48     		ldr	r0, .L77
 1032 003e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1033              	.LVL45:
 203:Core/Src/tim.c ****   {
 1034              		.loc 1 203 6 view .LVU299
 1035 0042 78B9     		cbnz	r0, .L75
 1036              	.L71:
 207:Core/Src/tim.c ****   {
 1037              		.loc 1 207 3 is_stmt 1 view .LVU300
 207:Core/Src/tim.c ****   {
 1038              		.loc 1 207 7 is_stmt 0 view .LVU301
 1039 0044 0422     		movs	r2, #4
 1040 0046 0DEB0201 		add	r1, sp, r2
 1041 004a 0948     		ldr	r0, .L77
 1042 004c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1043              	.LVL46:
 207:Core/Src/tim.c ****   {
 1044              		.loc 1 207 6 view .LVU302
 1045 0050 58B9     		cbnz	r0, .L76
 1046              	.L72:
 214:Core/Src/tim.c **** 
 1047              		.loc 1 214 3 is_stmt 1 view .LVU303
 1048 0052 0748     		ldr	r0, .L77
 1049 0054 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1050              	.LVL47:
 216:Core/Src/tim.c **** /* TIM12 init function */
 1051              		.loc 1 216 1 is_stmt 0 view .LVU304
 1052 0058 09B0     		add	sp, sp, #36
 1053              	.LCFI28:
 1054              		.cfi_remember_state
 1055              		.cfi_def_cfa_offset 4
 1056              		@ sp needed
 1057 005a 5DF804FB 		ldr	pc, [sp], #4
 1058              	.L74:
 1059              	.LCFI29:
 1060              		.cfi_restore_state
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 30


 197:Core/Src/tim.c ****   }
 1061              		.loc 1 197 5 is_stmt 1 view .LVU305
 1062 005e FFF7FEFF 		bl	Error_Handler
 1063              	.LVL48:
 1064 0062 E4E7     		b	.L70
 1065              	.L75:
 205:Core/Src/tim.c ****   }
 1066              		.loc 1 205 5 view .LVU306
 1067 0064 FFF7FEFF 		bl	Error_Handler
 1068              	.LVL49:
 1069 0068 ECE7     		b	.L71
 1070              	.L76:
 209:Core/Src/tim.c ****   }
 1071              		.loc 1 209 5 view .LVU307
 1072 006a FFF7FEFF 		bl	Error_Handler
 1073              	.LVL50:
 1074 006e F0E7     		b	.L72
 1075              	.L78:
 1076              		.align	2
 1077              	.L77:
 1078 0070 00000000 		.word	.LANCHOR3
 1079 0074 00400140 		.word	1073823744
 1080              		.cfi_endproc
 1081              	.LFE238:
 1083              		.section	.text.MX_TIM12_Init,"ax",%progbits
 1084              		.align	1
 1085              		.global	MX_TIM12_Init
 1086              		.syntax unified
 1087              		.thumb
 1088              		.thumb_func
 1089              		.fpu fpv4-sp-d16
 1091              	MX_TIM12_Init:
 1092              	.LFB239:
 219:Core/Src/tim.c **** 
 1093              		.loc 1 219 1 view -0
 1094              		.cfi_startproc
 1095              		@ args = 0, pretend = 0, frame = 32
 1096              		@ frame_needed = 0, uses_anonymous_args = 0
 1097 0000 00B5     		push	{lr}
 1098              	.LCFI30:
 1099              		.cfi_def_cfa_offset 4
 1100              		.cfi_offset 14, -4
 1101 0002 89B0     		sub	sp, sp, #36
 1102              	.LCFI31:
 1103              		.cfi_def_cfa_offset 40
 225:Core/Src/tim.c **** 
 1104              		.loc 1 225 3 view .LVU309
 225:Core/Src/tim.c **** 
 1105              		.loc 1 225 22 is_stmt 0 view .LVU310
 1106 0004 0023     		movs	r3, #0
 1107 0006 0193     		str	r3, [sp, #4]
 1108 0008 0293     		str	r3, [sp, #8]
 1109 000a 0393     		str	r3, [sp, #12]
 1110 000c 0493     		str	r3, [sp, #16]
 1111 000e 0593     		str	r3, [sp, #20]
 1112 0010 0693     		str	r3, [sp, #24]
 1113 0012 0793     		str	r3, [sp, #28]
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 31


 230:Core/Src/tim.c ****   htim12.Init.Prescaler = 0;
 1114              		.loc 1 230 3 is_stmt 1 view .LVU311
 230:Core/Src/tim.c ****   htim12.Init.Prescaler = 0;
 1115              		.loc 1 230 19 is_stmt 0 view .LVU312
 1116 0014 1248     		ldr	r0, .L85
 1117 0016 134A     		ldr	r2, .L85+4
 1118 0018 0260     		str	r2, [r0]
 231:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 1119              		.loc 1 231 3 is_stmt 1 view .LVU313
 231:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 1120              		.loc 1 231 25 is_stmt 0 view .LVU314
 1121 001a 4360     		str	r3, [r0, #4]
 232:Core/Src/tim.c ****   htim12.Init.Period = 65535;
 1122              		.loc 1 232 3 is_stmt 1 view .LVU315
 232:Core/Src/tim.c ****   htim12.Init.Period = 65535;
 1123              		.loc 1 232 27 is_stmt 0 view .LVU316
 1124 001c 8360     		str	r3, [r0, #8]
 233:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1125              		.loc 1 233 3 is_stmt 1 view .LVU317
 233:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1126              		.loc 1 233 22 is_stmt 0 view .LVU318
 1127 001e 4FF6FF72 		movw	r2, #65535
 1128 0022 C260     		str	r2, [r0, #12]
 234:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1129              		.loc 1 234 3 is_stmt 1 view .LVU319
 234:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1130              		.loc 1 234 29 is_stmt 0 view .LVU320
 1131 0024 0361     		str	r3, [r0, #16]
 235:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 1132              		.loc 1 235 3 is_stmt 1 view .LVU321
 235:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 1133              		.loc 1 235 33 is_stmt 0 view .LVU322
 1134 0026 8361     		str	r3, [r0, #24]
 236:Core/Src/tim.c ****   {
 1135              		.loc 1 236 3 is_stmt 1 view .LVU323
 236:Core/Src/tim.c ****   {
 1136              		.loc 1 236 7 is_stmt 0 view .LVU324
 1137 0028 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1138              	.LVL51:
 236:Core/Src/tim.c ****   {
 1139              		.loc 1 236 6 view .LVU325
 1140 002c 90B9     		cbnz	r0, .L83
 1141              	.L80:
 240:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1142              		.loc 1 240 3 is_stmt 1 view .LVU326
 240:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1143              		.loc 1 240 20 is_stmt 0 view .LVU327
 1144 002e 6023     		movs	r3, #96
 1145 0030 0193     		str	r3, [sp, #4]
 241:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1146              		.loc 1 241 3 is_stmt 1 view .LVU328
 241:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1147              		.loc 1 241 19 is_stmt 0 view .LVU329
 1148 0032 0023     		movs	r3, #0
 1149 0034 0293     		str	r3, [sp, #8]
 242:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1150              		.loc 1 242 3 is_stmt 1 view .LVU330
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 32


 242:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1151              		.loc 1 242 24 is_stmt 0 view .LVU331
 1152 0036 0393     		str	r3, [sp, #12]
 243:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 1153              		.loc 1 243 3 is_stmt 1 view .LVU332
 243:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 1154              		.loc 1 243 24 is_stmt 0 view .LVU333
 1155 0038 0593     		str	r3, [sp, #20]
 244:Core/Src/tim.c ****   {
 1156              		.loc 1 244 3 is_stmt 1 view .LVU334
 244:Core/Src/tim.c ****   {
 1157              		.loc 1 244 7 is_stmt 0 view .LVU335
 1158 003a 0422     		movs	r2, #4
 1159 003c 0DEB0201 		add	r1, sp, r2
 1160 0040 0748     		ldr	r0, .L85
 1161 0042 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1162              	.LVL52:
 244:Core/Src/tim.c ****   {
 1163              		.loc 1 244 6 view .LVU336
 1164 0046 40B9     		cbnz	r0, .L84
 1165              	.L81:
 251:Core/Src/tim.c **** 
 1166              		.loc 1 251 3 is_stmt 1 view .LVU337
 1167 0048 0548     		ldr	r0, .L85
 1168 004a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1169              	.LVL53:
 253:Core/Src/tim.c **** 
 1170              		.loc 1 253 1 is_stmt 0 view .LVU338
 1171 004e 09B0     		add	sp, sp, #36
 1172              	.LCFI32:
 1173              		.cfi_remember_state
 1174              		.cfi_def_cfa_offset 4
 1175              		@ sp needed
 1176 0050 5DF804FB 		ldr	pc, [sp], #4
 1177              	.L83:
 1178              	.LCFI33:
 1179              		.cfi_restore_state
 238:Core/Src/tim.c ****   }
 1180              		.loc 1 238 5 is_stmt 1 view .LVU339
 1181 0054 FFF7FEFF 		bl	Error_Handler
 1182              	.LVL54:
 1183 0058 E9E7     		b	.L80
 1184              	.L84:
 246:Core/Src/tim.c ****   }
 1185              		.loc 1 246 5 view .LVU340
 1186 005a FFF7FEFF 		bl	Error_Handler
 1187              	.LVL55:
 1188 005e F3E7     		b	.L81
 1189              	.L86:
 1190              		.align	2
 1191              	.L85:
 1192 0060 00000000 		.word	.LANCHOR4
 1193 0064 00180040 		.word	1073747968
 1194              		.cfi_endproc
 1195              	.LFE239:
 1197              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1198              		.align	1
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 33


 1199              		.global	HAL_TIM_Encoder_MspDeInit
 1200              		.syntax unified
 1201              		.thumb
 1202              		.thumb_func
 1203              		.fpu fpv4-sp-d16
 1205              	HAL_TIM_Encoder_MspDeInit:
 1206              	.LVL56:
 1207              	.LFB244:
 410:Core/Src/tim.c **** 
 411:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 412:Core/Src/tim.c **** {
 1208              		.loc 1 412 1 view -0
 1209              		.cfi_startproc
 1210              		@ args = 0, pretend = 0, frame = 0
 1211              		@ frame_needed = 0, uses_anonymous_args = 0
 1212              		.loc 1 412 1 is_stmt 0 view .LVU342
 1213 0000 08B5     		push	{r3, lr}
 1214              	.LCFI34:
 1215              		.cfi_def_cfa_offset 8
 1216              		.cfi_offset 3, -8
 1217              		.cfi_offset 14, -4
 413:Core/Src/tim.c **** 
 414:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 1218              		.loc 1 414 3 is_stmt 1 view .LVU343
 1219              		.loc 1 414 23 is_stmt 0 view .LVU344
 1220 0002 0368     		ldr	r3, [r0]
 1221              		.loc 1 414 5 view .LVU345
 1222 0004 B3F1804F 		cmp	r3, #1073741824
 1223 0008 00D0     		beq	.L90
 1224              	.LVL57:
 1225              	.L87:
 415:Core/Src/tim.c ****   {
 416:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 417:Core/Src/tim.c **** 
 418:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 419:Core/Src/tim.c ****     /* Peripheral clock disable */
 420:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 421:Core/Src/tim.c **** 
 422:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 423:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 424:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 425:Core/Src/tim.c ****     */
 426:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 427:Core/Src/tim.c **** 
 428:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 429:Core/Src/tim.c **** 
 430:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 431:Core/Src/tim.c ****   }
 432:Core/Src/tim.c **** }
 1226              		.loc 1 432 1 view .LVU346
 1227 000a 08BD     		pop	{r3, pc}
 1228              	.LVL58:
 1229              	.L90:
 420:Core/Src/tim.c **** 
 1230              		.loc 1 420 5 is_stmt 1 view .LVU347
 1231 000c 044A     		ldr	r2, .L91
 1232 000e 136C     		ldr	r3, [r2, #64]
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 34


 1233 0010 23F00103 		bic	r3, r3, #1
 1234 0014 1364     		str	r3, [r2, #64]
 426:Core/Src/tim.c **** 
 1235              		.loc 1 426 5 view .LVU348
 1236 0016 0321     		movs	r1, #3
 1237 0018 0248     		ldr	r0, .L91+4
 1238              	.LVL59:
 426:Core/Src/tim.c **** 
 1239              		.loc 1 426 5 is_stmt 0 view .LVU349
 1240 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1241              	.LVL60:
 1242              		.loc 1 432 1 view .LVU350
 1243 001e F4E7     		b	.L87
 1244              	.L92:
 1245              		.align	2
 1246              	.L91:
 1247 0020 00380240 		.word	1073887232
 1248 0024 00000240 		.word	1073872896
 1249              		.cfi_endproc
 1250              	.LFE244:
 1252              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1253              		.align	1
 1254              		.global	HAL_TIM_Base_MspDeInit
 1255              		.syntax unified
 1256              		.thumb
 1257              		.thumb_func
 1258              		.fpu fpv4-sp-d16
 1260              	HAL_TIM_Base_MspDeInit:
 1261              	.LVL61:
 1262              	.LFB245:
 433:Core/Src/tim.c **** 
 434:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 435:Core/Src/tim.c **** {
 1263              		.loc 1 435 1 is_stmt 1 view -0
 1264              		.cfi_startproc
 1265              		@ args = 0, pretend = 0, frame = 0
 1266              		@ frame_needed = 0, uses_anonymous_args = 0
 1267              		@ link register save eliminated.
 436:Core/Src/tim.c **** 
 437:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM4)
 1268              		.loc 1 437 3 view .LVU352
 1269              		.loc 1 437 20 is_stmt 0 view .LVU353
 1270 0000 0368     		ldr	r3, [r0]
 1271              		.loc 1 437 5 view .LVU354
 1272 0002 0A4A     		ldr	r2, .L98
 1273 0004 9342     		cmp	r3, r2
 1274 0006 03D0     		beq	.L96
 438:Core/Src/tim.c ****   {
 439:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 440:Core/Src/tim.c **** 
 441:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 442:Core/Src/tim.c ****     /* Peripheral clock disable */
 443:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 444:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 445:Core/Src/tim.c **** 
 446:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 447:Core/Src/tim.c ****   }
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 35


 448:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 1275              		.loc 1 448 8 is_stmt 1 view .LVU355
 1276              		.loc 1 448 10 is_stmt 0 view .LVU356
 1277 0008 094A     		ldr	r2, .L98+4
 1278 000a 9342     		cmp	r3, r2
 1279 000c 07D0     		beq	.L97
 1280              	.L93:
 449:Core/Src/tim.c ****   {
 450:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 451:Core/Src/tim.c **** 
 452:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 453:Core/Src/tim.c ****     /* Peripheral clock disable */
 454:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 455:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 456:Core/Src/tim.c **** 
 457:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 458:Core/Src/tim.c ****   }
 459:Core/Src/tim.c **** }
 1281              		.loc 1 459 1 view .LVU357
 1282 000e 7047     		bx	lr
 1283              	.L96:
 443:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1284              		.loc 1 443 5 is_stmt 1 view .LVU358
 1285 0010 02F50C32 		add	r2, r2, #143360
 1286 0014 136C     		ldr	r3, [r2, #64]
 1287 0016 23F00403 		bic	r3, r3, #4
 1288 001a 1364     		str	r3, [r2, #64]
 1289 001c 7047     		bx	lr
 1290              	.L97:
 454:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 1291              		.loc 1 454 5 view .LVU359
 1292 001e 02F50A32 		add	r2, r2, #141312
 1293 0022 136C     		ldr	r3, [r2, #64]
 1294 0024 23F01003 		bic	r3, r3, #16
 1295 0028 1364     		str	r3, [r2, #64]
 1296              		.loc 1 459 1 is_stmt 0 view .LVU360
 1297 002a F0E7     		b	.L93
 1298              	.L99:
 1299              		.align	2
 1300              	.L98:
 1301 002c 00080040 		.word	1073743872
 1302 0030 00100040 		.word	1073745920
 1303              		.cfi_endproc
 1304              	.LFE245:
 1306              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1307              		.align	1
 1308              		.global	HAL_TIM_PWM_MspDeInit
 1309              		.syntax unified
 1310              		.thumb
 1311              		.thumb_func
 1312              		.fpu fpv4-sp-d16
 1314              	HAL_TIM_PWM_MspDeInit:
 1315              	.LVL62:
 1316              	.LFB246:
 460:Core/Src/tim.c **** 
 461:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 462:Core/Src/tim.c **** {
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 36


 1317              		.loc 1 462 1 is_stmt 1 view -0
 1318              		.cfi_startproc
 1319              		@ args = 0, pretend = 0, frame = 0
 1320              		@ frame_needed = 0, uses_anonymous_args = 0
 1321              		@ link register save eliminated.
 463:Core/Src/tim.c **** 
 464:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM9)
 1322              		.loc 1 464 3 view .LVU362
 1323              		.loc 1 464 19 is_stmt 0 view .LVU363
 1324 0000 0368     		ldr	r3, [r0]
 1325              		.loc 1 464 5 view .LVU364
 1326 0002 0A4A     		ldr	r2, .L105
 1327 0004 9342     		cmp	r3, r2
 1328 0006 03D0     		beq	.L103
 465:Core/Src/tim.c ****   {
 466:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspDeInit 0 */
 467:Core/Src/tim.c **** 
 468:Core/Src/tim.c ****   /* USER CODE END TIM9_MspDeInit 0 */
 469:Core/Src/tim.c ****     /* Peripheral clock disable */
 470:Core/Src/tim.c ****     __HAL_RCC_TIM9_CLK_DISABLE();
 471:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
 472:Core/Src/tim.c **** 
 473:Core/Src/tim.c ****   /* USER CODE END TIM9_MspDeInit 1 */
 474:Core/Src/tim.c ****   }
 475:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM12)
 1329              		.loc 1 475 8 is_stmt 1 view .LVU365
 1330              		.loc 1 475 10 is_stmt 0 view .LVU366
 1331 0008 094A     		ldr	r2, .L105+4
 1332 000a 9342     		cmp	r3, r2
 1333 000c 07D0     		beq	.L104
 1334              	.L100:
 476:Core/Src/tim.c ****   {
 477:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 0 */
 478:Core/Src/tim.c **** 
 479:Core/Src/tim.c ****   /* USER CODE END TIM12_MspDeInit 0 */
 480:Core/Src/tim.c ****     /* Peripheral clock disable */
 481:Core/Src/tim.c ****     __HAL_RCC_TIM12_CLK_DISABLE();
 482:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 483:Core/Src/tim.c **** 
 484:Core/Src/tim.c ****   /* USER CODE END TIM12_MspDeInit 1 */
 485:Core/Src/tim.c ****   }
 486:Core/Src/tim.c **** }
 1335              		.loc 1 486 1 view .LVU367
 1336 000e 7047     		bx	lr
 1337              	.L103:
 470:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
 1338              		.loc 1 470 5 is_stmt 1 view .LVU368
 1339 0010 02F57842 		add	r2, r2, #63488
 1340 0014 536C     		ldr	r3, [r2, #68]
 1341 0016 23F48033 		bic	r3, r3, #65536
 1342 001a 5364     		str	r3, [r2, #68]
 1343 001c 7047     		bx	lr
 1344              	.L104:
 481:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 1345              		.loc 1 481 5 view .LVU369
 1346 001e 02F50832 		add	r2, r2, #139264
 1347 0022 136C     		ldr	r3, [r2, #64]
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 37


 1348 0024 23F04003 		bic	r3, r3, #64
 1349 0028 1364     		str	r3, [r2, #64]
 1350              		.loc 1 486 1 is_stmt 0 view .LVU370
 1351 002a F0E7     		b	.L100
 1352              	.L106:
 1353              		.align	2
 1354              	.L105:
 1355 002c 00400140 		.word	1073823744
 1356 0030 00180040 		.word	1073747968
 1357              		.cfi_endproc
 1358              	.LFE246:
 1360              		.global	htim12
 1361              		.global	htim9
 1362              		.global	htim6
 1363              		.global	htim4
 1364              		.global	htim2
 1365              		.section	.bss.htim12,"aw",%nobits
 1366              		.align	2
 1367              		.set	.LANCHOR4,. + 0
 1370              	htim12:
 1371 0000 00000000 		.space	72
 1371      00000000 
 1371      00000000 
 1371      00000000 
 1371      00000000 
 1372              		.section	.bss.htim2,"aw",%nobits
 1373              		.align	2
 1374              		.set	.LANCHOR0,. + 0
 1377              	htim2:
 1378 0000 00000000 		.space	72
 1378      00000000 
 1378      00000000 
 1378      00000000 
 1378      00000000 
 1379              		.section	.bss.htim4,"aw",%nobits
 1380              		.align	2
 1381              		.set	.LANCHOR2,. + 0
 1384              	htim4:
 1385 0000 00000000 		.space	72
 1385      00000000 
 1385      00000000 
 1385      00000000 
 1385      00000000 
 1386              		.section	.bss.htim6,"aw",%nobits
 1387              		.align	2
 1388              		.set	.LANCHOR1,. + 0
 1391              	htim6:
 1392 0000 00000000 		.space	72
 1392      00000000 
 1392      00000000 
 1392      00000000 
 1392      00000000 
 1393              		.section	.bss.htim9,"aw",%nobits
 1394              		.align	2
 1395              		.set	.LANCHOR3,. + 0
 1398              	htim9:
 1399 0000 00000000 		.space	72
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 38


 1399      00000000 
 1399      00000000 
 1399      00000000 
 1399      00000000 
 1400              		.text
 1401              	.Letext0:
 1402              		.file 2 "c:\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\machine\\_default_
 1403              		.file 3 "c:\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 1404              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 1405              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1406              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1407              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1408              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1409              		.file 9 "Core/Inc/tim.h"
 1410              		.file 10 "Core/Inc/main.h"
 1411              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1412              		.file 12 "<built-in>"
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 39


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:18     .text.MX_TIM2_Init:00000000 $t
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:26     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:136    .text.MX_TIM2_Init:0000005c $d
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:141    .text.MX_TIM6_Init:00000000 $t
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:148    .text.MX_TIM6_Init:00000000 MX_TIM6_Init
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:231    .text.MX_TIM6_Init:00000044 $d
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:237    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:244    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:346    .text.HAL_TIM_Encoder_MspInit:00000064 $d
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:351    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:358    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:436    .text.HAL_TIM_Base_MspInit:00000048 $d
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:443    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:450    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:528    .text.HAL_TIM_PWM_MspInit:00000048 $d
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:535    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:542    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:722    .text.HAL_TIM_MspPostInit:000000b8 $d
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:732    .text.MX_TIM4_Init:00000000 $t
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:739    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:949    .text.MX_TIM4_Init:000000e0 $d
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:955    .text.MX_TIM9_Init:00000000 $t
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:962    .text.MX_TIM9_Init:00000000 MX_TIM9_Init
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1078   .text.MX_TIM9_Init:00000070 $d
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1084   .text.MX_TIM12_Init:00000000 $t
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1091   .text.MX_TIM12_Init:00000000 MX_TIM12_Init
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1192   .text.MX_TIM12_Init:00000060 $d
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1198   .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1205   .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1247   .text.HAL_TIM_Encoder_MspDeInit:00000020 $d
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1253   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1260   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1301   .text.HAL_TIM_Base_MspDeInit:0000002c $d
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1307   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1314   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1355   .text.HAL_TIM_PWM_MspDeInit:0000002c $d
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1370   .bss.htim12:00000000 htim12
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1398   .bss.htim9:00000000 htim9
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1391   .bss.htim6:00000000 htim6
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1384   .bss.htim4:00000000 htim4
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1377   .bss.htim2:00000000 htim2
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1366   .bss.htim12:00000000 $d
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1373   .bss.htim2:00000000 $d
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1380   .bss.htim4:00000000 $d
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1387   .bss.htim6:00000000 $d
C:\Users\saite\AppData\Local\Temp\cc641XJy.s:1394   .bss.htim9:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_TIM_Base_Init
HAL_GPIO_Init
HAL_TIM_ConfigClockSource
ARM GAS  C:\Users\saite\AppData\Local\Temp\cc641XJy.s 			page 40


HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_GPIO_DeInit
