============================================================
   Tang Dynasty, V4.5.12854
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12854/bin/td.exe
   Built at =   16:24:33 Jun 28 2019
   Run by =     DELL
   Run Date =   Fri Aug  9 16:08:13 2019

   Run on =     DELL-PC
============================================================
RUN-1002 : start command "open_project game.al"
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file sources/rtl/top.v
HDL-1007 : analyze verilog file sources/rtl/key/key.v
HDL-1007 : analyze verilog file sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file sources/rtl/mcu/decode.v
HDL-1007 : analyze included file sources/rtl/mcu/parameter.vh in sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file 'sources/rtl/mcu/decode.v' in sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1002 : start command "elaborate -top top"
HDL-1007 : elaborate module top in sources/rtl/top.v(22)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=40,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.5.12854/arch/eagle_macro.v(985)
HDL-1007 : elaborate module uart(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart.v(23)
HDL-1007 : elaborate module uart_rx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_rx.v(22)
HDL-1007 : elaborate module uart_tx(BAUDRATE=921600,CLK_RATE=25200000) in sources/rtl/uart/uart_tx.v(22)
HDL-1007 : elaborate module ubus in sources/rtl/uart/ubus.v(22)
HDL-1007 : elaborate module rom(Len=4096) in sources/rtl/mcu/rom.v(22)
HDL-8007 ERROR: cannot open file 'rom.o' in sources/rtl/mcu/rom.v(45)
HDL-1007 : module 'rom' remains a black box, due to errors in its contents in sources/rtl/mcu/rom.v(22)
HDL-1007 : elaborate module ram(Len=16) in sources/rtl/mcu/ram.v(22)
HDL-1007 : elaborate module cpu in sources/rtl/mcu/cpu.v(22)
HDL-1007 : elaborate module fetch in sources/rtl/mcu/fetch.v(22)
HDL-1007 : elaborate module decode in sources/rtl/mcu/decode.v(24)
HDL-1007 : elaborate module execute in sources/rtl/mcu/execute.v(22)
HDL-1007 : elaborate module alu in sources/rtl/mcu/alu.v(22)
HDL-1007 : elaborate module timer in sources/rtl/mcu/timer.v(22)
HDL-1007 : elaborate module debug in sources/rtl/mcu/debug.v(22)
HDL-1007 : elaborate module bus in sources/rtl/mcu/bus.v(22)
HDL-1007 : elaborate module vga in sources/rtl/vga/vga.v(31)
HDL-1007 : elaborate module vram in sources/rtl/vga/vram.v(22)
HDL-1007 : elaborate module key in sources/rtl/key/key.v(22)
HDL-8007 ERROR: rom(Len=4096) is a black box in sources/rtl/mcu/rom.v(22)
