# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../Bureau/RISC_V_projet/codes_sources/Compteur_8bits.vhd" \
"../../../../RISC.srcs/sources_1/new/Memoire_inst.vhd" \
"../../../../RISC.srcs/sim_1/new/Meminst_simu.vhd" \

# Do not sort compile order
nosort
