{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 15:36:37 2011 " "Info: Processing started: Fri Jun 10 15:36:37 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "projet_VHDL EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"projet_VHDL\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "/usr/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/" 0 { } { { 0 { 0 ""} 0 743 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "/usr/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/" 0 { } { { 0 { 0 ""} 0 744 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "/usr/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/quartus/linux64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/" 0 { } { { 0 { 0 ""} 0 745 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node CLK (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/quartus/linux64/pin_planner.ppl" { CLK } } } { "/usr/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/" 0 { } { { 0 { 0 ""} 0 18 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.233 ns register register " "Info: Estimated most critical path is register to register delay of 5.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns racine:inst4\|one\[2\] 1 REG LAB_X54_Y37 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X54_Y37; Fanout = 5; REG Node = 'racine:inst4\|one\[2\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { racine:inst4|one[2] } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.393 ns) 1.324 ns racine:inst4\|tmp\[2\]~5 2 COMB LAB_X52_Y37 2 " "Info: 2: + IC(0.931 ns) + CELL(0.393 ns) = 1.324 ns; Loc. = LAB_X52_Y37; Fanout = 2; COMB Node = 'racine:inst4\|tmp\[2\]~5'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.324 ns" { racine:inst4|one[2] racine:inst4|tmp[2]~5 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.734 ns racine:inst4\|tmp\[3\]~6 3 COMB LAB_X52_Y37 4 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.734 ns; Loc. = LAB_X52_Y37; Fanout = 4; COMB Node = 'racine:inst4\|tmp\[3\]~6'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { racine:inst4|tmp[2]~5 racine:inst4|tmp[3]~6 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 2.736 ns racine:inst4\|LessThan1~7 4 COMB LAB_X51_Y37 1 " "Info: 4: + IC(0.588 ns) + CELL(0.414 ns) = 2.736 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~7'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.002 ns" { racine:inst4|tmp[3]~6 racine:inst4|LessThan1~7 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.807 ns racine:inst4\|LessThan1~9 5 COMB LAB_X51_Y37 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.807 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~9'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~7 racine:inst4|LessThan1~9 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.878 ns racine:inst4\|LessThan1~11 6 COMB LAB_X51_Y37 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.878 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~11'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~9 racine:inst4|LessThan1~11 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.949 ns racine:inst4\|LessThan1~13 7 COMB LAB_X51_Y37 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.949 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~13'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~11 racine:inst4|LessThan1~13 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.020 ns racine:inst4\|LessThan1~15 8 COMB LAB_X51_Y37 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.020 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~15'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~13 racine:inst4|LessThan1~15 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.091 ns racine:inst4\|LessThan1~17 9 COMB LAB_X51_Y37 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.091 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~17'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~15 racine:inst4|LessThan1~17 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.162 ns racine:inst4\|LessThan1~19 10 COMB LAB_X51_Y37 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.162 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~19'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~17 racine:inst4|LessThan1~19 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.233 ns racine:inst4\|LessThan1~21 11 COMB LAB_X51_Y37 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.233 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~21'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~19 racine:inst4|LessThan1~21 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.304 ns racine:inst4\|LessThan1~23 12 COMB LAB_X51_Y37 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.304 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~23'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~21 racine:inst4|LessThan1~23 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 3.465 ns racine:inst4\|LessThan1~25 13 COMB LAB_X51_Y36 1 " "Info: 13: + IC(0.090 ns) + CELL(0.071 ns) = 3.465 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~25'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.161 ns" { racine:inst4|LessThan1~23 racine:inst4|LessThan1~25 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.536 ns racine:inst4\|LessThan1~27 14 COMB LAB_X51_Y36 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.536 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~27'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~25 racine:inst4|LessThan1~27 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.607 ns racine:inst4\|LessThan1~29 15 COMB LAB_X51_Y36 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.607 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~29'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~27 racine:inst4|LessThan1~29 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.678 ns racine:inst4\|LessThan1~31 16 COMB LAB_X51_Y36 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.678 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~31'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~29 racine:inst4|LessThan1~31 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.749 ns racine:inst4\|LessThan1~33 17 COMB LAB_X51_Y36 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.749 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~33'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~31 racine:inst4|LessThan1~33 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.820 ns racine:inst4\|LessThan1~35 18 COMB LAB_X51_Y36 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.820 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~35'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~33 racine:inst4|LessThan1~35 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.891 ns racine:inst4\|LessThan1~37 19 COMB LAB_X51_Y36 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.891 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~37'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~35 racine:inst4|LessThan1~37 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.962 ns racine:inst4\|LessThan1~39 20 COMB LAB_X51_Y36 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.962 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~39'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~37 racine:inst4|LessThan1~39 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.033 ns racine:inst4\|LessThan1~41 21 COMB LAB_X51_Y36 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.033 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~41'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~39 racine:inst4|LessThan1~41 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.104 ns racine:inst4\|LessThan1~43 22 COMB LAB_X51_Y36 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.104 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~43'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~41 racine:inst4|LessThan1~43 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.175 ns racine:inst4\|LessThan1~45 23 COMB LAB_X51_Y36 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.175 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~45'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~43 racine:inst4|LessThan1~45 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.585 ns racine:inst4\|LessThan1~46 24 COMB LAB_X51_Y36 2 " "Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 4.585 ns; Loc. = LAB_X51_Y36; Fanout = 2; COMB Node = 'racine:inst4\|LessThan1~46'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { racine:inst4|LessThan1~45 racine:inst4|LessThan1~46 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 5.149 ns racine:inst4\|Selector5~1 25 COMB LAB_X51_Y36 1 " "Info: 25: + IC(0.127 ns) + CELL(0.437 ns) = 5.149 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|Selector5~1'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.564 ns" { racine:inst4|LessThan1~46 racine:inst4|Selector5~1 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.233 ns racine:inst4\|state.IF_OP_SUP_TMP 26 REG LAB_X51_Y36 5 " "Info: 26: + IC(0.000 ns) + CELL(0.084 ns) = 5.233 ns; Loc. = LAB_X51_Y36; Fanout = 5; REG Node = 'racine:inst4\|state.IF_OP_SUP_TMP'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { racine:inst4|Selector5~1 racine:inst4|state.IF_OP_SUP_TMP } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.497 ns ( 66.83 % ) " "Info: Total cell delay = 3.497 ns ( 66.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.736 ns ( 33.17 % ) " "Info: Total interconnect delay = 1.736 ns ( 33.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "5.233 ns" { racine:inst4|one[2] racine:inst4|tmp[2]~5 racine:inst4|tmp[3]~6 racine:inst4|LessThan1~7 racine:inst4|LessThan1~9 racine:inst4|LessThan1~11 racine:inst4|LessThan1~13 racine:inst4|LessThan1~15 racine:inst4|LessThan1~17 racine:inst4|LessThan1~19 racine:inst4|LessThan1~21 racine:inst4|LessThan1~23 racine:inst4|LessThan1~25 racine:inst4|LessThan1~27 racine:inst4|LessThan1~29 racine:inst4|LessThan1~31 racine:inst4|LessThan1~33 racine:inst4|LessThan1~35 racine:inst4|LessThan1~37 racine:inst4|LessThan1~39 racine:inst4|LessThan1~41 racine:inst4|LessThan1~43 racine:inst4|LessThan1~45 racine:inst4|LessThan1~46 racine:inst4|Selector5~1 racine:inst4|state.IF_OP_SUP_TMP } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X48_Y26 X59_Y38 " "Info: Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tx 0 " "Info: Pin \"Tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[7\] 0 " "Info: Pin \"D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[6\] 0 " "Info: Pin \"D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[5\] 0 " "Info: Pin \"D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[4\] 0 " "Info: Pin \"D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[3\] 0 " "Info: Pin \"D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[2\] 0 " "Info: Pin \"D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[1\] 0 " "Info: Pin \"D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[0\] 0 " "Info: Pin \"D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Info: Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 15:37:00 2011 " "Info: Processing ended: Fri Jun 10 15:37:00 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
