WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 17 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 17 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 0 min 17 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 16824399 heartbeat IPC: 0.698112 cumulative IPC: 0.698112 (Simulation time: 0 hr 1 min 20 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 31042832 heartbeat IPC: 0.703313 cumulative IPC: 0.700703 (Simulation time: 0 hr 2 min 23 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 44935217 heartbeat IPC: 0.719819 cumulative IPC: 0.706961 (Simulation time: 0 hr 3 min 24 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 57917908 heartbeat IPC: 0.770257 cumulative IPC: 0.72179 (Simulation time: 0 hr 4 min 23 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 73766569 heartbeat IPC: 0.630969 cumulative IPC: 0.701592 (Simulation time: 0 hr 5 min 31 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 71266523 cumulative IPC: 0.701592 (Simulation time: 0 hr 5 min 31 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 71266523 (Simulation time: 0 hr 5 min 31 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/603.bwaves_s-2931B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.701592 instructions: 50000003 cycles: 71266523
CPU 0 Branch Prediction Accuracy: 80.6209% MPKI: 1.6356 Average ROB Occupancy at Mispredict: 335.478
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.6356
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    1046883  HIT:     365093  MISS:     681790
LLC LOAD         ACCESS:     450940  HIT:      67152  MISS:     383788
LLC RFO          ACCESS:     297696  HIT:          0  MISS:     297696
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     297939  HIT:     297938  MISS:          1
LLC TRANSLATION  ACCESS:        308  HIT:          3  MISS:        305
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 519.889 cycles
cpu0_DTLB TOTAL       ACCESS:   13852648  HIT:   13780462  MISS:      72186
cpu0_DTLB LOAD         ACCESS:   13852648  HIT:   13780462  MISS:      72186
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 40.8873 cycles
cpu0_ITLB TOTAL       ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB LOAD         ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16923809  HIT:   14527860  MISS:    2395949
cpu0_L1D LOAD         ACCESS:    7760460  HIT:    6496960  MISS:    1263500
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9152678  HIT:    8030879  MISS:    1121799
cpu0_L1D TRANSLATION  ACCESS:      10671  HIT:         21  MISS:      10650
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 158.332 cycles
cpu0_L1I TOTAL       ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I LOAD         ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 208.25 cycles
cpu0_L2C TOTAL       ACCESS:    1162788  HIT:     413841  MISS:     748947
cpu0_L2C LOAD         ACCESS:     518398  HIT:      67455  MISS:     450943
cpu0_L2C RFO          ACCESS:     315069  HIT:      17373  MISS:     297696
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     318671  HIT:     318671  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      10650  HIT:      10342  MISS:        308
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 494.183 cycles
cpu0_STLB TOTAL       ACCESS:      54115  HIT:      43471  MISS:      10644
cpu0_STLB LOAD         ACCESS:      54115  HIT:      43471  MISS:      10644
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 235.588 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     472067
  ROW_BUFFER_MISS:     209717
 AVG DBUS CONGESTED CYCLE:    3.97403
 WQ ROW_BUFFER_HIT:     153457
  ROW_BUFFER_MISS:     144196  FULL:          0
