belSpeedModels : 
{
  BLI_DFF = "versal/data/timingdef/belspeedmodels/BLI_DFF.v3.paspd";
  BRAM_CLK_OPTINV = "versal/data/timingdef/belspeedmodels/BRAM_CLK_OPTINV.v2.paspd";
  BRAM_OPTINV = "versal/data/timingdef/belspeedmodels/BRAM_OPTINV.v2.paspd";
  BUFCE_BUFCE = "versal/data/timingdef/belspeedmodels/BUFCE_BUFCE.v3.paspd";
  BUFCE_BUFG_FABRIC = "versal/data/timingdef/belspeedmodels/BUFCE_BUFG_FABRIC.v3.paspd";
  BUFCE_BUFG_HSR_TEST = "versal/data/timingdef/belspeedmodels/BUFCE_BUFG_HSR_TEST.v3.paspd";
  BUFCE_BUFG_PS = "versal/data/timingdef/belspeedmodels/BUFCE_BUFG_PS.v3.paspd";
  BUFCE_CEINV = "versal/data/timingdef/belspeedmodels/BUFCE_CEINV.v2.paspd";
  BUFCE_IINV = "versal/data/timingdef/belspeedmodels/BUFCE_IINV.v2.paspd";
  BUFDIV_BUFDIV_LEAF = "versal/data/timingdef/belspeedmodels/BUFDIV_BUFDIV_LEAF.v3.paspd";
  BUFGCE_DIV_BUFGCE_DIV = "versal/data/timingdef/belspeedmodels/BUFGCE_DIV_BUFGCE_DIV.v3.paspd";
  BUFGCE_DIV_CEINV = "versal/data/timingdef/belspeedmodels/BUFGCE_DIV_CEINV.v2.paspd";
  BUFGCE_DIV_CLRINV = "versal/data/timingdef/belspeedmodels/BUFGCE_DIV_CLRINV.v2.paspd";
  BUFGCE_DIV_IINV = "versal/data/timingdef/belspeedmodels/BUFGCE_DIV_IINV.v2.paspd";
  BUFGCTRL_BUFGCTRL = "versal/data/timingdef/belspeedmodels/BUFGCTRL_BUFGCTRL.v3.paspd";
  BUFGCTRL_CE0INV = "versal/data/timingdef/belspeedmodels/BUFGCTRL_CE0INV.v2.paspd";
  BUFGCTRL_CE1INV = "versal/data/timingdef/belspeedmodels/BUFGCTRL_CE1INV.v2.paspd";
  BUFGCTRL_IINV = "versal/data/timingdef/belspeedmodels/BUFGCTRL_IINV.v3.paspd";
  BUFG_GT_BUFG_GT = "versal/data/timingdef/belspeedmodels/BUFG_GT_BUFG_GT.v3.paspd";
  CLB_CLKINV = "versal/data/timingdef/belspeedmodels/CLB_CLKINV.v2.paspd";
  CLB_RSTINV = "versal/data/timingdef/belspeedmodels/CLB_RSTINV.v2.paspd";
  CMPHY_CMPHY_DFX_HB = "versal/data/timingdef/belspeedmodels/CMPHY_CMPHY_DFX_HB.v3.paspd";
  CMPHY_CMPHY_OCTAD = "versal/data/timingdef/belspeedmodels/CMPHY_CMPHY_OCTAD.v3.paspd";
  DCMAC_DCMAC = "versal/data/timingdef/belspeedmodels/DCMAC_DCMAC.v3.paspd";
  DFFMUX1 = "versal/data/timingdef/belspeedmodels/DFFMUX1.v2.paspd";
  DFFMUX2 = "versal/data/timingdef/belspeedmodels/DFFMUX2.v2.paspd";
  DPLL_DPLL = "versal/data/timingdef/belspeedmodels/DPLL_DPLL.v3.paspd";
  DSP_ALUADD = "versal/data/timingdef/belspeedmodels/DSP_ALUADD.v3.paspd";
  DSP_ALUMUX = "versal/data/timingdef/belspeedmodels/DSP_ALUMUX.v3.paspd";
  DSP_ALUREG = "versal/data/timingdef/belspeedmodels/DSP_ALUREG.v3.paspd";
  DSP_A_B_DATA = "versal/data/timingdef/belspeedmodels/DSP_A_B_DATA.v3.paspd";
  DSP_CAS_DELAY = "versal/data/timingdef/belspeedmodels/DSP_CAS_DELAY.v3.paspd";
  DSP_CPLX_STAGE0 = "versal/data/timingdef/belspeedmodels/DSP_CPLX_STAGE0.v3.paspd";
  DSP_CPLX_STAGE1 = "versal/data/timingdef/belspeedmodels/DSP_CPLX_STAGE1.v2.paspd";
  DSP_C_DATA = "versal/data/timingdef/belspeedmodels/DSP_C_DATA.v3.paspd";
  DSP_DFX = "versal/data/timingdef/belspeedmodels/DSP_DFX.v2.paspd";
  DSP_FPA_CREG = "versal/data/timingdef/belspeedmodels/DSP_FPA_CREG.v3.paspd";
  DSP_FPA_OPM_REG = "versal/data/timingdef/belspeedmodels/DSP_FPA_OPM_REG.v3.paspd";
  DSP_FPM_PIPEREG = "versal/data/timingdef/belspeedmodels/DSP_FPM_PIPEREG.v3.paspd";
  DSP_FPM_STAGE0 = "versal/data/timingdef/belspeedmodels/DSP_FPM_STAGE0.v2.paspd";
  DSP_FPM_STAGE1 = "versal/data/timingdef/belspeedmodels/DSP_FPM_STAGE1.v2.paspd";
  DSP_FP_ADDER = "versal/data/timingdef/belspeedmodels/DSP_FP_ADDER.v3.paspd";
  DSP_FP_CAS_DELAY = "versal/data/timingdef/belspeedmodels/DSP_FP_CAS_DELAY.v3.paspd";
  DSP_FP_INMUX = "versal/data/timingdef/belspeedmodels/DSP_FP_INMUX.v3.paspd";
  DSP_FP_INREG = "versal/data/timingdef/belspeedmodels/DSP_FP_INREG.v3.paspd";
  DSP_FP_OUTPUT = "versal/data/timingdef/belspeedmodels/DSP_FP_OUTPUT.v3.paspd";
  DSP_FP_SRCMX_OPTINV = "versal/data/timingdef/belspeedmodels/DSP_FP_SRCMX_OPTINV.v2.paspd";
  DSP_MULTIPLIER = "versal/data/timingdef/belspeedmodels/DSP_MULTIPLIER.v3.paspd";
  DSP_M_DATA = "versal/data/timingdef/belspeedmodels/DSP_M_DATA.v3.paspd";
  DSP_OPTINV_P = "versal/data/timingdef/belspeedmodels/DSP_OPTINV_P.v3.paspd";
  DSP_OUTPUT = "versal/data/timingdef/belspeedmodels/DSP_OUTPUT.v3.paspd";
  DSP_PATDET = "versal/data/timingdef/belspeedmodels/DSP_PATDET.v3.paspd";
  DSP_PREADD = "versal/data/timingdef/belspeedmodels/DSP_PREADD.v3.paspd";
  DSP_PREADD_DATA = "versal/data/timingdef/belspeedmodels/DSP_PREADD_DATA.v3.paspd";
  DSP_SRCMX_OPTINV = "versal/data/timingdef/belspeedmodels/DSP_SRCMX_OPTINV.v2.paspd";
  FF = "versal/data/timingdef/belspeedmodels/FF.v2.paspd";
  GCLK_GCLK_DELAY_SSIT = "versal/data/timingdef/belspeedmodels/GCLK_GCLK_DELAY_SSIT.v2.paspd";
  GCLK_GCLK_TEST = "versal/data/timingdef/belspeedmodels/GCLK_GCLK_TEST.v3.paspd";
  GCLK_GCLK_TEST_RING = "versal/data/timingdef/belspeedmodels/GCLK_GCLK_TEST_RING.v3.paspd";
  GTM_GTM_QUAD = "versal/data/timingdef/belspeedmodels/GTM_GTM_QUAD.v3.paspd";
  GTM_IBUFDS = "versal/data/timingdef/belspeedmodels/GTM_IBUFDS.v3.paspd";
  GTYP_GTYP_QUAD = "versal/data/timingdef/belspeedmodels/GTYP_GTYP_QUAD.v3.paspd";
  GTYP_IBUFDS = "versal/data/timingdef/belspeedmodels/GTYP_IBUFDS.v3.paspd";
  HDIOB_DIFFRX = "versal/data/timingdef/belspeedmodels/HDIOB_DIFFRX.v3.paspd";
  HDIOB_IOB_M = "versal/data/timingdef/belspeedmodels/HDIOB_IOB_M.v3.paspd";
  HDIOB_IOB_S = "versal/data/timingdef/belspeedmodels/HDIOB_IOB_S.v3.paspd";
  HDLGC_SCAN = "versal/data/timingdef/belspeedmodels/HDLGC_SCAN.v2.paspd";
  HSC_HSC = "versal/data/timingdef/belspeedmodels/HSC_HSC.v3.paspd";
  IDDR_M = "versal/data/timingdef/belspeedmodels/IDDR_M.v3.paspd";
  IDDR_S = "versal/data/timingdef/belspeedmodels/IDDR_S.v3.paspd";
  IDELAY_M = "versal/data/timingdef/belspeedmodels/IDELAY_M.v3.paspd";
  IDELAY_S = "versal/data/timingdef/belspeedmodels/IDELAY_S.v3.paspd";
  IPFF_M = "versal/data/timingdef/belspeedmodels/IPFF_M.v3.paspd";
  IPFF_S = "versal/data/timingdef/belspeedmodels/IPFF_S.v3.paspd";
  IRI_CLKINV = "versal/data/timingdef/belspeedmodels/IRI_CLKINV.v2.paspd";
  IRI_FF_CLK_MOD = "versal/data/timingdef/belspeedmodels/IRI_FF_CLK_MOD.v3.paspd";
  IRI_IMC_FF = "versal/data/timingdef/belspeedmodels/IRI_IMC_FF.v3.paspd";
  IRI_IMC_FF_T = "versal/data/timingdef/belspeedmodels/IRI_IMC_FF_T.v3.paspd";
  IRI_IMI_FF = "versal/data/timingdef/belspeedmodels/IRI_IMI_FF.v3.paspd";
  IRI_IMI_FF_T = "versal/data/timingdef/belspeedmodels/IRI_IMI_FF_T.v3.paspd";
  IRI_IMR_CLK_MOD = "versal/data/timingdef/belspeedmodels/IRI_IMR_CLK_MOD.v3.paspd";
  LCLK_DELAY = "versal/data/timingdef/belspeedmodels/LCLK_DELAY.v3.paspd";
  LOOKAHEAD8 = "versal/data/timingdef/belspeedmodels/LOOKAHEAD8.v2.paspd";
  MISR_MISR = "versal/data/timingdef/belspeedmodels/MISR_MISR.v3.paspd";
  MMCM_MMCM = "versal/data/timingdef/belspeedmodels/MMCM_MMCM.v3.paspd";
  MRMAC_MRMAC = "versal/data/timingdef/belspeedmodels/MRMAC_MRMAC.v3.paspd";
  NOC2_NOC2_NMU512 = "versal/data/timingdef/belspeedmodels/NOC2_NOC2_NMU512.v3.paspd";
  NOC2_NOC2_NSU512 = "versal/data/timingdef/belspeedmodels/NOC2_NOC2_NSU512.v3.paspd";
  NOC2_NOC2_SCAN = "versal/data/timingdef/belspeedmodels/NOC2_NOC2_SCAN.v3.paspd";
  ODDR_M = "versal/data/timingdef/belspeedmodels/ODDR_M.v3.paspd";
  ODDR_S = "versal/data/timingdef/belspeedmodels/ODDR_S.v3.paspd";
  ODELAY_M = "versal/data/timingdef/belspeedmodels/ODELAY_M.v3.paspd";
  ODELAY_S = "versal/data/timingdef/belspeedmodels/ODELAY_S.v3.paspd";
  OPFF_M = "versal/data/timingdef/belspeedmodels/OPFF_M.v3.paspd";
  OPFF_S = "versal/data/timingdef/belspeedmodels/OPFF_S.v3.paspd";
  OUTMUX = "versal/data/timingdef/belspeedmodels/OUTMUX.v2.paspd";
  PCIE_PCIE50 = "versal/data/timingdef/belspeedmodels/PCIE_PCIE50.v2.paspd";
  PSS_PS9 = "versal/data/timingdef/belspeedmodels/PSS_PS9.v3.paspd";
  RAMB_RAMB18_L = "versal/data/timingdef/belspeedmodels/RAMB_RAMB18_L.v3.paspd";
  RAMB_RAMB18_U = "versal/data/timingdef/belspeedmodels/RAMB_RAMB18_U.v3.paspd";
  RAMB_RAMB36 = "versal/data/timingdef/belspeedmodels/RAMB_RAMB36.v3.paspd";
  RPI_APB = "versal/data/timingdef/belspeedmodels/RPI_APB.v2.paspd";
  SLICEL_IMC_FF = "versal/data/timingdef/belspeedmodels/SLICEL_IMC_FF.v2.paspd";
  SLICEL_IMC_FF_T = "versal/data/timingdef/belspeedmodels/SLICEL_IMC_FF_T.v2.paspd";
  SLICEL_LUT5 = "versal/data/timingdef/belspeedmodels/SLICEL_LUT5.v2.paspd";
  SLICEL_LUT6 = "versal/data/timingdef/belspeedmodels/SLICEL_LUT6.v2.paspd";
  SLICEM_IMC_FF = "versal/data/timingdef/belspeedmodels/SLICEM_IMC_FF.v2.paspd";
  SLICEM_IMC_FF_T = "versal/data/timingdef/belspeedmodels/SLICEM_IMC_FF_T.v2.paspd";
  SLICEM_LUT5 = "versal/data/timingdef/belspeedmodels/SLICEM_LUT5.v3.paspd";
  SLICEM_LUT6 = "versal/data/timingdef/belspeedmodels/SLICEM_LUT6.v3.paspd";
  SLICE_FF_CLK_MOD = "versal/data/timingdef/belspeedmodels/SLICE_FF_CLK_MOD.v2.paspd";
  SLICE_IMI_FF = "versal/data/timingdef/belspeedmodels/SLICE_IMI_FF.v2.paspd";
  SLICE_IMI_FF_T = "versal/data/timingdef/belspeedmodels/SLICE_IMI_FF_T.v2.paspd";
  SLICE_IMR_CLK_MOD = "versal/data/timingdef/belspeedmodels/SLICE_IMR_CLK_MOD.v2.paspd";
  SYSMON_SAT_SYSMON_SAT = "versal/data/timingdef/belspeedmodels/SYSMON_SAT_SYSMON_SAT.v3.paspd";
  TDDR_M = "versal/data/timingdef/belspeedmodels/TDDR_M.v3.paspd";
  TDDR_S = "versal/data/timingdef/belspeedmodels/TDDR_S.v3.paspd";
  TFF_M = "versal/data/timingdef/belspeedmodels/TFF_M.v3.paspd";
  TFF_S = "versal/data/timingdef/belspeedmodels/TFF_S.v3.paspd";
  URAM_CLK_OPTINV = "versal/data/timingdef/belspeedmodels/URAM_CLK_OPTINV.v2.paspd";
  URAM_OPTINV = "versal/data/timingdef/belspeedmodels/URAM_OPTINV.v2.paspd";
  URAM_URAM288 = "versal/data/timingdef/belspeedmodels/URAM_URAM288.v3.paspd";
  URAM_URAM_CAS_DLY = "versal/data/timingdef/belspeedmodels/URAM_URAM_CAS_DLY.v3.paspd";
  X5PHIO_IO_M = "versal/data/timingdef/belspeedmodels/X5PHIO_IO_M.v3.paspd";
  X5PHIO_IO_PAIR = "versal/data/timingdef/belspeedmodels/X5PHIO_IO_PAIR.v3.paspd";
  X5PHIO_IO_S = "versal/data/timingdef/belspeedmodels/X5PHIO_IO_S.v3.paspd";
  X5PHIO_X5PHIO_CMUIF = "versal/data/timingdef/belspeedmodels/X5PHIO_X5PHIO_CMUIF.v3.paspd";
  X5PHIO_XCVR_PAIR = "versal/data/timingdef/belspeedmodels/X5PHIO_XCVR_PAIR.v3.paspd";
  X5PLL_X5PLL = "versal/data/timingdef/belspeedmodels/X5PLL_X5PLL.v3.paspd";
  X5PLL_X5PLL_INTF = "versal/data/timingdef/belspeedmodels/X5PLL_X5PLL_INTF.v3.paspd";
};
belTimingModels : 
{
  BLI_DFF = "versal/data/timingdef/arch/timing_model/bels/BLI_DFF.v2.belTimingModels";
  BRAM_CLK_OPTINV = "versal/data/timingdef/arch/timing_model/bels/BRAM_CLK_OPTINV.v1.belTimingModels";
  BRAM_OPTINV = "versal/data/timingdef/arch/timing_model/bels/BRAM_OPTINV.v1.belTimingModels";
  BUFCE_BUFCE = "versal/data/timingdef/arch/timing_model/bels/BUFCE_BUFCE.v1.belTimingModels";
  BUFCE_BUFG_FABRIC = "versal/data/timingdef/arch/timing_model/bels/BUFCE_BUFG_FABRIC.v1.belTimingModels";
  BUFCE_BUFG_HSR_TEST = "versal/data/timingdef/arch/timing_model/bels/BUFCE_BUFG_HSR_TEST.v1.belTimingModels";
  BUFCE_BUFG_PS = "versal/data/timingdef/arch/timing_model/bels/BUFCE_BUFG_PS.v1.belTimingModels";
  BUFCE_CEINV = "versal/data/timingdef/arch/timing_model/bels/BUFCE_CEINV.v1.belTimingModels";
  BUFCE_IINV = "versal/data/timingdef/arch/timing_model/bels/BUFCE_IINV.v1.belTimingModels";
  BUFDIV_BUFDIV_LEAF = "versal/data/timingdef/arch/timing_model/bels/BUFDIV_BUFDIV_LEAF.v1.belTimingModels";
  BUFGCE_DIV_BUFGCE_DIV = "versal/data/timingdef/arch/timing_model/bels/BUFGCE_DIV_BUFGCE_DIV.v1.belTimingModels";
  BUFGCE_DIV_CEINV = "versal/data/timingdef/arch/timing_model/bels/BUFGCE_DIV_CEINV.v1.belTimingModels";
  BUFGCE_DIV_CLRINV = "versal/data/timingdef/arch/timing_model/bels/BUFGCE_DIV_CLRINV.v1.belTimingModels";
  BUFGCE_DIV_IINV = "versal/data/timingdef/arch/timing_model/bels/BUFGCE_DIV_IINV.v1.belTimingModels";
  BUFGCTRL_BUFGCTRL = "versal/data/timingdef/arch/timing_model/bels/BUFGCTRL_BUFGCTRL.v1.belTimingModels";
  BUFGCTRL_CE0INV = "versal/data/timingdef/arch/timing_model/bels/BUFGCTRL_CE0INV.v1.belTimingModels";
  BUFGCTRL_CE1INV = "versal/data/timingdef/arch/timing_model/bels/BUFGCTRL_CE1INV.v1.belTimingModels";
  BUFGCTRL_IINV = "versal/data/timingdef/arch/timing_model/bels/BUFGCTRL_IINV.v1.belTimingModels";
  BUFG_GT_BUFG_GT = "versal/data/timingdef/arch/timing_model/bels/BUFG_GT_BUFG_GT.v1.belTimingModels";
  CLB_CLKINV = "versal/data/timingdef/arch/timing_model/bels/CLB_CLKINV.v1.belTimingModels";
  CLB_RSTINV = "versal/data/timingdef/arch/timing_model/bels/CLB_RSTINV.v1.belTimingModels";
  CMPHY_CMPHY_DFX_HB = "versal/data/timingdef/arch/timing_model/bels/CMPHY_CMPHY_DFX_HB.v2.belTimingModels";
  CMPHY_CMPHY_OCTAD = "versal/data/timingdef/arch/timing_model/bels/CMPHY_CMPHY_OCTAD.v2.belTimingModels";
  DCMAC_DCMAC = "versal/data/timingdef/arch/timing_model/bels/DCMAC_DCMAC.v2.belTimingModels";
  DFFMUX1 = "versal/data/timingdef/arch/timing_model/bels/DFFMUX1.v1.belTimingModels";
  DFFMUX2 = "versal/data/timingdef/arch/timing_model/bels/DFFMUX2.v1.belTimingModels";
  DPLL_DPLL = "versal/data/timingdef/arch/timing_model/bels/DPLL_DPLL.v1.belTimingModels";
  DSP_ALUADD = "versal/data/timingdef/arch/timing_model/bels/DSP_ALUADD.v2.belTimingModels";
  DSP_ALUMUX = "versal/data/timingdef/arch/timing_model/bels/DSP_ALUMUX.v1.belTimingModels";
  DSP_ALUREG = "versal/data/timingdef/arch/timing_model/bels/DSP_ALUREG.v1.belTimingModels";
  DSP_A_B_DATA = "versal/data/timingdef/arch/timing_model/bels/DSP_A_B_DATA.v1.belTimingModels";
  DSP_CAS_DELAY = "versal/data/timingdef/arch/timing_model/bels/DSP_CAS_DELAY.v1.belTimingModels";
  DSP_CPLX_STAGE0 = "versal/data/timingdef/arch/timing_model/bels/DSP_CPLX_STAGE0.v1.belTimingModels";
  DSP_CPLX_STAGE1 = "versal/data/timingdef/arch/timing_model/bels/DSP_CPLX_STAGE1.v1.belTimingModels";
  DSP_C_DATA = "versal/data/timingdef/arch/timing_model/bels/DSP_C_DATA.v1.belTimingModels";
  DSP_DFX = "versal/data/timingdef/arch/timing_model/bels/DSP_DFX.v1.belTimingModels";
  DSP_FPA_CREG = "versal/data/timingdef/arch/timing_model/bels/DSP_FPA_CREG.v1.belTimingModels";
  DSP_FPA_OPM_REG = "versal/data/timingdef/arch/timing_model/bels/DSP_FPA_OPM_REG.v1.belTimingModels";
  DSP_FPM_PIPEREG = "versal/data/timingdef/arch/timing_model/bels/DSP_FPM_PIPEREG.v1.belTimingModels";
  DSP_FPM_STAGE0 = "versal/data/timingdef/arch/timing_model/bels/DSP_FPM_STAGE0.v1.belTimingModels";
  DSP_FPM_STAGE1 = "versal/data/timingdef/arch/timing_model/bels/DSP_FPM_STAGE1.v1.belTimingModels";
  DSP_FP_ADDER = "versal/data/timingdef/arch/timing_model/bels/DSP_FP_ADDER.v1.belTimingModels";
  DSP_FP_CAS_DELAY = "versal/data/timingdef/arch/timing_model/bels/DSP_FP_CAS_DELAY.v1.belTimingModels";
  DSP_FP_INMUX = "versal/data/timingdef/arch/timing_model/bels/DSP_FP_INMUX.v1.belTimingModels";
  DSP_FP_INREG = "versal/data/timingdef/arch/timing_model/bels/DSP_FP_INREG.v1.belTimingModels";
  DSP_FP_OUTPUT = "versal/data/timingdef/arch/timing_model/bels/DSP_FP_OUTPUT.v1.belTimingModels";
  DSP_FP_SRCMX_OPTINV = "versal/data/timingdef/arch/timing_model/bels/DSP_FP_SRCMX_OPTINV.v1.belTimingModels";
  DSP_MULTIPLIER = "versal/data/timingdef/arch/timing_model/bels/DSP_MULTIPLIER.v1.belTimingModels";
  DSP_M_DATA = "versal/data/timingdef/arch/timing_model/bels/DSP_M_DATA.v1.belTimingModels";
  DSP_OPTINV_P = "versal/data/timingdef/arch/timing_model/bels/DSP_OPTINV_P.v1.belTimingModels";
  DSP_OUTPUT = "versal/data/timingdef/arch/timing_model/bels/DSP_OUTPUT.v1.belTimingModels";
  DSP_PATDET = "versal/data/timingdef/arch/timing_model/bels/DSP_PATDET.v1.belTimingModels";
  DSP_PREADD = "versal/data/timingdef/arch/timing_model/bels/DSP_PREADD.v1.belTimingModels";
  DSP_PREADD_DATA = "versal/data/timingdef/arch/timing_model/bels/DSP_PREADD_DATA.v1.belTimingModels";
  DSP_SRCMX_OPTINV = "versal/data/timingdef/arch/timing_model/bels/DSP_SRCMX_OPTINV.v1.belTimingModels";
  FF = "versal/data/timingdef/arch/timing_model/bels/FF.v1.belTimingModels";
  GCLK_GCLK_DELAY_SSIT = "versal/data/timingdef/arch/timing_model/bels/GCLK_GCLK_DELAY_SSIT.v1.belTimingModels";
  GCLK_GCLK_TEST = "versal/data/timingdef/arch/timing_model/bels/GCLK_GCLK_TEST.v1.belTimingModels";
  GCLK_GCLK_TEST_RING = "versal/data/timingdef/arch/timing_model/bels/GCLK_GCLK_TEST_RING.v1.belTimingModels";
  GTM_GTM_QUAD = "versal/data/timingdef/arch/timing_model/bels/GTM_GTM_QUAD.v2.belTimingModels";
  GTM_IBUFDS = "versal/data/timingdef/arch/timing_model/bels/GTM_IBUFDS.v1.belTimingModels";
  GTYP_GTYP_QUAD = "versal/data/timingdef/arch/timing_model/bels/GTYP_GTYP_QUAD.v2.belTimingModels";
  GTYP_IBUFDS = "versal/data/timingdef/arch/timing_model/bels/GTYP_IBUFDS.v1.belTimingModels";
  HDIOB_DIFFRX = "versal/data/timingdef/arch/timing_model/bels/HDIOB_DIFFRX.v2.belTimingModels";
  HDIOB_IOB_M = "versal/data/timingdef/arch/timing_model/bels/HDIOB_IOB_M.v2.belTimingModels";
  HDIOB_IOB_S = "versal/data/timingdef/arch/timing_model/bels/HDIOB_IOB_S.v2.belTimingModels";
  HDLGC_SCAN = "versal/data/timingdef/arch/timing_model/bels/HDLGC_SCAN.v1.belTimingModels";
  HSC_HSC = "versal/data/timingdef/arch/timing_model/bels/HSC_HSC.v1.belTimingModels";
  IDDR_M = "versal/data/timingdef/arch/timing_model/bels/IDDR_M.v1.belTimingModels";
  IDDR_S = "versal/data/timingdef/arch/timing_model/bels/IDDR_S.v1.belTimingModels";
  IDELAY_M = "versal/data/timingdef/arch/timing_model/bels/IDELAY_M.v1.belTimingModels";
  IDELAY_S = "versal/data/timingdef/arch/timing_model/bels/IDELAY_S.v1.belTimingModels";
  IPFF_M = "versal/data/timingdef/arch/timing_model/bels/IPFF_M.v1.belTimingModels";
  IPFF_S = "versal/data/timingdef/arch/timing_model/bels/IPFF_S.v1.belTimingModels";
  IRI_CLKINV = "versal/data/timingdef/arch/timing_model/bels/IRI_CLKINV.v1.belTimingModels";
  IRI_FF_CLK_MOD = "versal/data/timingdef/arch/timing_model/bels/IRI_FF_CLK_MOD.v1.belTimingModels";
  IRI_IMC_FF = "versal/data/timingdef/arch/timing_model/bels/IRI_IMC_FF.v1.belTimingModels";
  IRI_IMC_FF_T = "versal/data/timingdef/arch/timing_model/bels/IRI_IMC_FF_T.v1.belTimingModels";
  IRI_IMI_FF = "versal/data/timingdef/arch/timing_model/bels/IRI_IMI_FF.v1.belTimingModels";
  IRI_IMI_FF_T = "versal/data/timingdef/arch/timing_model/bels/IRI_IMI_FF_T.v1.belTimingModels";
  IRI_IMR_CLK_MOD = "versal/data/timingdef/arch/timing_model/bels/IRI_IMR_CLK_MOD.v1.belTimingModels";
  LCLK_DELAY = "versal/data/timingdef/arch/timing_model/bels/LCLK_DELAY.v1.belTimingModels";
  LOOKAHEAD8 = "versal/data/timingdef/arch/timing_model/bels/LOOKAHEAD8.v1.belTimingModels";
  MISR_MISR = "versal/data/timingdef/arch/timing_model/bels/MISR_MISR.v1.belTimingModels";
  MMCM_MMCM = "versal/data/timingdef/arch/timing_model/bels/MMCM_MMCM.v1.belTimingModels";
  MRMAC_MRMAC = "versal/data/timingdef/arch/timing_model/bels/MRMAC_MRMAC.v2.belTimingModels";
  NOC2_NOC2_NMU512 = "versal/data/timingdef/arch/timing_model/bels/NOC2_NOC2_NMU512.v1.belTimingModels";
  NOC2_NOC2_NSU512 = "versal/data/timingdef/arch/timing_model/bels/NOC2_NOC2_NSU512.v1.belTimingModels";
  NOC2_NOC2_SCAN = "versal/data/timingdef/arch/timing_model/bels/NOC2_NOC2_SCAN.v1.belTimingModels";
  ODDR_M = "versal/data/timingdef/arch/timing_model/bels/ODDR_M.v1.belTimingModels";
  ODDR_S = "versal/data/timingdef/arch/timing_model/bels/ODDR_S.v1.belTimingModels";
  ODELAY_M = "versal/data/timingdef/arch/timing_model/bels/ODELAY_M.v1.belTimingModels";
  ODELAY_S = "versal/data/timingdef/arch/timing_model/bels/ODELAY_S.v1.belTimingModels";
  OPFF_M = "versal/data/timingdef/arch/timing_model/bels/OPFF_M.v1.belTimingModels";
  OPFF_S = "versal/data/timingdef/arch/timing_model/bels/OPFF_S.v1.belTimingModels";
  OUTMUX = "versal/data/timingdef/arch/timing_model/bels/OUTMUX.v1.belTimingModels";
  PCIE_PCIE50 = "versal/data/timingdef/arch/timing_model/bels/PCIE_PCIE50.v1.belTimingModels";
  PSS_PS9 = "versal/data/timingdef/arch/timing_model/bels/PSS_PS9.v2.belTimingModels";
  RAMB_RAMB18_L = "versal/data/timingdef/arch/timing_model/bels/RAMB_RAMB18_L.v1.belTimingModels";
  RAMB_RAMB18_U = "versal/data/timingdef/arch/timing_model/bels/RAMB_RAMB18_U.v1.belTimingModels";
  RAMB_RAMB36 = "versal/data/timingdef/arch/timing_model/bels/RAMB_RAMB36.v1.belTimingModels";
  RPI_APB = "versal/data/timingdef/arch/timing_model/bels/RPI_APB.v1.belTimingModels";
  SLICEL_IMC_FF = "versal/data/timingdef/arch/timing_model/bels/SLICEL_IMC_FF.v1.belTimingModels";
  SLICEL_IMC_FF_T = "versal/data/timingdef/arch/timing_model/bels/SLICEL_IMC_FF_T.v1.belTimingModels";
  SLICEL_LUT5 = "versal/data/timingdef/arch/timing_model/bels/SLICEL_LUT5.v1.belTimingModels";
  SLICEL_LUT6 = "versal/data/timingdef/arch/timing_model/bels/SLICEL_LUT6.v1.belTimingModels";
  SLICEM_IMC_FF = "versal/data/timingdef/arch/timing_model/bels/SLICEM_IMC_FF.v1.belTimingModels";
  SLICEM_IMC_FF_T = "versal/data/timingdef/arch/timing_model/bels/SLICEM_IMC_FF_T.v1.belTimingModels";
  SLICEM_LUT5 = "versal/data/timingdef/arch/timing_model/bels/SLICEM_LUT5.v1.belTimingModels";
  SLICEM_LUT6 = "versal/data/timingdef/arch/timing_model/bels/SLICEM_LUT6.v1.belTimingModels";
  SLICE_FF_CLK_MOD = "versal/data/timingdef/arch/timing_model/bels/SLICE_FF_CLK_MOD.v1.belTimingModels";
  SLICE_IMI_FF = "versal/data/timingdef/arch/timing_model/bels/SLICE_IMI_FF.v1.belTimingModels";
  SLICE_IMI_FF_T = "versal/data/timingdef/arch/timing_model/bels/SLICE_IMI_FF_T.v1.belTimingModels";
  SLICE_IMR_CLK_MOD = "versal/data/timingdef/arch/timing_model/bels/SLICE_IMR_CLK_MOD.v1.belTimingModels";
  SYSMON_SAT_SYSMON_SAT = "versal/data/timingdef/arch/timing_model/bels/SYSMON_SAT_SYSMON_SAT.v1.belTimingModels";
  TDDR_M = "versal/data/timingdef/arch/timing_model/bels/TDDR_M.v1.belTimingModels";
  TDDR_S = "versal/data/timingdef/arch/timing_model/bels/TDDR_S.v1.belTimingModels";
  TFF_M = "versal/data/timingdef/arch/timing_model/bels/TFF_M.v1.belTimingModels";
  TFF_S = "versal/data/timingdef/arch/timing_model/bels/TFF_S.v1.belTimingModels";
  URAM_CLK_OPTINV = "versal/data/timingdef/arch/timing_model/bels/URAM_CLK_OPTINV.v1.belTimingModels";
  URAM_OPTINV = "versal/data/timingdef/arch/timing_model/bels/URAM_OPTINV.v1.belTimingModels";
  URAM_URAM288 = "versal/data/timingdef/arch/timing_model/bels/URAM_URAM288.v1.belTimingModels";
  URAM_URAM_CAS_DLY = "versal/data/timingdef/arch/timing_model/bels/URAM_URAM_CAS_DLY.v1.belTimingModels";
  X5PHIO_IO_M = "versal/data/timingdef/arch/timing_model/bels/X5PHIO_IO_M.v2.belTimingModels";
  X5PHIO_IO_PAIR = "versal/data/timingdef/arch/timing_model/bels/X5PHIO_IO_PAIR.v2.belTimingModels";
  X5PHIO_IO_S = "versal/data/timingdef/arch/timing_model/bels/X5PHIO_IO_S.v2.belTimingModels";
  X5PHIO_X5PHIO_CMUIF = "versal/data/timingdef/arch/timing_model/bels/X5PHIO_X5PHIO_CMUIF.v2.belTimingModels";
  X5PHIO_XCVR_PAIR = "versal/data/timingdef/arch/timing_model/bels/X5PHIO_XCVR_PAIR.v2.belTimingModels";
  X5PLL_X5PLL = "versal/data/timingdef/arch/timing_model/bels/X5PLL_X5PLL.v2.belTimingModels";
  X5PLL_X5PLL_INTF = "versal/data/timingdef/arch/timing_model/bels/X5PLL_X5PLL_INTF.v2.belTimingModels";
};
belTimingSet : 
{
  BLI_DFF = "versal/data/timingdef/arch/timing_set/bels/BLI_DFF.v2.belTimingSet";
  BRAM_CLK_OPTINV = "versal/data/timingdef/arch/timing_set/bels/BRAM_CLK_OPTINV.v2.belTimingSet";
  BRAM_OPTINV = "versal/data/timingdef/arch/timing_set/bels/BRAM_OPTINV.v2.belTimingSet";
  BUFCE_BUFCE = "versal/data/timingdef/arch/timing_set/bels/BUFCE_BUFCE.v2.belTimingSet";
  BUFCE_BUFG_FABRIC = "versal/data/timingdef/arch/timing_set/bels/BUFCE_BUFG_FABRIC.v2.belTimingSet";
  BUFCE_BUFG_HSR_TEST = "versal/data/timingdef/arch/timing_set/bels/BUFCE_BUFG_HSR_TEST.v2.belTimingSet";
  BUFCE_BUFG_PS = "versal/data/timingdef/arch/timing_set/bels/BUFCE_BUFG_PS.v2.belTimingSet";
  BUFCE_CEINV = "versal/data/timingdef/arch/timing_set/bels/BUFCE_CEINV.v2.belTimingSet";
  BUFCE_IINV = "versal/data/timingdef/arch/timing_set/bels/BUFCE_IINV.v2.belTimingSet";
  BUFDIV_BUFDIV_LEAF = "versal/data/timingdef/arch/timing_set/bels/BUFDIV_BUFDIV_LEAF.v2.belTimingSet";
  BUFGCE_DIV_BUFGCE_DIV = "versal/data/timingdef/arch/timing_set/bels/BUFGCE_DIV_BUFGCE_DIV.v3.belTimingSet";
  BUFGCE_DIV_CEINV = "versal/data/timingdef/arch/timing_set/bels/BUFGCE_DIV_CEINV.v2.belTimingSet";
  BUFGCE_DIV_CLRINV = "versal/data/timingdef/arch/timing_set/bels/BUFGCE_DIV_CLRINV.v2.belTimingSet";
  BUFGCE_DIV_IINV = "versal/data/timingdef/arch/timing_set/bels/BUFGCE_DIV_IINV.v2.belTimingSet";
  BUFGCTRL_BUFGCTRL = "versal/data/timingdef/arch/timing_set/bels/BUFGCTRL_BUFGCTRL.v2.belTimingSet";
  BUFGCTRL_CE0INV = "versal/data/timingdef/arch/timing_set/bels/BUFGCTRL_CE0INV.v2.belTimingSet";
  BUFGCTRL_CE1INV = "versal/data/timingdef/arch/timing_set/bels/BUFGCTRL_CE1INV.v2.belTimingSet";
  BUFGCTRL_IINV = "versal/data/timingdef/arch/timing_set/bels/BUFGCTRL_IINV.v2.belTimingSet";
  BUFG_GT_BUFG_GT = "versal/data/timingdef/arch/timing_set/bels/BUFG_GT_BUFG_GT.v2.belTimingSet";
  CLB_CLKINV = "versal/data/timingdef/arch/timing_set/bels/CLB_CLKINV.v2.belTimingSet";
  CLB_RSTINV = "versal/data/timingdef/arch/timing_set/bels/CLB_RSTINV.v2.belTimingSet";
  CMPHY_CMPHY_DFX_HB = "versal/data/timingdef/arch/timing_set/bels/CMPHY_CMPHY_DFX_HB.v3.belTimingSet";
  CMPHY_CMPHY_OCTAD = "versal/data/timingdef/arch/timing_set/bels/CMPHY_CMPHY_OCTAD.v3.belTimingSet";
  DCMAC_DCMAC = "versal/data/timingdef/arch/timing_set/bels/DCMAC_DCMAC.v3.belTimingSet";
  DFFMUX1 = "versal/data/timingdef/arch/timing_set/bels/DFFMUX1.v2.belTimingSet";
  DFFMUX2 = "versal/data/timingdef/arch/timing_set/bels/DFFMUX2.v2.belTimingSet";
  DPLL_DPLL = "versal/data/timingdef/arch/timing_set/bels/DPLL_DPLL.v2.belTimingSet";
  DSP_ALUADD = "versal/data/timingdef/arch/timing_set/bels/DSP_ALUADD.v3.belTimingSet";
  DSP_ALUMUX = "versal/data/timingdef/arch/timing_set/bels/DSP_ALUMUX.v2.belTimingSet";
  DSP_ALUREG = "versal/data/timingdef/arch/timing_set/bels/DSP_ALUREG.v2.belTimingSet";
  DSP_A_B_DATA = "versal/data/timingdef/arch/timing_set/bels/DSP_A_B_DATA.v2.belTimingSet";
  DSP_CAS_DELAY = "versal/data/timingdef/arch/timing_set/bels/DSP_CAS_DELAY.v2.belTimingSet";
  DSP_CPLX_STAGE0 = "versal/data/timingdef/arch/timing_set/bels/DSP_CPLX_STAGE0.v2.belTimingSet";
  DSP_CPLX_STAGE1 = "versal/data/timingdef/arch/timing_set/bels/DSP_CPLX_STAGE1.v2.belTimingSet";
  DSP_C_DATA = "versal/data/timingdef/arch/timing_set/bels/DSP_C_DATA.v2.belTimingSet";
  DSP_DFX = "versal/data/timingdef/arch/timing_set/bels/DSP_DFX.v2.belTimingSet";
  DSP_FPA_CREG = "versal/data/timingdef/arch/timing_set/bels/DSP_FPA_CREG.v2.belTimingSet";
  DSP_FPA_OPM_REG = "versal/data/timingdef/arch/timing_set/bels/DSP_FPA_OPM_REG.v2.belTimingSet";
  DSP_FPM_PIPEREG = "versal/data/timingdef/arch/timing_set/bels/DSP_FPM_PIPEREG.v2.belTimingSet";
  DSP_FPM_STAGE0 = "versal/data/timingdef/arch/timing_set/bels/DSP_FPM_STAGE0.v2.belTimingSet";
  DSP_FPM_STAGE1 = "versal/data/timingdef/arch/timing_set/bels/DSP_FPM_STAGE1.v2.belTimingSet";
  DSP_FP_ADDER = "versal/data/timingdef/arch/timing_set/bels/DSP_FP_ADDER.v2.belTimingSet";
  DSP_FP_CAS_DELAY = "versal/data/timingdef/arch/timing_set/bels/DSP_FP_CAS_DELAY.v2.belTimingSet";
  DSP_FP_INMUX = "versal/data/timingdef/arch/timing_set/bels/DSP_FP_INMUX.v2.belTimingSet";
  DSP_FP_INREG = "versal/data/timingdef/arch/timing_set/bels/DSP_FP_INREG.v2.belTimingSet";
  DSP_FP_OUTPUT = "versal/data/timingdef/arch/timing_set/bels/DSP_FP_OUTPUT.v2.belTimingSet";
  DSP_FP_SRCMX_OPTINV = "versal/data/timingdef/arch/timing_set/bels/DSP_FP_SRCMX_OPTINV.v2.belTimingSet";
  DSP_MULTIPLIER = "versal/data/timingdef/arch/timing_set/bels/DSP_MULTIPLIER.v2.belTimingSet";
  DSP_M_DATA = "versal/data/timingdef/arch/timing_set/bels/DSP_M_DATA.v2.belTimingSet";
  DSP_OPTINV_P = "versal/data/timingdef/arch/timing_set/bels/DSP_OPTINV_P.v2.belTimingSet";
  DSP_OUTPUT = "versal/data/timingdef/arch/timing_set/bels/DSP_OUTPUT.v2.belTimingSet";
  DSP_PATDET = "versal/data/timingdef/arch/timing_set/bels/DSP_PATDET.v2.belTimingSet";
  DSP_PREADD = "versal/data/timingdef/arch/timing_set/bels/DSP_PREADD.v2.belTimingSet";
  DSP_PREADD_DATA = "versal/data/timingdef/arch/timing_set/bels/DSP_PREADD_DATA.v2.belTimingSet";
  DSP_SRCMX_OPTINV = "versal/data/timingdef/arch/timing_set/bels/DSP_SRCMX_OPTINV.v2.belTimingSet";
  FF = "versal/data/timingdef/arch/timing_set/bels/FF.v2.belTimingSet";
  GCLK_GCLK_DELAY_SSIT = "versal/data/timingdef/arch/timing_set/bels/GCLK_GCLK_DELAY_SSIT.v2.belTimingSet";
  GCLK_GCLK_TEST = "versal/data/timingdef/arch/timing_set/bels/GCLK_GCLK_TEST.v2.belTimingSet";
  GCLK_GCLK_TEST_RING = "versal/data/timingdef/arch/timing_set/bels/GCLK_GCLK_TEST_RING.v2.belTimingSet";
  GTM_GTM_QUAD = "versal/data/timingdef/arch/timing_set/bels/GTM_GTM_QUAD.v3.belTimingSet";
  GTM_IBUFDS = "versal/data/timingdef/arch/timing_set/bels/GTM_IBUFDS.v2.belTimingSet";
  GTYP_GTYP_QUAD = "versal/data/timingdef/arch/timing_set/bels/GTYP_GTYP_QUAD.v3.belTimingSet";
  GTYP_IBUFDS = "versal/data/timingdef/arch/timing_set/bels/GTYP_IBUFDS.v3.belTimingSet";
  HDIOB_DIFFRX = "versal/data/timingdef/arch/timing_set/bels/HDIOB_DIFFRX.v3.belTimingSet";
  HDIOB_IOB_M = "versal/data/timingdef/arch/timing_set/bels/HDIOB_IOB_M.v2.belTimingSet";
  HDIOB_IOB_S = "versal/data/timingdef/arch/timing_set/bels/HDIOB_IOB_S.v2.belTimingSet";
  HDLGC_SCAN = "versal/data/timingdef/arch/timing_set/bels/HDLGC_SCAN.v2.belTimingSet";
  HSC_HSC = "versal/data/timingdef/arch/timing_set/bels/HSC_HSC.v2.belTimingSet";
  IDDR_M = "versal/data/timingdef/arch/timing_set/bels/IDDR_M.v2.belTimingSet";
  IDDR_S = "versal/data/timingdef/arch/timing_set/bels/IDDR_S.v2.belTimingSet";
  IDELAY_M = "versal/data/timingdef/arch/timing_set/bels/IDELAY_M.v2.belTimingSet";
  IDELAY_S = "versal/data/timingdef/arch/timing_set/bels/IDELAY_S.v2.belTimingSet";
  IPFF_M = "versal/data/timingdef/arch/timing_set/bels/IPFF_M.v2.belTimingSet";
  IPFF_S = "versal/data/timingdef/arch/timing_set/bels/IPFF_S.v2.belTimingSet";
  IRI_CLKINV = "versal/data/timingdef/arch/timing_set/bels/IRI_CLKINV.v2.belTimingSet";
  IRI_FF_CLK_MOD = "versal/data/timingdef/arch/timing_set/bels/IRI_FF_CLK_MOD.v2.belTimingSet";
  IRI_IMC_FF = "versal/data/timingdef/arch/timing_set/bels/IRI_IMC_FF.v2.belTimingSet";
  IRI_IMC_FF_T = "versal/data/timingdef/arch/timing_set/bels/IRI_IMC_FF_T.v2.belTimingSet";
  IRI_IMI_FF = "versal/data/timingdef/arch/timing_set/bels/IRI_IMI_FF.v2.belTimingSet";
  IRI_IMI_FF_T = "versal/data/timingdef/arch/timing_set/bels/IRI_IMI_FF_T.v2.belTimingSet";
  IRI_IMR_CLK_MOD = "versal/data/timingdef/arch/timing_set/bels/IRI_IMR_CLK_MOD.v2.belTimingSet";
  LCLK_DELAY = "versal/data/timingdef/arch/timing_set/bels/LCLK_DELAY.v2.belTimingSet";
  LOOKAHEAD8 = "versal/data/timingdef/arch/timing_set/bels/LOOKAHEAD8.v2.belTimingSet";
  MISR_MISR = "versal/data/timingdef/arch/timing_set/bels/MISR_MISR.v2.belTimingSet";
  MMCM_MMCM = "versal/data/timingdef/arch/timing_set/bels/MMCM_MMCM.v2.belTimingSet";
  MRMAC_MRMAC = "versal/data/timingdef/arch/timing_set/bels/MRMAC_MRMAC.v3.belTimingSet";
  NOC2_NOC2_NMU512 = "versal/data/timingdef/arch/timing_set/bels/NOC2_NOC2_NMU512.v3.belTimingSet";
  NOC2_NOC2_NSU512 = "versal/data/timingdef/arch/timing_set/bels/NOC2_NOC2_NSU512.v3.belTimingSet";
  NOC2_NOC2_SCAN = "versal/data/timingdef/arch/timing_set/bels/NOC2_NOC2_SCAN.v3.belTimingSet";
  ODDR_M = "versal/data/timingdef/arch/timing_set/bels/ODDR_M.v3.belTimingSet";
  ODDR_S = "versal/data/timingdef/arch/timing_set/bels/ODDR_S.v3.belTimingSet";
  ODELAY_M = "versal/data/timingdef/arch/timing_set/bels/ODELAY_M.v3.belTimingSet";
  ODELAY_S = "versal/data/timingdef/arch/timing_set/bels/ODELAY_S.v3.belTimingSet";
  OPFF_M = "versal/data/timingdef/arch/timing_set/bels/OPFF_M.v3.belTimingSet";
  OPFF_S = "versal/data/timingdef/arch/timing_set/bels/OPFF_S.v3.belTimingSet";
  OUTMUX = "versal/data/timingdef/arch/timing_set/bels/OUTMUX.v3.belTimingSet";
  PCIE_PCIE50 = "versal/data/timingdef/arch/timing_set/bels/PCIE_PCIE50.v3.belTimingSet";
  PSS_PS9 = "versal/data/timingdef/arch/timing_set/bels/PSS_PS9.v4.belTimingSet";
  RAMB_RAMB18_L = "versal/data/timingdef/arch/timing_set/bels/RAMB_RAMB18_L.v3.belTimingSet";
  RAMB_RAMB18_U = "versal/data/timingdef/arch/timing_set/bels/RAMB_RAMB18_U.v3.belTimingSet";
  RAMB_RAMB36 = "versal/data/timingdef/arch/timing_set/bels/RAMB_RAMB36.v3.belTimingSet";
  RPI_APB = "versal/data/timingdef/arch/timing_set/bels/RPI_APB.v3.belTimingSet";
  SLICEL_IMC_FF = "versal/data/timingdef/arch/timing_set/bels/SLICEL_IMC_FF.v3.belTimingSet";
  SLICEL_IMC_FF_T = "versal/data/timingdef/arch/timing_set/bels/SLICEL_IMC_FF_T.v3.belTimingSet";
  SLICEL_LUT5 = "versal/data/timingdef/arch/timing_set/bels/SLICEL_LUT5.v3.belTimingSet";
  SLICEL_LUT6 = "versal/data/timingdef/arch/timing_set/bels/SLICEL_LUT6.v3.belTimingSet";
  SLICEM_IMC_FF = "versal/data/timingdef/arch/timing_set/bels/SLICEM_IMC_FF.v3.belTimingSet";
  SLICEM_IMC_FF_T = "versal/data/timingdef/arch/timing_set/bels/SLICEM_IMC_FF_T.v3.belTimingSet";
  SLICEM_LUT5 = "versal/data/timingdef/arch/timing_set/bels/SLICEM_LUT5.v3.belTimingSet";
  SLICEM_LUT6 = "versal/data/timingdef/arch/timing_set/bels/SLICEM_LUT6.v3.belTimingSet";
  SLICE_FF_CLK_MOD = "versal/data/timingdef/arch/timing_set/bels/SLICE_FF_CLK_MOD.v3.belTimingSet";
  SLICE_IMI_FF = "versal/data/timingdef/arch/timing_set/bels/SLICE_IMI_FF.v3.belTimingSet";
  SLICE_IMI_FF_T = "versal/data/timingdef/arch/timing_set/bels/SLICE_IMI_FF_T.v3.belTimingSet";
  SLICE_IMR_CLK_MOD = "versal/data/timingdef/arch/timing_set/bels/SLICE_IMR_CLK_MOD.v3.belTimingSet";
  SYSMON_SAT_SYSMON_SAT = "versal/data/timingdef/arch/timing_set/bels/SYSMON_SAT_SYSMON_SAT.v3.belTimingSet";
  TDDR_M = "versal/data/timingdef/arch/timing_set/bels/TDDR_M.v3.belTimingSet";
  TDDR_S = "versal/data/timingdef/arch/timing_set/bels/TDDR_S.v3.belTimingSet";
  TFF_M = "versal/data/timingdef/arch/timing_set/bels/TFF_M.v3.belTimingSet";
  TFF_S = "versal/data/timingdef/arch/timing_set/bels/TFF_S.v3.belTimingSet";
  URAM_CLK_OPTINV = "versal/data/timingdef/arch/timing_set/bels/URAM_CLK_OPTINV.v3.belTimingSet";
  URAM_OPTINV = "versal/data/timingdef/arch/timing_set/bels/URAM_OPTINV.v3.belTimingSet";
  URAM_URAM288 = "versal/data/timingdef/arch/timing_set/bels/URAM_URAM288.v3.belTimingSet";
  URAM_URAM_CAS_DLY = "versal/data/timingdef/arch/timing_set/bels/URAM_URAM_CAS_DLY.v3.belTimingSet";
  X5PHIO_IO_M = "versal/data/timingdef/arch/timing_set/bels/X5PHIO_IO_M.v4.belTimingSet";
  X5PHIO_IO_PAIR = "versal/data/timingdef/arch/timing_set/bels/X5PHIO_IO_PAIR.v4.belTimingSet";
  X5PHIO_IO_S = "versal/data/timingdef/arch/timing_set/bels/X5PHIO_IO_S.v4.belTimingSet";
  X5PHIO_X5PHIO_CMUIF = "versal/data/timingdef/arch/timing_set/bels/X5PHIO_X5PHIO_CMUIF.v4.belTimingSet";
  X5PHIO_XCVR_PAIR = "versal/data/timingdef/arch/timing_set/bels/X5PHIO_XCVR_PAIR.v4.belTimingSet";
  X5PLL_X5PLL = "versal/data/timingdef/arch/timing_set/bels/X5PLL_X5PLL.v4.belTimingSet";
  X5PLL_X5PLL_INTF = "versal/data/timingdef/arch/timing_set/bels/X5PLL_X5PLL_INTF.v4.belTimingSet";
};
