# ECSE425-G10
Repository of projects from thutere Computer Organisation and Architecture course at McGill University.

The final deliverable of this course was a 5-stage pipeline, 32-bit MIPS CPU written in VHDL.
