ABC command line: "source TAP_half_abc_source.ys".

Entered genlib library with 7 gates from file "/home/elijah/Documents/qPALACE/qLib/1.5.1/SFQ.genlib".
Technology mapping finished successfully!
[Called: AdjustFanouts]
Adjustment of fanout count finished successfully!
[Called: SPORT_adjustFanoutsPI_Command]
Adjustment of fanout counts for primary inputs finished successfully!
0 DFFs are added to adjust fanout count of PIs.
[Called: CorrectLevels_Command] 
[Called: Setup Latches] 
[Called: init_in_loop_field] 
Number of initial latches: 10
[Called: SPORT_NtkWireNFBLs] 
NetworkCheck: CI with ID 88 is in the network but not in the name table.
Abc_NtkCleanup: The network check has failed.
Cleanup removed 0 dangling nodes.
Number of latches now: 6
[Called: Correct_Levels_fast] 
[Called: Topological_Sort] 
Done: Topological sort. 
Correcting levels of Nodes (not PI/PO/BI/BO/Latches in topological order
CL Done-Partially: corrected levels of Nodes
Done CL-fast 
The maximum level among feedback latches is : 9
Every 9 fast clock cycle, a new set of inputs should be applied to the circuit.
Done: CL!
###Number of latches in the given circuit is : 1
[Called: BalanceFLatch]
Max level of feedback lacthes: 9
Balancing feedback latches with respect to each other ... 


[Done: BalanceFLatch] 
[Called: addLatchRetime] 
[Called: SPORT_NtkPathBalance]

Maximum level: 9
[Called: repLatches]
Latch-count: 67
NDRO-count:  0
[Called: SPORT_NtkReplaceLwDFF] 
Replacing latches with SFQ DRO DFFs finished successfully!
Max fanout count is : 4
[Called: SPORT_InsertSplitters_Command]
[Called: SPORT_Command_addSplitters_to_Ntk]
Warning! : There is an input pin (clk) which is not connected to anywhere!
There are no objects with out-degrees of more than 2!
Inserting gate splitters finished successfully!
*************************************************************
Gate Count : 57
Total NDRO DFF Count  : 0
Total DRO DFF Count  : 67
Splitter Count (without clock) : 0
Splitter Count (with clock) : 123
Total( Gates + DFFs + Splitters) : 247
Total Area (Gates) : 319200.00 um^2
Total Area (Gates + DFFs) : 694400.00 um^2
Total Area (Gates + DFFs + Splitters) : 1124900.00 um^2
Total JJs : 2014
Worst Stage Delay : 29.80 ps
Latency : 268.20 ps
Static power in ERSFQ technology: 6.42 uW
Static power in RSFQ technology: 200.81 uW
*************************************************************
[Called: qWire_BLIF_Command]
