
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035985                       # Number of seconds simulated
sim_ticks                                 35985298560                       # Number of ticks simulated
final_tick                               563901555219                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 257155                       # Simulator instruction rate (inst/s)
host_op_rate                                   333190                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2875932                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911204                       # Number of bytes of host memory used
host_seconds                                 12512.57                       # Real time elapsed on the host
sim_insts                                  3217673407                       # Number of instructions simulated
sim_ops                                    4169058028                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1131008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1925504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       514432                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3576320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1452800                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1452800                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8836                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15043                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4019                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27940                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11350                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11350                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31429724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53355                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53508073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49798                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14295616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                99382808                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46241                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53355                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49798                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             149394                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40372042                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40372042                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40372042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31429724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53355                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53508073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49798                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14295616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              139754850                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86295681                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31078597                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25278311                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075951                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13060804                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12242914                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3189243                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90999                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34355845                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169713637                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31078597                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15432157                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35641159                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10657637                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5734083                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16787177                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       821895                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84277273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.480663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48636114     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1911324      2.27%     59.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2488958      2.95%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3781286      4.49%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3665955      4.35%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2791555      3.31%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1656140      1.97%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2495581      2.96%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16850360     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84277273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360141                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.966653                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35501678                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5618133                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34343181                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268332                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8545943                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5271716                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          298                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202976576                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1339                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8545943                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37369904                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1033399                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1847135                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32699154                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2781733                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197089273                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          832                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1199246                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       876090                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           53                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274602125                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917833288                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917833288                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103853078                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41915                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23696                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7873708                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18258678                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9686200                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       186928                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3156442                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183200775                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39802                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147591206                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       274664                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59586212                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181067967                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6466                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84277273                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751257                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897079                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29475866     34.97%     34.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18450451     21.89%     56.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11919626     14.14%     71.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8129722      9.65%     80.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7613817      9.03%     89.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4057047      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2988468      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       897182      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       745094      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84277273                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         724960     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149814     14.28%     83.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174193     16.61%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122813560     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084778      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14562340      9.87%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8113859      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147591206                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710297                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1048971                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007107                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380783314                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242827609                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143434473                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148640177                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       500999                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6990747                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2176                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          858                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2463754                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          312                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8545943                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         608610                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97723                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183240577                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1189247                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18258678                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9686200                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23134                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74259                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          858                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270693                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1172209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2442902                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144745707                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13707190                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2845493                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21635104                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20273619                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7927914                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677323                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143471955                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143434473                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92150272                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258772020                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662128                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356106                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60336376                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2110306                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75731330                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622901                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150785                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29371657     38.78%     38.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21678208     28.63%     67.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7986714     10.55%     77.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4574087      6.04%     84.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3814991      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1879756      2.48%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1867255      2.47%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       801044      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3757618      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75731330                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3757618                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255214511                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          375032028                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32062                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2018408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862957                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862957                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158807                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158807                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651356196                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198105117                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187529019                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86295681                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30652991                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26804638                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1942228                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15322003                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14735252                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2202888                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61166                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36151358                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170601143                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30652991                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16938140                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35112724                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9536202                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4355510                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17819004                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       769307                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83202555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.360172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48089831     57.80%     57.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1737327      2.09%     59.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3173634      3.81%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2989733      3.59%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4917668      5.91%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5124373      6.16%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1211706      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          910511      1.09%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15047772     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83202555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355209                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.976937                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37293445                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4214626                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33981334                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       135777                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7577369                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3329967                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5589                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     190852598                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7577369                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38858512                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1593377                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       464944                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32538141                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2170202                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185850356                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        740018                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       878810                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    246751872                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    845922742                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    845922742                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160545824                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86206038                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21929                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10699                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5805529                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28621879                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6210512                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       102781                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2058804                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175876813                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21381                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148456475                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       197821                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52732071                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    144841435                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83202555                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784278                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840430                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28900716     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15501368     18.63%     53.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13507421     16.23%     69.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8272267      9.94%     79.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8664593     10.41%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5092720      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2254422      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       597424      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       411624      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83202555                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         583324     66.20%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188902     21.44%     87.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       108889     12.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116421957     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1168129      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10680      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25579487     17.23%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5276222      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148456475                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.720323                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             881115                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005935                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381194441                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    228630708                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143622991                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149337590                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       362238                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8170204                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          928                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          444                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1520204                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7577369                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         956631                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63184                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175898197                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       205853                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28621879                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6210512                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10699                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32492                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          250                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          444                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1035987                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1142706                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2178693                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145688902                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24586818                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2767573                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29733899                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22022600                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5147081                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.688253                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143783857                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143622991                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88227955                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        215253411                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.664313                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409879                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107881365                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122533540                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53365369                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21364                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1947370                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75625186                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620274                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34868286     46.11%     46.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15994976     21.15%     67.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8955112     11.84%     79.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3027399      4.00%     83.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2906929      3.84%     86.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1209771      1.60%     88.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3244456      4.29%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       943220      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4475037      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75625186                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107881365                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122533540                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25141983                       # Number of memory references committed
system.switch_cpus1.commit.loads             20451675                       # Number of loads committed
system.switch_cpus1.commit.membars              10682                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19189915                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106959897                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1654912                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4475037                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           247049058                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          359381613                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32458                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3093126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107881365                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122533540                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107881365                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.799913                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.799913                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.250136                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.250136                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       673991152                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188226497                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      196767218                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21364                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86295681                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31786969                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25917203                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2124840                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13262904                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12407463                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3426767                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93844                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31792484                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174573707                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31786969                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15834230                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38770819                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11286359                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5212527                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15696078                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1033588                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84911215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46140396     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2562149      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4782970      5.63%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4781667      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2959679      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2368257      2.79%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1476234      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1383080      1.63%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18456783     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84911215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368349                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.022972                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33152808                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5151544                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37244560                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       228516                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9133776                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5375612                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1622                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     209448300                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         8169                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9133776                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35561613                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1007782                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       850705                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35018278                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3339051                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     201954070                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           38                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1389507                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1020747                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    283665220                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    942078908                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    942078908                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175302005                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       108363210                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35977                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17260                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9286579                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18683221                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9527706                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       119100                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3183071                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         190380314                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151625520                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       298860                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64426999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    197014371                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84911215                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785695                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898014                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28944454     34.09%     34.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18531324     21.82%     55.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12179038     14.34%     70.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8020703      9.45%     79.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8453486      9.96%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4064339      4.79%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3236548      3.81%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       731500      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       749823      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84911215                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         944349     72.46%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        179995     13.81%     86.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       178999     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126825391     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2036127      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17261      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14667957      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8078784      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151625520                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.757046                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1303343                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008596                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    389764456                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    254842166                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148154507                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152928863                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       469825                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7254999                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1883                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          335                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2287939                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9133776                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         515868                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90767                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    190414835                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       378536                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18683221                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9527706                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17260                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71062                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          335                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1328222                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1180227                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2508449                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149617570                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13994349                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2007948                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21880648                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21212657                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7886299                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.733778                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148201126                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148154507                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94414825                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        270960192                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.716824                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348445                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102095621                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125710217                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64705088                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2149134                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75777439                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658940                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150821                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28597149     37.74%     37.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21303429     28.11%     65.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8853794     11.68%     77.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4409058      5.82%     83.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4397963      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1776693      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1781383      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       955349      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3702621      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75777439                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102095621                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125710217                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18667988                       # Number of memory references committed
system.switch_cpus2.commit.loads             11428222                       # Number of loads committed
system.switch_cpus2.commit.membars              17260                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18144935                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113255358                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2592844                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3702621                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           262490123                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          389970428                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31939                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1384466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102095621                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125710217                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102095621                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.845244                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.845244                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.183091                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.183091                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       672094629                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205827317                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      192401472                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34520                       # number of misc regfile writes
system.l20.replacements                          8849                       # number of replacements
system.l20.tagsinuse                     10239.972849                       # Cycle average of tags in use
system.l20.total_refs                          554273                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19089                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.036251                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          566.552427                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.897753                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3785.309571                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5880.213099                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055327                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.369659                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574240                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43418                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43418                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25379                       # number of Writeback hits
system.l20.Writeback_hits::total                25379                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43418                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43418                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43418                       # number of overall hits
system.l20.overall_hits::total                  43418                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8830                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8843                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            6                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8836                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8849                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8836                       # number of overall misses
system.l20.overall_misses::total                 8849                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1135358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1094304836                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1095440194                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       509613                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       509613                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1135358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1094814449                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1095949807                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1135358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1094814449                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1095949807                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52248                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52261                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25379                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25379                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52254                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52267                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52254                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52267                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169002                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169208                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169097                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169304                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169097                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169304                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 123930.332503                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 123876.534434                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 84935.500000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 84935.500000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 123903.853440                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 123850.130749                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 123903.853440                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 123850.130749                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5923                       # number of writebacks
system.l20.writebacks::total                     5923                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8830                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8843                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            6                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8836                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8849                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8836                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8849                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1011086148                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1012098423                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       451931                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       451931                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1011538079                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1012550354                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1011538079                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1012550354                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169002                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169208                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169097                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169304                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169097                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169304                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 114505.792525                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 114451.930680                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 75321.833333                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 75321.833333                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 114479.185038                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 114425.398802                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 114479.185038                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 114425.398802                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15058                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          191898                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25298                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.585501                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          236.360914                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.660438                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5708.723767                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4288.254881                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023082                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000650                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.557493                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.418775                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38356                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38356                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10322                       # number of Writeback hits
system.l21.Writeback_hits::total                10322                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38356                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38356                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38356                       # number of overall hits
system.l21.overall_hits::total                  38356                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15043                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15058                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15043                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15058                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15043                       # number of overall misses
system.l21.overall_misses::total                15058                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2108303                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1818407307                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1820515610                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2108303                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1818407307                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1820515610                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2108303                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1818407307                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1820515610                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53399                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53414                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10322                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10322                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53399                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53414                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53399                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53414                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.281709                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.281911                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.281709                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.281911                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.281709                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.281911                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 140553.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 120880.629329                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 120900.226458                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 140553.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 120880.629329                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 120900.226458                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 140553.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 120880.629329                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 120900.226458                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2377                       # number of writebacks
system.l21.writebacks::total                     2377                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15043                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15058                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15043                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15058                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15043                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15058                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1967115                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1676588425                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1678555540                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1967115                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1676588425                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1678555540                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1967115                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1676588425                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1678555540                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.281709                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.281911                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.281709                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.281911                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.281709                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.281911                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       131141                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111453.062886                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 111472.674990                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       131141                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 111453.062886                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 111472.674990                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       131141                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 111453.062886                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 111472.674990                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4033                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          394492                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16321                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.170823                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          492.099865                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.344037                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1961.809553                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9820.746545                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.040047                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001086                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.159652                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.799214                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        35654                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  35654                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10752                       # number of Writeback hits
system.l22.Writeback_hits::total                10752                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        35654                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35654                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        35654                       # number of overall hits
system.l22.overall_hits::total                  35654                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4019                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4033                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4019                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4033                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4019                       # number of overall misses
system.l22.overall_misses::total                 4033                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1456193                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    521656637                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      523112830                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1456193                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    521656637                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       523112830                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1456193                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    521656637                       # number of overall miss cycles
system.l22.overall_miss_latency::total      523112830                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39673                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39687                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10752                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10752                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39673                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39687                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39673                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39687                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101303                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101620                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101303                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101620                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101303                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101620                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 104013.785714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 129797.620552                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 129708.115547                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 104013.785714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 129797.620552                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 129708.115547                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 104013.785714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 129797.620552                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 129708.115547                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3050                       # number of writebacks
system.l22.writebacks::total                     3050                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4019                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4033                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4019                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4033                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4019                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4033                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1325573                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    483772341                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    485097914                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1325573                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    483772341                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    485097914                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1325573                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    483772341                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    485097914                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101303                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101620                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101303                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101620                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101303                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101620                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94683.785714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 120371.321473                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 120282.150756                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 94683.785714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 120371.321473                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 120282.150756                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 94683.785714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 120371.321473                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 120282.150756                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996540                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016794775                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049989.465726                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16787158                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16787158                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16787158                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16787158                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16787158                       # number of overall hits
system.cpu0.icache.overall_hits::total       16787158                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1556029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1556029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16787177                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16787177                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16787177                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16787177                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16787177                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16787177                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52254                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173618279                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52510                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3306.385050                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.267286                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.732714                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911200                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088800                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10427474                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10427474                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183315                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183315                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17652                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17652                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17610789                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17610789                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17610789                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17610789                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       131989                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       131989                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4787                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4787                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136776                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136776                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136776                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136776                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6449532714                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6449532714                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    457723475                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    457723475                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6907256189                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6907256189                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6907256189                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6907256189                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10559463                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10559463                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17747565                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17747565                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17747565                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17747565                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012500                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012500                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000666                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000666                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007707                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007707                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007707                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007707                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48864.168332                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48864.168332                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 95618.022770                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 95618.022770                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50500.498545                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50500.498545                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50500.498545                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50500.498545                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1383903                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets        72837                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25379                       # number of writebacks
system.cpu0.dcache.writebacks::total            25379                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79741                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79741                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4781                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4781                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84522                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84522                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84522                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84522                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52248                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52248                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52254                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52254                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52254                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52254                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1459049859                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1459049859                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       515613                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       515613                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1459565472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1459565472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1459565472                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1459565472                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27925.468133                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27925.468133                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 85935.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85935.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27932.129062                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27932.129062                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27932.129062                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27932.129062                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.996048                       # Cycle average of tags in use
system.cpu1.icache.total_refs               925804909                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708127.138376                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996048                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024032                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868583                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17818987                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17818987                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17818987                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17818987                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17818987                       # number of overall hits
system.cpu1.icache.overall_hits::total       17818987                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2492770                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2492770                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2492770                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2492770                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2492770                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2492770                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17819004                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17819004                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17819004                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17819004                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17819004                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17819004                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 146633.529412                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 146633.529412                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 146633.529412                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 146633.529412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 146633.529412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 146633.529412                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2127763                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2127763                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2127763                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2127763                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2127763                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2127763                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 141850.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 141850.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 141850.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 141850.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 141850.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 141850.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53399                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231320788                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53655                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4311.262473                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   213.661716                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    42.338284                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.834616                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.165384                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22328025                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22328025                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4668928                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4668928                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10700                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10700                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10682                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10682                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     26996953                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26996953                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     26996953                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26996953                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       169695                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       169695                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       169695                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        169695                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       169695                       # number of overall misses
system.cpu1.dcache.overall_misses::total       169695                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12725807578                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12725807578                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12725807578                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12725807578                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12725807578                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12725807578                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22497720                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22497720                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4668928                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4668928                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10682                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10682                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27166648                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27166648                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27166648                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27166648                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007543                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007543                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006246                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006246                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006246                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006246                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 74992.236530                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74992.236530                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 74992.236530                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74992.236530                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 74992.236530                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74992.236530                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10322                       # number of writebacks
system.cpu1.dcache.writebacks::total            10322                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       116296                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       116296                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       116296                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       116296                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       116296                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       116296                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53399                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53399                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53399                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53399                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53399                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53399                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2097271162                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2097271162                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2097271162                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2097271162                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2097271162                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2097271162                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39275.476357                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39275.476357                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39275.476357                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39275.476357                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39275.476357                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39275.476357                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996525                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015446322                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2193188.600432                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996525                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15696061                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15696061                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15696061                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15696061                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15696061                       # number of overall hits
system.cpu2.icache.overall_hits::total       15696061                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1820793                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1820793                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1820793                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1820793                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1820793                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1820793                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15696078                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15696078                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15696078                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15696078                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15696078                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15696078                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 107105.470588                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 107105.470588                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 107105.470588                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 107105.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 107105.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 107105.470588                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1470193                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1470193                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1470193                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1470193                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1470193                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1470193                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 105013.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 105013.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 105013.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 105013.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 105013.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 105013.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39673                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169533646                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39929                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4245.877583                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.549528                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.450472                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.904490                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.095510                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10682524                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10682524                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7205799                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7205799                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17260                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17260                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17260                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17260                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17888323                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17888323                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17888323                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17888323                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       102540                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       102540                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       102540                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        102540                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       102540                       # number of overall misses
system.cpu2.dcache.overall_misses::total       102540                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4390977581                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4390977581                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4390977581                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4390977581                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4390977581                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4390977581                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10785064                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10785064                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7205799                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7205799                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17260                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17260                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17990863                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17990863                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17990863                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17990863                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009508                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009508                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005700                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005700                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005700                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005700                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 42822.094607                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42822.094607                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 42822.094607                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42822.094607                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 42822.094607                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42822.094607                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10752                       # number of writebacks
system.cpu2.dcache.writebacks::total            10752                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        62867                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        62867                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        62867                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        62867                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        62867                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        62867                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39673                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39673                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39673                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39673                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39673                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39673                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    757356856                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    757356856                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    757356856                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    757356856                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    757356856                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    757356856                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002205                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002205                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002205                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002205                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19089.982003                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19089.982003                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19089.982003                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19089.982003                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19089.982003                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19089.982003                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
