###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       177546   # Number of WRITE/WRITEP commands
num_reads_done                 =       749201   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       554550   # Number of read row buffer hits
num_read_cmds                  =       749195   # Number of READ/READP commands
num_writes_done                =       177550   # Number of read requests issued
num_write_row_hits             =       133865   # Number of write row buffer hits
num_act_cmds                   =       239520   # Number of ACT commands
num_pre_cmds                   =       239489   # Number of PRE commands
num_ondemand_pres              =       216042   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9410891   # Cyles of rank active rank.0
rank_active_cycles.1           =      9157928   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       589109   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       842072   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       881753   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9417   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3976   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1658   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          842   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1003   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1210   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1158   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1652   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2568   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21514   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =          183   # Write cmd latency (cycles)
write_latency[40-59]           =          292   # Write cmd latency (cycles)
write_latency[60-79]           =          495   # Write cmd latency (cycles)
write_latency[80-99]           =         1064   # Write cmd latency (cycles)
write_latency[100-119]         =         2174   # Write cmd latency (cycles)
write_latency[120-139]         =         3649   # Write cmd latency (cycles)
write_latency[140-159]         =         5090   # Write cmd latency (cycles)
write_latency[160-179]         =         6423   # Write cmd latency (cycles)
write_latency[180-199]         =         7349   # Write cmd latency (cycles)
write_latency[200-]            =       150819   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       253091   # Read request latency (cycles)
read_latency[40-59]            =        85578   # Read request latency (cycles)
read_latency[60-79]            =       114851   # Read request latency (cycles)
read_latency[80-99]            =        52074   # Read request latency (cycles)
read_latency[100-119]          =        39138   # Read request latency (cycles)
read_latency[120-139]          =        31012   # Read request latency (cycles)
read_latency[140-159]          =        20432   # Read request latency (cycles)
read_latency[160-179]          =        15898   # Read request latency (cycles)
read_latency[180-199]          =        12556   # Read request latency (cycles)
read_latency[200-]             =       124566   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   8.8631e+08   # Write energy
read_energy                    =  3.02075e+09   # Read energy
act_energy                     =  6.55327e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.82772e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.04195e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8724e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71455e+09   # Active standby energy rank.1
average_read_latency           =      135.204   # Average read request latency (cycles)
average_interarrival           =      10.7901   # Average request interarrival latency (cycles)
total_energy                   =  1.75409e+10   # Total energy (pJ)
average_power                  =      1754.09   # Average power (mW)
average_bandwidth              =      7.90828   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       181771   # Number of WRITE/WRITEP commands
num_reads_done                 =       729196   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       526044   # Number of read row buffer hits
num_read_cmds                  =       729196   # Number of READ/READP commands
num_writes_done                =       181775   # Number of read requests issued
num_write_row_hits             =       130421   # Number of write row buffer hits
num_act_cmds                   =       255545   # Number of ACT commands
num_pre_cmds                   =       255516   # Number of PRE commands
num_ondemand_pres              =       232535   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9282317   # Cyles of rank active rank.0
rank_active_cycles.1           =      9220336   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       717683   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       779664   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       864635   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10897   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3982   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1623   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          835   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          914   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1205   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1235   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1614   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2630   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21401   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          242   # Write cmd latency (cycles)
write_latency[40-59]           =          281   # Write cmd latency (cycles)
write_latency[60-79]           =          554   # Write cmd latency (cycles)
write_latency[80-99]           =         1171   # Write cmd latency (cycles)
write_latency[100-119]         =         2348   # Write cmd latency (cycles)
write_latency[120-139]         =         4154   # Write cmd latency (cycles)
write_latency[140-159]         =         5910   # Write cmd latency (cycles)
write_latency[160-179]         =         7393   # Write cmd latency (cycles)
write_latency[180-199]         =         8693   # Write cmd latency (cycles)
write_latency[200-]            =       151014   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       246557   # Read request latency (cycles)
read_latency[40-59]            =        84254   # Read request latency (cycles)
read_latency[60-79]            =       123186   # Read request latency (cycles)
read_latency[80-99]            =        51838   # Read request latency (cycles)
read_latency[100-119]          =        39505   # Read request latency (cycles)
read_latency[120-139]          =        31625   # Read request latency (cycles)
read_latency[140-159]          =        18849   # Read request latency (cycles)
read_latency[160-179]          =        14108   # Read request latency (cycles)
read_latency[180-199]          =        11292   # Read request latency (cycles)
read_latency[200-]             =       107982   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.07401e+08   # Write energy
read_energy                    =  2.94012e+09   # Read energy
act_energy                     =  6.99171e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.44488e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.74239e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79217e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75349e+09   # Active standby energy rank.1
average_read_latency           =      123.509   # Average read request latency (cycles)
average_interarrival           =       10.977   # Average request interarrival latency (cycles)
total_energy                   =  1.75157e+10   # Total energy (pJ)
average_power                  =      1751.57   # Average power (mW)
average_bandwidth              =      7.77362   # Average bandwidth
