# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../finalprac.srcs/sources_1/new/mod17counter.vhd" \

# Do not sort compile order
nosort
