#
#
# Generated Exclusion File
#
#

#
#Top module prefixes
#tb_top/dut
#

#
#  CoverCheck Exclude Summary
#-----------------------------------------------------
#  Coverage Type      Targeted         UNR    Excluded
#  Branch                  985         554         554 (56%)
#  Condition               112          65          65 (58%)
#  Expression            21408        4201        4201 (19%)
#  FSM State                 0           0           0
#  FSM Transition            0           0           0
#  Statement               362          81          81 (22%)
#  Toggle                    0           0           0
#  Coverbin                  0           0           0


# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cam_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/read_pipe} -linerange 132 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cam_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_pipe} -linerange 132 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -linerange 119 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -linerange 122 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -linerange 1032 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -linerange 1043 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx0_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx0_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ab.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ab.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ab.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx0_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ai.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx1_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ai.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 88 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 99 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 132 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_dp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_al.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 88 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 99 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 132 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 88 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 99 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 132 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx2_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx1_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx1_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bh.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bi.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bk.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/cmd_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bm.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bo.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bp.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_input_fifo/fifo} -linerange 318 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_output_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_br.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_cmd_resp_buffer/fifo} -linerange 526 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_input_fifo/fifo} -linerange 214 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bt.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_output_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bv.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_buffer/fifo} -linerange 318 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_by.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_resp_buffer/fifo} -linerange 734 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bz.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/dtw_resp_fifo} -linerange 838 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_c.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx3_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_c.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx3_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ca.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_rsp_match_fifo/fifo} -linerange 318 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cb.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_rsp_no_match_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/wdata_id_ff} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_data_buffer/input_data} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cd.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_trans_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ce.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_data_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cf.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_trans_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_res_data_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ch.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_resp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ci.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/req_out_fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/mem_req_in_fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/ar_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/aw_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/w_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cm.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/r_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/b_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_dd.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/rb_fifo/fifo} -linerange 188 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_fifo} -linerange 165 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_df.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_dg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/mem_data_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_dg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/merge_result_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/str_req_fifo} -linerange 526 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rb_use_fifo} -linerange 734 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_q.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/wdata_sel_fifo} -linerange 188 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_r.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx2_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_r.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx2_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -feccondrow 188 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -feccondrow 188 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -feccondrow 188 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -feccondrow 188 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 867 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 867 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 871 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 871 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -feccondrow 231 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -feccondrow 231 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -feccondrow 232 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -feccondrow 232 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -feccondrow 232 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -feccondrow 232 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -feccondrow 233 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -feccondrow 233 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -feccondrow 234 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -feccondrow 234 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -feccondrow 234 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -feccondrow 234 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -feccondrow 235 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -feccondrow 235 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1294 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1294 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1304 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1304 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1324 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1324 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1334 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1334 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -feccondrow 123 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -feccondrow 123 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -feccondrow 562 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -feccondrow 562 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/latency_counter_table_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table} -feccondrow 36 1 -item 4 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/latency_counter_table_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table} -feccondrow 36 2 -item 4 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -feccondrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -feccondrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -feccondrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -feccondrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -feccondrow 1253 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -feccondrow 1253 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_3_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_3_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_3_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_3_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_4_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_4_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_4_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_4_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_5_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_5_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_5_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_5_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_15_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_15_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 12 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 12 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_3_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_3_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_3_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_3_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_4_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_4_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_4_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_4_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_5_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_5_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_5_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_5_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_15_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_15_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 12 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 12 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_3_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_3_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_3_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_3_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_4_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_4_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_4_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_4_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_5_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_5_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_5_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_5_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_15_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_15_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 12 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 12 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_3_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_3_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_3_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_3_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_4_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_4_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_4_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_4_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_5_2} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_5_2} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_5_2} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_5_2} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_15_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_15_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 12 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 12 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_1_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_2_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_0_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_0_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_1_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_2_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_3_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_4_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_4_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_4_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_4_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_5_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_5_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_5_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_5_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_6_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_6_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_6_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_6_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_1_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_2_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_2_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_2_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_2_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_3_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_3_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_3_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_3_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_4_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_4_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_4_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_2_4_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_2_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_2_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_2_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_2_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_2_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_2_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_2_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_2_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_2_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_2_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_1_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_2_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_0_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_0_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_1_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_2_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_3_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_4_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_4_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_4_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_4_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_5_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_5_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_5_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_5_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_6_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_6_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_6_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_6_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_1_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_2_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_2_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_2_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_2_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_3_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_3_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_3_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_3_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_4_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_4_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_4_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_2_4_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_2_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_2_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_2_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_2_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_2_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_2_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_2_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_2_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_2_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_2_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_1_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_2_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_0_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_0_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_1_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_2_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_3_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_4_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_4_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_4_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_4_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_5_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_5_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_5_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_5_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_6_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_6_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_6_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_6_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_1_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_2_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_2_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_2_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_2_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_3_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_3_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_3_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_3_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_4_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_4_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_4_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_2_4_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_2_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_2_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_2_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_2_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_2_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_2_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_2_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_2_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_2_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_2_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_1_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_2_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_0_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_0_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_1_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_2_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_3_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_4_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_4_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_4_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_4_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_5_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_5_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_5_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_5_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_6_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_6_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_6_1} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_6_1} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_1_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_2_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_2_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_2_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_2_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_3_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_3_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_3_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_3_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_4_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_4_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_4_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_2_4_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_2_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_2_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_2_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_2_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_2_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_2_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_2_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_2_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_2_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_2_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 115 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 115 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 115 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 115 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 115 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 115 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 115 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 115 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 115 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 115 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 115 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 115 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 115 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 115 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 115 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 115 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 115 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 115 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 115 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 115 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 115 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 115 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 115 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 115 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 115 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 115 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 115 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 115 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 115 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 115 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 115 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 115 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ao_mux_av.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 924 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 924 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 991 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 991 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1022 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1022 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1048 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1048 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1048 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1048 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1050 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1050 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1053 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1053 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1079 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1079 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1079 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1079 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1079 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1079 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1083 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1083 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1107 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1107 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1135 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1135 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1164 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1164 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1192 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1192 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1192 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1192 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1192 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1192 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1194 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1194 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1199 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1199 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1225 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1225 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1225 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1225 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1225 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1225 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1229 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1229 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1253 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1253 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1285 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1285 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1310 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1310 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1337 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1337 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1364 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1364 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1389 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1389 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1413 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1413 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1437 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1437 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1461 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1461 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1524 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1524 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1524 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1524 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1533 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1533 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1568 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1568 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1568 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1568 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1577 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1577 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1612 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1612 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1612 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1612 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1621 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1621 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1656 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1656 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1656 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1656 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1665 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1665 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1691 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1691 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1716 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1716 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1741 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1741 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1766 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1766 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1791 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1791 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1816 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1816 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1841 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1841 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1866 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1866 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1894 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1894 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1923 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1923 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1952 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1952 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1981 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1981 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2006 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2006 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2031 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2031 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2056 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2056 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2081 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2081 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2112 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2112 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2139 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2139 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2140 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2140 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2184 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2184 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2211 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2211 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2235 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2235 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2264 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 2264 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 158 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 158 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 158 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 158 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 192 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 192 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 192 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 192 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 11 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 11 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 11 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 11 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 11 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 11 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 13 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 13 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 15 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 15 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 15 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 15 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 19 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 19 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 20 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 20 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 21 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 21 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 22 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 22 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 23 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 23 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 24 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 24 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 25 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 25 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 26 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 26 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 27 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 27 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 28 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 28 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 30 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 30 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 33 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 33 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 36 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 36 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 37 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 37 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 38 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 38 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 39 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 39 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 40 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 40 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 42 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 42 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 43 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 43 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 53 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 53 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 59 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 59 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 66 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 66 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 69 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 69 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 71 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 71 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 11 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 11 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 11 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 11 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 11 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 11 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 13 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 13 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 15 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 15 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 15 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 15 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 19 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 19 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 20 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 20 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 21 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 21 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 22 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 22 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 23 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 23 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 24 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 24 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 25 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 25 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 26 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 26 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 27 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 27 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 28 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 28 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 30 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 30 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 33 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 33 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 36 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 36 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 37 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 37 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 38 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 38 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 39 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 39 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 40 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 40 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 42 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 42 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 43 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 43 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 53 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 53 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 59 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 59 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 66 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 66 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 69 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 69 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 71 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 71 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 11 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 11 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 11 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 11 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 11 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 11 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 13 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 13 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 15 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 15 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 15 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 15 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 19 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 19 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 20 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 20 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 21 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 21 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 22 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 22 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 23 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 23 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 24 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 24 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 25 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 25 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 26 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 26 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 27 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 27 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 28 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 28 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 30 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 30 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 33 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 33 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 36 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 36 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 37 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 37 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 38 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 38 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 39 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 39 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 40 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 40 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 42 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 42 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 43 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 43 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 53 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 53 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 59 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 59 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 66 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 66 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 69 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 69 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 71 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 71 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2855 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2855 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2857 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2857 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2890 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2890 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2892 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2892 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2925 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2925 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2927 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2927 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 3468 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 3468 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 3469 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 3469 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 3556 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 3556 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 3791 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 3791 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 3795 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 3795 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4269 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4269 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4269 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4269 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4269 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4269 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4269 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4269 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4613 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4613 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4613 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4613 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4613 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4613 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4613 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4613 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4631 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4631 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4887 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4887 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4887 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4887 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4887 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4887 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4887 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4887 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4905 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4905 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 5149 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 5149 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 5149 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 5149 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 5149 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 5149 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 5149 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 5149 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 5603 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 5603 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 5603 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 5603 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 5603 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 5603 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 5603 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 5603 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6023 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6023 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6023 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6023 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6023 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6023 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6023 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6023 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6041 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6041 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6285 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6285 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6285 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6285 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6285 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6285 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6285 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6285 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6473 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6473 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6473 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6473 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6475 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6475 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6475 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 6475 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 7028 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 7028 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 7028 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 7028 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 7028 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 7028 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 7028 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 7028 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 7028 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 7028 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 7028 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 7028 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_c_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_c_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_c_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_c_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_uc_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_uc_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_uc_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_uc_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bns_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bns_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bns_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bns_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_err_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_err_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_err_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_err_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rns_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rns_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rns_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rns_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_err_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_err_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_err_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_err_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_u_pkt_valid_R/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_u_pkt_valid_R/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_u_pkt_valid_R/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_u_pkt_valid_R/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/active_4clkGate_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/active_4clkGate_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/active_4clkGate_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/active_4clkGate_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/collide_valid_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/collide_valid_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/collide_valid_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/collide_valid_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_uce_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_uce_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_uce_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_uce_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/wDataBuffer_threshold_reached_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/wDataBuffer_threshold_reached_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/wDataBuffer_threshold_reached_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/wDataBuffer_threshold_reached_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_priority_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_priority_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_priority_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_priority_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/dealloc_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/dealloc_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/dealloc_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/dealloc_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/starv_mode_dealloc_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/starv_mode_dealloc_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/starv_mode_dealloc_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/starv_mode_dealloc_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/starv_mode_no_dealloc_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/starv_mode_no_dealloc_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/starv_mode_no_dealloc_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/starv_mode_no_dealloc_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_starv_mode_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_starv_mode_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_starv_mode_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_starv_mode_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_priority_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_priority_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_priority_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_priority_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/vlate_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/vlate_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/vlate_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/vlate_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_priority_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_priority_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_priority_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_priority_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer/dealloc_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer/dealloc_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer/dealloc_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer/dealloc_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer/starv_mode_dealloc_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer/starv_mode_dealloc_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer/starv_mode_dealloc_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer/starv_mode_dealloc_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer/starv_mode_no_dealloc_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer/starv_mode_no_dealloc_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer/starv_mode_no_dealloc_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer/starv_mode_no_dealloc_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_starv_mode_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_starv_mode_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_starv_mode_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_starv_mode_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_read_cam_match_pmon_not_ready_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_read_cam_match_pmon_not_ready_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_read_cam_match_pmon_not_ready_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_read_cam_match_pmon_not_ready_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_cam_match_not_ready_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_cam_match_not_ready_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_cam_match_not_ready_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_cam_match_not_ready_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_dtwmrgmrd_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_dtwmrgmrd_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_dtwmrgmrd_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_dtwmrgmrd_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_vz_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_vz_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_vz_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_vz_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer/dealloc_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer/dealloc_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer/dealloc_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer/dealloc_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer/starv_mode_dealloc_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer/starv_mode_dealloc_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer/starv_mode_dealloc_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer/starv_mode_dealloc_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer/starv_mode_no_dealloc_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer/starv_mode_no_dealloc_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer/starv_mode_no_dealloc_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer/starv_mode_no_dealloc_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb/en2_n_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb/en2_n_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/bus_dtr_return_data_sent_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/bus_dtr_return_data_sent_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/bus_dtr_return_data_sent_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/bus_dtr_return_data_sent_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/bus_dtr_return_data_sent_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/bus_dtr_return_data_sent_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/merge_return_data_sent_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/merge_return_data_sent_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/merge_return_data_sent_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/merge_return_data_sent_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/merge_return_data_sent_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/merge_return_data_sent_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/TT_threshold_reached_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/TT_threshold_reached_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/TT_threshold_reached_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/TT_threshold_reached_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/trans_active_4clkGate_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/trans_active_4clkGate_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/trans_active_4clkGate_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/trans_active_4clkGate_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/TT_threshold_reached_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/TT_threshold_reached_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/TT_threshold_reached_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/TT_threshold_reached_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/trans_active_4clkGate_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/trans_active_4clkGate_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/trans_active_4clkGate_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/trans_active_4clkGate_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_addr_collision_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_addr_collision_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_addr_collision_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_addr_collision_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_ar_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_ar_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_ar_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_ar_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_aw_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_aw_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_aw_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_aw_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_b_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_b_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_b_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_b_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_r_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_r_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_r_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_r_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx0_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx0_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx0_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx0_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx1_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx1_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx1_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx1_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx2_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx2_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx2_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx2_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx3_dp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx3_dp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx3_dp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx3_dp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx0_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx0_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx0_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx0_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx1_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx1_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx1_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx1_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx2_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx2_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx2_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx2_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx3_dp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx3_dp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx3_dp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx3_dp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_w_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_w_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_w_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_w_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/DMIMCNTCR_LocalCountEnable_out_prev_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/DMIMCNTCR_LocalCountEnable_out_prev_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/DMIMCNTCR_LocalCountEnable_out_prev_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/DMIMCNTCR_LocalCountEnable_out_prev_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/dealloc_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/dealloc_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/dealloc_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/dealloc_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/main_trigger_val_prev_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/main_trigger_val_prev_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/main_trigger_val_prev_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/main_trigger_val_prev_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_main_trigger_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_main_trigger_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_main_trigger_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_main_trigger_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/dtw_beat_counter_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/dtw_beat_counter_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/dtw_beat_counter_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/dtw_beat_counter_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_0/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_0/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_0/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_0/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_1/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_1/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_1/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_1/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_2/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_2/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_2/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_2/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/bist_next_ack_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/bist_next_ack_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/bist_next_ack_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/bist_next_ack_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/bist_next_ack_reg_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/bist_next_ack_reg_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/bist_next_ack_reg_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/bist_next_ack_reg_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/bist_next_reg_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/bist_next_reg_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/bist_next_reg_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/bist_next_reg_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_0_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_0_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_0_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_0_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_0_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_0_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_0_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_0_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_0_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_0_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_0_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_0_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_10_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_10_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_10_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_10_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_10_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_10_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_10_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_10_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_10_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_10_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_11_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_11_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_11_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_11_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_11_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_11_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_11_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_11_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_11_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_11_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_11_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_11_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_12_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_12_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_12_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_12_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_12_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_12_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_12_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_12_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_12_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_12_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_12_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_12_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_1_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_1_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_1_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_1_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_1_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_1_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_1_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_1_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_1_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_1_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_2_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_2_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_2_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_2_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_2_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_2_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_2_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_2_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_2_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_2_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_2_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_2_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_3_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_3_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_3_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_3_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_3_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_3_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_3_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_3_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_3_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_3_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_3_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_3_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_4_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_4_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_4_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_4_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_4_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_4_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_4_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_4_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_4_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_4_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_5_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_5_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_5_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_5_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_5_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_5_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_5_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_5_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_5_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_5_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_6_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_6_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_6_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_6_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_6_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_6_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_6_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_6_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_6_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_6_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_7_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_7_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_7_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_7_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_7_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_7_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_7_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_7_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_7_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_7_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_7_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_7_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_8_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_8_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_8_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_8_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_8_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_8_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_8_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_8_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_8_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_8_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_8_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_8_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_9_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_9_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_9_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_9_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_9_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_9_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_9_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_9_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_9_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_9_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_9_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_9_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_0_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_0_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_0_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_0_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_0_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_0_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_0_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_0_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_0_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_0_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_0_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_0_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_10_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_10_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_10_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_10_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_10_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_10_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_10_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_10_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_10_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_10_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_11_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_11_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_11_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_11_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_11_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_11_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_11_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_11_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_11_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_11_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_11_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_11_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_12_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_12_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_12_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_12_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_12_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_12_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_12_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_12_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_12_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_12_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_12_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_12_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_1_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_1_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_1_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_1_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_1_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_1_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_1_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_1_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_1_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_1_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_2_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_2_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_2_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_2_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_2_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_2_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_2_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_2_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_2_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_2_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_2_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_2_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_3_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_3_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_3_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_3_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_3_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_3_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_3_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_3_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_3_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_3_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_3_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_3_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_4_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_4_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_4_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_4_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_4_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_4_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_4_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_4_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_4_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_4_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_5_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_5_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_5_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_5_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_5_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_5_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_5_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_5_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_5_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_5_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_6_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_6_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_6_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_6_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_6_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_6_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_6_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_6_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_6_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_6_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_7_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_7_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_7_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_7_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_7_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_7_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_7_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_7_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_7_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_7_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_7_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_7_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_8_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_8_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_8_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_8_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_8_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_8_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_8_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_8_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_8_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_8_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_8_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_8_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_9_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_9_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_9_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_9_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_9_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_9_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_9_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_9_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_9_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_9_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_9_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_9_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/latent_fault_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/latent_fault_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/u_bist_next_sync/synch0_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/u_bist_next_sync/synch0_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/u_bist_next_sync/synch0_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/u_bist_next_sync/synch0_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/u_bist_next_sync/synch1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/u_bist_next_sync/synch1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/u_bist_next_sync/synch1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/u_bist_next_sync/synch1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch0_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch0_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch0_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch0_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 119 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 119 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 119 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 119 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 119 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 119 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 119 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 119 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 855 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 855 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 857 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 857 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 858 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 858 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 896 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 896 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 898 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 898 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 901 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 901 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 901 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 901 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 1632 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 1632 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 2287 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 2287 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 844 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 844 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 847 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 847 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 853 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 853 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 854 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 854 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 855 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 855 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 861 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 861 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 888 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 888 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 903 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 903 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 903 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 903 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 904 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 904 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 904 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 904 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 926 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 926 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 223 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 223 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 224 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 224 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 241 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 241 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 243 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 243 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 258 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 258 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 258 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 258 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 259 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 259 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 259 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 259 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 296 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 296 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 296 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 296 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 310 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 310 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 311 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 311 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 328 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 328 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 330 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 330 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 345 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 345 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 345 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 345 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 346 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 346 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 346 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 346 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 418 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 418 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 418 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 418 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 261 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 261 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 262 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 262 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 279 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 279 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 281 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 281 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 296 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 296 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 296 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 296 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 297 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 297 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 297 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 297 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 347 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 347 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 347 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 347 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 298 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 298 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 306 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 306 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 327 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 327 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 335 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 335 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 346 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 346 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 346 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 346 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 446 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 446 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 446 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 446 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 458 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 458 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 458 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 458 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 458 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 458 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 458 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 458 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 458 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 458 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 458 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 458 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 458 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 458 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 458 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 458 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 485 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 485 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 485 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 485 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 582 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 582 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 298 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 298 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 306 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 306 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 327 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 327 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 335 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 335 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 346 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 346 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 346 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 346 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 446 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 446 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 446 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 446 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 458 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 458 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 458 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 458 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 458 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 458 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 458 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 458 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 458 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 458 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 458 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 458 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 458 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 458 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 458 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 458 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 485 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 485 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 485 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 485 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 582 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 582 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 417 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 417 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 511 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 511 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 605 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 605 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 699 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 699 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 793 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 793 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 887 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 887 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 981 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 981 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1075 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1075 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1170 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1170 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1170 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1170 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1261 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1261 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1261 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1261 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1300 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1300 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1300 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1300 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1676 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1694 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1694 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1694 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1694 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1694 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1694 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1694 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1694 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1712 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1712 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1712 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1712 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1712 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1712 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1712 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1712 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1730 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1730 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1730 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1730 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1730 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1730 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1730 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1730 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1751 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1769 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1769 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1769 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1769 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1769 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1769 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1769 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1769 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1769 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1769 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1769 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1769 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1769 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1769 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1769 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1769 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1787 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1805 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 417 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 417 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 511 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 511 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 605 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 605 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 699 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 699 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 793 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 793 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 887 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 887 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 981 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 981 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1075 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1075 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1170 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1170 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1170 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1170 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1261 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1261 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1261 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1261 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1300 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1300 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1300 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1300 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1676 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1694 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1694 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1694 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1694 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1694 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1694 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1694 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1694 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1712 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1712 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1712 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1712 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1712 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1712 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1712 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1712 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1730 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1730 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1730 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1730 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1730 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1730 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1730 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1730 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1751 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1769 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1787 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1805 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 408 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 408 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 502 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 502 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 596 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 596 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 690 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 690 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 784 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 784 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 878 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 878 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 972 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 972 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1066 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1066 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1161 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1161 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1161 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1161 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1252 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1252 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1252 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1252 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1291 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1291 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1291 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1291 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1667 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1685 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1685 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1685 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1685 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1685 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1685 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1685 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1685 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1703 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1703 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1703 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1703 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1703 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1703 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1703 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1703 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1721 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1721 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1721 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1721 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1721 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1721 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1721 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1721 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1742 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1760 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1778 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1796 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1831 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1831 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 408 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 408 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 502 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 502 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 596 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 596 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 690 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 690 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 784 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 784 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 878 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 878 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 972 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 972 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1066 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1066 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1161 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1161 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1161 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1161 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1252 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1252 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1252 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1252 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1291 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1291 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1291 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1291 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1667 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1685 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1685 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1685 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1685 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1685 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1685 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1685 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1685 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1703 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1703 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1703 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1703 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1703 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1703 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1703 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1703 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1721 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1721 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1721 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1721 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1721 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1721 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1721 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1721 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1742 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1760 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1778 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1796 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1831 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1831 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rb_use_flm} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rb_use_flm} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/str_req_flm} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/str_req_flm} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 39 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 39 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 84 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 84 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_resp_alloc_flm} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_resp_alloc_flm} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 39 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 39 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 72 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 72 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 76 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 76 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/alloc_flm} -fecexprrow 72 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/alloc_flm} -fecexprrow 72 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_data_buffer/write_buffer_flm} -fecexprrow 93 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_flm_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_data_buffer/write_buffer_flm} -fecexprrow 93 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 192 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 192 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 192 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 192 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 396 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 396 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 461 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 461 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 461 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 461 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 122 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 122 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 122 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 122 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 122 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 122 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 122 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 122 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 380 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 380 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 382 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 382 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 382 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 382 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 383 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 383 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 383 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 383 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 383 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 383 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 419 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 419 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 421 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 421 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 424 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 424 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 424 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 424 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 424 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 424 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 574 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 574 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 864 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 864 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 980 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 980 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -fecexprrow 245 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -fecexprrow 245 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2845 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2845 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2845 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2845 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2845 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2845 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 359 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 359 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 360 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 360 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 385 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 385 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 121 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 121 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 121 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 121 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 126 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 126 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 208 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 208 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 208 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 208 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 208 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 208 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 208 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 208 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 256 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 256 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 257 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 257 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 278 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 278 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 279 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 279 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 280 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 280 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 287 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 287 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 290 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 290 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 290 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 290 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 455 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 455 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 463 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 463 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 776 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 776 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 785 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 785 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 796 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 796 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1043 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1043 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1043 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1043 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1043 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1043 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1043 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1043 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_tt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt} -fecexprrow 1481 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_tt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt} -fecexprrow 1481 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_tt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt} -fecexprrow 1481 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_tt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt} -fecexprrow 1481 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_unit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit} -fecexprrow 1663 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_unit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit} -fecexprrow 1663 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wdata_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_data_buffer} -fecexprrow 348 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wdata_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_data_buffer} -fecexprrow 348 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wdata_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_data_buffer} -fecexprrow 376 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wdata_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_data_buffer} -fecexprrow 376 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 287 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 287 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 293 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 293 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_write_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux} -fecexprrow 167 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_write_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux} -fecexprrow 167 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 27 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 28 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 29 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 30 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 31 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 32 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 33 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 34 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 35 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 36 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 37 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 38 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 39 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 40 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 41 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 42 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 43 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 44 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 45 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 46 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 47 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 48 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 49 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 50 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 51 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 52 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 53 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 54 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 55 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 56 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 57 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 58 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 59 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 60 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 61 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 62 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 63 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 503 64 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 21 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 22 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 455 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 17 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 18 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 19 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 20 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 23 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 24 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 25 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fault_checker_d.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker} -fecexprrow 630 26 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 73 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 73 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 74 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 74 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 74 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 74 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 75 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 75 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_al.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_al.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_al.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_al.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_al.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -fecexprrow 74 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_al.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -fecexprrow 74 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 73 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 73 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 75 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 75 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 110 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 110 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 73 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 73 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 75 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 75 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 110 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 110 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 74 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 74 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bo.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bo.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bo.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bo.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bo.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 74 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bo.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 74 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bo.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bo.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bu.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_resp_fifo} -fecexprrow 70 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bu.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_resp_fifo} -fecexprrow 70 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bu.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_resp_fifo} -fecexprrow 70 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bu.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_resp_fifo} -fecexprrow 70 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 24 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 24 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 45 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 45 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 45 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 45 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 68 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 68 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 68 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 68 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 24 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 24 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 45 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 45 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 45 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 45 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 68 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 68 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 68 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 68 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 24 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 24 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 45 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 45 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 45 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 45 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 68 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 68 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 68 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 68 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 24 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 24 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 45 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 45 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 45 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 45 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 68 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 68 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 68 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 68 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 14 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 14 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 26 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 26 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 26 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 26 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 27 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 27 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 27 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 27 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 28 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 28 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 28 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 28 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 29 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 29 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 34 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 34 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 35 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 35 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 40 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 40 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 40 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 40 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 25 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 25 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 25 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 25 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 26 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 26 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 26 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 26 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 27 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 27 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 27 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 27 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 28 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 28 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 28 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 28 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 29 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 29 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 30 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 30 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 30 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 30 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 40 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 40 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 40 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 40 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 41 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 41 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 43 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 43 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 43 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 43 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 44 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 44 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 45 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 45 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 53 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 53 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 53 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 53 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 54 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 54 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 74 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ac.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 74 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 22 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 22 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 30 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 30 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 49 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 49 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 14 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 14 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 22 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 22 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 25 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 25 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 25 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 25 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 26 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 26 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 26 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 26 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 27 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 27 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 27 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 27 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 28 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 28 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 28 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 28 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 29 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 29 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 30 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 30 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 30 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 30 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 33 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 33 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 33 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 33 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 34 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 34 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 35 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 35 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 36 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 36 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 36 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 36 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 37 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 37 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 37 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 37 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 38 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 38 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 38 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 38 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 39 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 39 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 39 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 39 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 40 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 40 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 40 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 40 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 41 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 41 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 42 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 42 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 42 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 42 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 43 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 43 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 43 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 43 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 44 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 44 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 45 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 45 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 50 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 50 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 51 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 51 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 52 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 52 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 53 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 53 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 53 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 53 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 54 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 54 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 57 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 57 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 58 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 58 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 59 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 59 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 60 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 60 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 70 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 70 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 71 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 71 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 71 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 71 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 72 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 72 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 73 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 73 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 73 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 73 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 74 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 74 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 74 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 74 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 75 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 75 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 76 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 76 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 76 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 76 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 77 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 77 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 83 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 83 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 83 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 83 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 84 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 84 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 85 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 85 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 90 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 90 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 90 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 90 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 91 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 91 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 91 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 91 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 96 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 96 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 96 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_an.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 96 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_bus_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_e.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_in_size_not_zero} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_e.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_in_size_not_zero} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_e.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_in_size_not_zero} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_e.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_in_size_not_zero} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_e.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_in_size_not_zero} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_e.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_in_size_not_zero} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 25 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 25 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 25 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 25 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 26 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 26 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 26 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 26 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 35 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 35 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 36 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 36 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 36 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 36 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 44 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 44 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 51 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_prot_interface/u_parit_tree_0} -fecexprrow 51 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 28 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 28 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 28 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 28 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 35 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 35 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 40 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 40 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 28 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 28 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 28 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 28 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 35 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 35 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 40 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_prot_interface/u_parit_tree_0} -fecexprrow 40 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 28 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 28 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 28 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 28 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 35 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 35 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 40 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_prot_interface/u_parit_tree_0} -fecexprrow 40 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 14 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 14 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 57 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 57 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 93 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 93 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 14 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 14 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 57 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 57 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 93 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 93 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 14 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 14 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 57 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 57 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 93 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 93 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 14 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 14 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 57 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 57 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 93 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 93 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 14 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 14 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 57 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 57 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 58 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 58 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 93 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_0_data_prot_interface/u_parit_tree_0} -fecexprrow 93 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 14 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 14 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 57 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 57 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 58 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 58 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 93 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_1_data_prot_interface/u_parit_tree_0} -fecexprrow 93 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 14 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 14 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 57 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 57 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 58 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 58 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 93 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_2_data_prot_interface/u_parit_tree_0} -fecexprrow 93 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 14 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 14 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 57 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 57 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 58 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 58 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 93 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_3_data_prot_interface/u_parit_tree_0} -fecexprrow 93 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 14 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 14 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 25 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 25 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 25 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 25 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 26 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 26 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 37 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_prot_interface/u_parit_tree_0} -fecexprrow 37 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 33 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 33 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 34 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 34 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 43 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 43 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 14 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 14 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 42 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 42 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_prot_interface/u_parit_tree_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_prot_interface/u_parit_tree_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_prot_interface/u_parit_tree_0} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_prot_interface/u_parit_tree_0} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_prot_interface/u_parit_tree_0} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_prot_interface/u_parit_tree_0} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_prot_interface/u_parit_tree_0} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_prot_interface/u_parit_tree_0} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_prot_interface/u_parit_tree_0} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_prot_interface/u_parit_tree_0} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_prot_interface/u_parit_tree_0} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_prot_interface/u_parit_tree_0} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_prot_interface/u_parit_tree_0} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_s.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_prot_interface/u_parit_tree_0} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 29 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 29 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 30 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 30 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 37 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 37 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 49 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/logic_tree_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_prot_interface/u_parit_tree_0} -fecexprrow 49 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb} -fecexprrow 143 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb} -fecexprrow 143 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb} -fecexprrow 149 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb} -fecexprrow 149 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 86 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 86 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 90 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 90 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 90 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 90 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 107 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 107 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 121 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 121 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 121 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 121 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 132 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 132 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 132 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 132 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 173 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 173 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 173 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 173 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 184 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 184 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 184 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 184 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 184 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 184 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 190 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 190 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 190 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 190 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 190 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 190 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 266 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 266 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 141 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 141 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 141 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 141 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 147 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 147 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 147 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 147 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 147 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 147 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 172 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 172 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 172 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 172 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 71 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 71 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 75 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 75 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 130 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 130 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 172 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 172 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 172 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 172 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 249 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 249 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 112 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 112 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 112 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 112 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer} -fecexprrow 815 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer} -fecexprrow 815 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer} -fecexprrow 815 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer} -fecexprrow 815 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer} -fecexprrow 817 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer} -fecexprrow 817 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer} -fecexprrow 817 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer} -fecexprrow 817 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer} -fecexprrow 827 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer} -fecexprrow 827 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer} -fecexprrow 827 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer} -fecexprrow 827 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer} -fecexprrow 828 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer} -fecexprrow 828 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer} -fecexprrow 828 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer} -fecexprrow 828 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer} -fecexprrow 543 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer} -fecexprrow 543 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer} -fecexprrow 543 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer} -fecexprrow 543 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer} -fecexprrow 545 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer} -fecexprrow 545 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer} -fecexprrow 545 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer} -fecexprrow 545 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer} -fecexprrow 555 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer} -fecexprrow 555 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer} -fecexprrow 555 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer} -fecexprrow 555 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer} -fecexprrow 556 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer} -fecexprrow 556 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer} -fecexprrow 556 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer} -fecexprrow 556 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer} -fecexprrow 1719 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer} -fecexprrow 1719 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer} -fecexprrow 1719 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer} -fecexprrow 1719 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer} -fecexprrow 1721 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer} -fecexprrow 1721 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer} -fecexprrow 1721 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer} -fecexprrow 1721 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer} -fecexprrow 1731 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer} -fecexprrow 1731 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer} -fecexprrow 1731 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer} -fecexprrow 1731 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer} -fecexprrow 1732 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer} -fecexprrow 1732 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer} -fecexprrow 1732 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/pri_age_buffer_arbiter_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer} -fecexprrow 1732 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 44 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 44 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 49 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 49 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 121 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 121 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 126 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 126 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1146 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1146 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1162 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1162 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1178 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1178 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1417 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1417 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1468 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1468 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/accumulator_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0} -linerange 510 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/accumulator_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1} -linerange 510 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/accumulator_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2} -linerange 510 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -linerange 1050 -item b 3 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/apb_csr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -linerange 1194 -item b 3 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cam_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/read_pipe} -linerange 132 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/cam_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_pipe} -linerange 132 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1533 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1548 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1555 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1562 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1569 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1612 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1645 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 6324 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_c_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_uc_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_baddr_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bns_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_err_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_raddr_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rns_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_err_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_mask/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo/mem0_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo/mem1_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo/rd_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo/wr_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo/mem0_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo/mem1_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo/rd_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo/wr_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_u_pkt_valid_R/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo/mem0_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo/mem1_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo/rd_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo/wr_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/active_4clkGate_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/collide_valid_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_ce_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_pkt_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/q2_int_data_out_0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/q2_int_data_out_1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/q_check_err_index0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/q_check_err_index1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/q_int_data_out_0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/q_int_data_out_1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_index_0_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_index_0_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_index_0_d3_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_index_1_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_index_1_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_index_1_d3_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_uce_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_index_ack_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_index_ack_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/q_ttQoSRsv_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/wDataBuffer_threshold_reached_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_0_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_10_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_11_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_12_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_13_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_14_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_15_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_1_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_2_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_3_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_4_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_5_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_6_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_7_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_8_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_9_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_priority_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/dealloc_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/highest_valid_pri_dealloc_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/highest_valid_pri_no_dealloc_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/starv_mode_dealloc_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/starv_mode_no_dealloc_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_starv_mode_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_priority_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/vlate_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_priority_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer/dealloc_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer/highest_valid_pri_dealloc_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer/highest_valid_pri_no_dealloc_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer/starv_mode_dealloc_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer/starv_mode_no_dealloc_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_starv_mode_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_read_cam_match_pmon_not_ready_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_cam_match_not_ready_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_dtwmrgmrd_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_vz_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer/dealloc_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer/highest_valid_pri_dealloc_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer/highest_valid_pri_no_dealloc_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer/starv_mode_dealloc_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_skid_buffer/starv_mode_no_dealloc_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/TT_threshold_reached_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/cam_match_vector_q1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/pmon_num_active_rtt_entries_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/q_ttQoSRsv_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/trans_active_4clkGate_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/set_tt_valid_q1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/set_wtt_valid_q1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/TT_threshold_reached_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/pmon_num_active_wtt_entries_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/q_ttQoSRsv_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/timeout_count_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/trans_active_4clkGate_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_addr_collision_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_ar_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_aw_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_b_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_r_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx0_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx1_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx2_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx3_dp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_trace_messages_captured_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_trace_messages_dropped_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx0_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx1_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx2_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx3_dp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_w_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/DMIMCNTCR_LocalCountEnable_out_prev_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/cnt_value_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/dealloc_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/park_point_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/main_trigger_val_prev_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt20_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt21_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt22_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt23_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_main_trigger_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/capture_frc_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/dtw_beat_counter_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_0/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_1/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_2/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pm_trace_messages_captured_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pm_trace_messages_dropped_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_in_size_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_in_size_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_in_size_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer_counter_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_daisy_arbs/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/bist_next_ack_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/bist_next_ack_reg_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/bist_next_reg_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/bist_state_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_0_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_0_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_10_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_10_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_11_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_11_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_12_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_12_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_1_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_1_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_2_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_2_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_3_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_3_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_4_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_4_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_5_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_5_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_6_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_6_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_7_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_7_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_8_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_8_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_9_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/check_9_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_0_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_0_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_10_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_10_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_11_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_11_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_12_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_12_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_1_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_1_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_2_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_2_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_3_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_3_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_4_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_4_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_5_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_5_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_6_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_6_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_7_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_7_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_8_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_8_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_9_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/func_9_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/u_bist_next_sync/synch0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_dmi_fault_checker/u_bist_next_sync/synch1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_rr_arb/u_arb__park_point} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_rr_arb/u_req_mask} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_rr_arb/u_arb__park_point} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_rr_arb/u_req_mask} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_rr_arb/u_arb__park_point} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_rr_arb/u_req_mask} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 935 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 941 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 947 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 952 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 958 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 258 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 259 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 266 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 273 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 282 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 289 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 296 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 320 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 345 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 346 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 353 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 360 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 404 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 411 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 418 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 442 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 296 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 297 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 304 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 311 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 333 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 340 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 347 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 371 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 346 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 446 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 481 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 484 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 485 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 486 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 1012 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 346 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 446 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 481 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 484 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 485 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 486 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 1012 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1170 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1261 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1296 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1299 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1300 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1301 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1827 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1170 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1261 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1296 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1299 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1300 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1301 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1827 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1161 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1252 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1287 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1290 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1291 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1292 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1818 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1161 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1252 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1287 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1290 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1291 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1292 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1818 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -linerange 437 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -linerange 438 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -linerange 461 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -linerange 385 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -linerange 232 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -linerange 233 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -linerange 234 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_no_cache_wrap_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap} -linerange 235 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -linerange 441 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -linerange 1960 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -linerange 1961 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -linerange 122 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -linerange 285 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/dmi_write_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux} -linerange 79 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx0_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx0_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ab.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ab.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ab.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx0_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ai.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx1_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ai.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 87 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 98 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 132 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 139 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_dp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_al.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 87 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 98 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 132 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 139 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 87 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 98 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 132 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 139 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ar.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx2_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx1_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx1_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bh.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bi.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bk.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/cmd_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bm.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bo.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bp.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_input_fifo/fifo} -linerange 318 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_output_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_br.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_cmd_resp_buffer/fifo} -linerange 526 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_input_fifo/fifo} -linerange 214 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bt.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_output_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bv.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_buffer/fifo} -linerange 318 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_by.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_resp_buffer/fifo} -linerange 734 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_bz.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/dtw_resp_fifo} -linerange 838 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_c.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx3_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_c.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx3_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ca.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_rsp_match_fifo/fifo} -linerange 318 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cb.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_rsp_no_match_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/wdata_id_ff} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_data_buffer/input_data} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cd.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_trans_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ce.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_data_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cf.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_trans_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_res_data_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ch.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_resp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ci.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/req_out_fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/mem_req_in_fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/ar_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/aw_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/w_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cm.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/r_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_cn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/b_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_dd.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/rb_fifo/fifo} -linerange 188 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_de.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_fifo} -linerange 165 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_df.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_dg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/mem_data_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_dg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/merge_result_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/str_req_fifo} -linerange 526 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rb_use_fifo} -linerange 734 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_q.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/wdata_sel_fifo} -linerange 188 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_r.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx2_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/fifo_r.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx2_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/latency_counter_table_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table} -linerange 36 -item b 8 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -linerange 278 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -linerange 287 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -linerange 219 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -linerange 228 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry10/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry11/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry12/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry13/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry14/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry15/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry4/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry5/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry6/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry7/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry8/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1900/debug/dmi/config4/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry9/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
