<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Practica1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="p6_pmodals.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="p6_pmodals.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="p6_pmodals.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="p6_pmodals.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="p6_pmodals.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="p6_pmodals.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="p6_pmodals.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="p6_pmodals.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="p6_pmodals.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="p6_pmodals.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="p6_pmodals.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="p6_pmodals.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="p6_pmodals.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="p6_pmodals.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="p6_pmodals.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="p6_pmodals.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="p6_pmodals.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="p6_pmodals.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="p6_pmodals.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="p6_pmodals.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="p6_pmodals.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="p6_pmodals.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="p6_pmodals.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="p6_pmodals_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="p6_pmodals_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="p6_pmodals_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="p6_pmodals_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="p6_pmodals_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="p6_pmodals_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="p6_pmodals_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="p6_pmodals_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="p6_pmodals_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="p6_pmodals_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="p6_pmodals_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="p6_pmodals_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="p6_pmodals_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="p6_pmodals_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="p6_pmodals_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="p6_pmodenc.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="p6_pmodenc.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="p6_pmodenc.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="p6_pmodenc.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="p6_pmodenc.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="p6_pmodenc.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="p6_pmodenc.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="p6_pmodenc.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="p6_pmodenc.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="p6_pmodenc.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="p6_pmodenc.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="p6_pmodenc.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="p6_pmodenc.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="p6_pmodenc.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="p6_pmodenc.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="p6_pmodenc.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="p6_pmodenc.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="p6_pmodenc.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="p6_pmodenc.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="p6_pmodenc.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="p6_pmodenc.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="p6_pmodenc.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="p6_pmodenc.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="p6_pmodenc_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="p6_pmodenc_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="p6_pmodenc_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="p6_pmodenc_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="p6_pmodenc_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="p6_pmodenc_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="p6_pmodenc_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="p6_pmodenc_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="p6_pmodenc_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="p6_pmodenc_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="p6_pmodenc_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="p6_pmodenc_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="p6_pmodenc_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="p6_pmodenc_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="p6_pmodenc_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1662409934" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1662409933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662501131" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4555871531734494656" xil_pn:start_ts="1662501131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662501131" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1488939292176630912" xil_pn:start_ts="1662501131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662501131" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1662501131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662501131" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1299545911926550270" xil_pn:start_ts="1662501131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662501131" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293036838" xil_pn:start_ts="1662501131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662501131" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6295453471070920714" xil_pn:start_ts="1662501131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662996814" xil_pn:in_ck="625788141087452242" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8468154071664606833" xil_pn:start_ts="1662996808">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="p6_pmodals.lso"/>
      <outfile xil_pn:name="p6_pmodals.ngc"/>
      <outfile xil_pn:name="p6_pmodals.ngr"/>
      <outfile xil_pn:name="p6_pmodals.prj"/>
      <outfile xil_pn:name="p6_pmodals.syr"/>
      <outfile xil_pn:name="p6_pmodals.xst"/>
      <outfile xil_pn:name="p6_pmodals_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1662501934" xil_pn:in_ck="-4836043961556275471" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1296324433452819795" xil_pn:start_ts="1662501934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662501938" xil_pn:in_ck="8940181491979461676" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7349387257488698433" xil_pn:start_ts="1662501934">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="p6_pmodals.bld"/>
      <outfile xil_pn:name="p6_pmodals.ngd"/>
      <outfile xil_pn:name="p6_pmodals_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1662501945" xil_pn:in_ck="8940181491979461677" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3038358747526061968" xil_pn:start_ts="1662501938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="p6_pmodals.pcf"/>
      <outfile xil_pn:name="p6_pmodals_map.map"/>
      <outfile xil_pn:name="p6_pmodals_map.mrp"/>
      <outfile xil_pn:name="p6_pmodals_map.ncd"/>
      <outfile xil_pn:name="p6_pmodals_map.ngm"/>
      <outfile xil_pn:name="p6_pmodals_map.xrpt"/>
      <outfile xil_pn:name="p6_pmodals_summary.xml"/>
      <outfile xil_pn:name="p6_pmodals_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1662501954" xil_pn:in_ck="9031811002335379910" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1662501945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="p6_pmodals.ncd"/>
      <outfile xil_pn:name="p6_pmodals.pad"/>
      <outfile xil_pn:name="p6_pmodals.par"/>
      <outfile xil_pn:name="p6_pmodals.ptwx"/>
      <outfile xil_pn:name="p6_pmodals.unroutes"/>
      <outfile xil_pn:name="p6_pmodals.xpi"/>
      <outfile xil_pn:name="p6_pmodals_pad.csv"/>
      <outfile xil_pn:name="p6_pmodals_pad.txt"/>
      <outfile xil_pn:name="p6_pmodals_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1662501960" xil_pn:in_ck="6117696405947179768" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1662501954">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="p6_pmodals.bgn"/>
      <outfile xil_pn:name="p6_pmodals.bit"/>
      <outfile xil_pn:name="p6_pmodals.drc"/>
      <outfile xil_pn:name="p6_pmodals.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1662501954" xil_pn:in_ck="8940181491979461545" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1662501950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="p6_pmodals.twr"/>
      <outfile xil_pn:name="p6_pmodals.twx"/>
    </transform>
  </transforms>

</generated_project>
