Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov  8 23:16:49 2022
| Host         : ALIENWARE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FINAL_DIAGRAM_wrapper_timing_summary_routed.rpt -pb FINAL_DIAGRAM_wrapper_timing_summary_routed.pb -rpx FINAL_DIAGRAM_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : FINAL_DIAGRAM_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.808        0.000                      0                  445        0.144        0.000                      0                  445        9.500        0.000                       0                   213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.832        0.000                      0                  368        0.144        0.000                      0                  368        9.500        0.000                       0                   213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              13.808        0.000                      0                   77        0.610        0.000                      0                   77  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.832ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 2.997ns (50.706%)  route 2.914ns (49.294%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.742     3.050    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y30         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456     3.506 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/Q
                         net (fo=6, routed)           1.011     4.517    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.641 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.641    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.173 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.173    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.287 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.287    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.401 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.401    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.515 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.903     7.418    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.542 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.542    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.943 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.943    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.057 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.285    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.627 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.961 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.961    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[28]_i_1_n_6
    SLICE_X41Y37         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.572    22.764    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y37         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[29]/C
                         clock pessimism              0.269    23.033    
                         clock uncertainty           -0.302    22.731    
    SLICE_X41Y37         FDCE (Setup_fdce_C_D)        0.062    22.793    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         22.793    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                 13.832    

Slack (MET) :             13.853ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 2.976ns (50.530%)  route 2.914ns (49.470%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.742     3.050    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y30         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456     3.506 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/Q
                         net (fo=6, routed)           1.011     4.517    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.641 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.641    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.173 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.173    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.287 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.287    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.401 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.401    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.515 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.903     7.418    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.542 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.542    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.943 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.943    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.057 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.285    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.627 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.940 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.940    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[28]_i_1_n_4
    SLICE_X41Y37         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.572    22.764    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y37         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[31]/C
                         clock pessimism              0.269    23.033    
                         clock uncertainty           -0.302    22.731    
    SLICE_X41Y37         FDCE (Setup_fdce_C_D)        0.062    22.793    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         22.793    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                 13.853    

Slack (MET) :             13.927ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 2.902ns (49.901%)  route 2.914ns (50.099%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.742     3.050    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y30         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456     3.506 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/Q
                         net (fo=6, routed)           1.011     4.517    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.641 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.641    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.173 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.173    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.287 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.287    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.401 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.401    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.515 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.903     7.418    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.542 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.542    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.943 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.943    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.057 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.285    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.627 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.866 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.866    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[28]_i_1_n_5
    SLICE_X41Y37         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.572    22.764    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y37         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[30]/C
                         clock pessimism              0.269    23.033    
                         clock uncertainty           -0.302    22.731    
    SLICE_X41Y37         FDCE (Setup_fdce_C_D)        0.062    22.793    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         22.793    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                 13.927    

Slack (MET) :             13.943ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 2.886ns (49.763%)  route 2.914ns (50.237%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.742     3.050    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y30         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456     3.506 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/Q
                         net (fo=6, routed)           1.011     4.517    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.641 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.641    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.173 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.173    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.287 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.287    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.401 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.401    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.515 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.903     7.418    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.542 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.542    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.943 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.943    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.057 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.285    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.627 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.627    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.850 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.850    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[28]_i_1_n_7
    SLICE_X41Y37         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.572    22.764    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y37         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[28]/C
                         clock pessimism              0.269    23.033    
                         clock uncertainty           -0.302    22.731    
    SLICE_X41Y37         FDCE (Setup_fdce_C_D)        0.062    22.793    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         22.793    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 13.943    

Slack (MET) :             13.945ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 2.883ns (49.737%)  route 2.914ns (50.263%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.742     3.050    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y30         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456     3.506 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/Q
                         net (fo=6, routed)           1.011     4.517    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.641 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.641    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.173 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.173    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.287 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.287    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.401 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.401    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.515 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.903     7.418    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.542 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.542    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.943 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.943    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.057 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.285    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.847 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.847    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_6
    SLICE_X41Y36         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.571    22.764    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y36         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[25]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X41Y36         FDCE (Setup_fdce_C_D)        0.062    22.792    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                 13.945    

Slack (MET) :             13.966ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 2.862ns (49.554%)  route 2.914ns (50.446%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.742     3.050    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y30         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456     3.506 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/Q
                         net (fo=6, routed)           1.011     4.517    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.641 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.641    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.173 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.173    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.287 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.287    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.401 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.401    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.515 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.903     7.418    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.542 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.542    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.943 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.943    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.057 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.285    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.826 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.826    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_4
    SLICE_X41Y36         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.571    22.764    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y36         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[27]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X41Y36         FDCE (Setup_fdce_C_D)        0.062    22.792    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                 13.966    

Slack (MET) :             14.040ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 2.788ns (48.899%)  route 2.914ns (51.101%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.742     3.050    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y30         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456     3.506 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/Q
                         net (fo=6, routed)           1.011     4.517    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.641 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.641    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.173 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.173    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.287 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.287    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.401 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.401    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.515 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.903     7.418    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.542 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.542    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.943 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.943    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.057 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.285    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.752 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.752    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_5
    SLICE_X41Y36         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.571    22.764    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y36         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[26]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X41Y36         FDCE (Setup_fdce_C_D)        0.062    22.792    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 14.040    

Slack (MET) :             14.056ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 2.772ns (48.755%)  route 2.914ns (51.245%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.742     3.050    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y30         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456     3.506 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/Q
                         net (fo=6, routed)           1.011     4.517    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.641 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.641    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.173 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.173    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.287 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.287    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.401 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.401    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.515 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.903     7.418    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.542 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.542    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.943 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.943    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.057 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.285    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.736 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.736    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_7
    SLICE_X41Y36         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.571    22.764    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y36         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X41Y36         FDCE (Setup_fdce_C_D)        0.062    22.792    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                 14.056    

Slack (MET) :             14.059ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 2.769ns (48.728%)  route 2.914ns (51.272%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.742     3.050    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y30         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456     3.506 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/Q
                         net (fo=6, routed)           1.011     4.517    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.641 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.641    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.173 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.173    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.287 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.287    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.401 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.401    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.515 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.903     7.418    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.542 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.542    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.943 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.943    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.057 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.285    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.733 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.733    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_6
    SLICE_X41Y35         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.571    22.764    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y35         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[21]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X41Y35         FDCE (Setup_fdce_C_D)        0.062    22.792    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                 14.059    

Slack (MET) :             14.080ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 2.748ns (48.538%)  route 2.914ns (51.462%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.742     3.050    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y30         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456     3.506 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/Q
                         net (fo=6, routed)           1.011     4.517    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.641 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.641    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_i_6_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.173 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.173    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.287 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.287    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.401 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.401    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.515 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.903     7.418    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.542 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.542    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt[0]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.943 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.943    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.057 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.285    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.399    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.712 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.712    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_4
    SLICE_X41Y35         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.571    22.764    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y35         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[23]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X41Y35         FDCE (Setup_fdce_C_D)        0.062    22.792    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 14.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.556     0.896    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X31Y31         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_reg_reg/Q
                         net (fo=3, routed)           0.078     1.116    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/D[0]
    SLICE_X31Y31         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.822     1.192    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X31Y31         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_sync_reg[0]/C
                         clock pessimism             -0.295     0.897    
    SLICE_X31Y31         FDRE (Hold_fdre_C_D)         0.075     0.972    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.559     0.900    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X28Y34         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_reg_reg/Q
                         net (fo=3, routed)           0.067     1.131    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/D[0]
    SLICE_X28Y34         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.825     1.195    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X28Y34         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_sync_reg[0]/C
                         clock pessimism             -0.295     0.900    
    SLICE_X28Y34         FDRE (Hold_fdre_C_D)         0.060     0.960    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.559     0.900    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X30Y36         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.148     1.048 f  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_sync_reg[1]/Q
                         net (fo=1, routed)           0.059     1.107    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_sync[1]
    SLICE_X30Y36         LUT2 (Prop_lut2_I1_O)        0.098     1.205 r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.205    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_pulse_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.826     1.196    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/CLK
    SLICE_X30Y36         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_pulse_reg/C
                         clock pessimism             -0.296     0.900    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.120     1.020    FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.558     0.899    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X27Y33         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.128     1.026 f  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_sync_reg[1]/Q
                         net (fo=1, routed)           0.054     1.081    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_sync[1]
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.099     1.180 r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.180    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_pulse_i_1_n_0
    SLICE_X27Y33         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.824     1.194    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X27Y33         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_pulse_reg/C
                         clock pessimism             -0.295     0.899    
    SLICE_X27Y33         FDRE (Hold_fdre_C_D)         0.091     0.990    FINAL_DIAGRAM_i/btn_debounce_toggle_1/U0/btn_pulse_reg
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.586     0.927    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X38Y35         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[4]/Q
                         net (fo=1, routed)           0.113     1.204    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/Q[4]
    SLICE_X39Y35         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.854     1.224    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X39Y35         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[4]/C
                         clock pessimism             -0.284     0.940    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.070     1.010    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.586     0.927    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X38Y35         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[2]/Q
                         net (fo=1, routed)           0.113     1.204    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/Q[2]
    SLICE_X38Y34         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.853     1.223    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X38Y34         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[2]/C
                         clock pessimism             -0.282     0.941    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.063     1.004    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.056%)  route 0.134ns (41.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.588     0.929    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X43Y34         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.070 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.134     1.204    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state_0[1]
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.045     1.249 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/busy_i_1/O
                         net (fo=1, routed)           0.000     1.249    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/busy_i_1_n_0
    SLICE_X43Y34         FDPE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.855     1.225    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X43Y34         FDPE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/busy_reg/C
                         clock pessimism             -0.296     0.929    
    SLICE_X43Y34         FDPE (Hold_fdpe_C_D)         0.092     1.021    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.875%)  route 0.135ns (42.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.588     0.929    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X43Y34         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.070 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.135     1.205    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/state_0[1]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.250 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.250    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/FSM_sequential_state[1]_i_1_n_0
    SLICE_X43Y34         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.855     1.225    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X43Y34         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.296     0.929    
    SLICE_X43Y34         FDCE (Hold_fdce_C_D)         0.091     1.020    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.589     0.929    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X43Y37         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128     1.058 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/state_reg[2]/Q
                         net (fo=8, routed)           0.098     1.155    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/state[2]
    SLICE_X43Y37         LUT4 (Prop_lut4_I3_O)        0.099     1.254 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.254    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/state[1]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.857     1.227    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X43Y37         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/state_reg[1]/C
                         clock pessimism             -0.297     0.930    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092     1.022    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.586     0.927    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X38Y35         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/data_wr_reg[1]/Q
                         net (fo=1, routed)           0.145     1.236    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/Q[1]
    SLICE_X38Y34         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.853     1.223    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X38Y34         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[1]/C
                         clock pessimism             -0.282     0.941    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.052     0.993    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y29   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X32Y31   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X32Y30   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X32Y31   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X32Y32   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X32Y32   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X32Y32   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X32Y33   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X32Y33   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y29   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X32Y31   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X32Y30   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X32Y31   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X32Y29   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y34   FINAL_DIAGRAM_i/Reset_Delay_0/U0/Cont_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y30   FINAL_DIAGRAM_i/Reset_Delay_0/U0/Cont_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y30   FINAL_DIAGRAM_i/Reset_Delay_0/U0/Cont_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y30   FINAL_DIAGRAM_i/Reset_Delay_0/U0/Cont_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y30   FINAL_DIAGRAM_i/Reset_Delay_0/U0/Cont_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X32Y32   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X32Y32   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X32Y32   FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y32   FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_cntr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y32   FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_cntr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X26Y32   FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y32   FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_cntr_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y32   FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_cntr_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y32   FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X26Y32   FINAL_DIAGRAM_i/btn_debounce_toggle_2/U0/btn_cntr_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.808ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 0.828ns (15.255%)  route 4.600ns (84.745%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.747     3.055    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X37Y36         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456     3.511 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/Q
                         net (fo=24, routed)          1.648     5.159    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/Q[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.283 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1/O
                         net (fo=4, routed)           0.665     5.948    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.072 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0/O
                         net (fo=3, routed)           0.309     6.381    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_min
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.505 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          1.978     8.483    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X32Y29         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.489    22.681    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X32Y29         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[1]/C
                         clock pessimism              0.230    22.912    
                         clock uncertainty           -0.302    22.610    
    SLICE_X32Y29         FDCE (Recov_fdce_C_CLR)     -0.319    22.291    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.291    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 13.808    

Slack (MET) :             13.808ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 0.828ns (15.255%)  route 4.600ns (84.745%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.747     3.055    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X37Y36         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456     3.511 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/Q
                         net (fo=24, routed)          1.648     5.159    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/Q[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.283 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1/O
                         net (fo=4, routed)           0.665     5.948    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.072 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0/O
                         net (fo=3, routed)           0.309     6.381    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_min
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.505 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          1.978     8.483    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X32Y29         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.489    22.681    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X32Y29         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[4]/C
                         clock pessimism              0.230    22.912    
                         clock uncertainty           -0.302    22.610    
    SLICE_X32Y29         FDCE (Recov_fdce_C_CLR)     -0.319    22.291    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.291    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 13.808    

Slack (MET) :             13.808ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 0.828ns (15.255%)  route 4.600ns (84.745%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.747     3.055    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X37Y36         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456     3.511 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/Q
                         net (fo=24, routed)          1.648     5.159    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/Q[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.283 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1/O
                         net (fo=4, routed)           0.665     5.948    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.072 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0/O
                         net (fo=3, routed)           0.309     6.381    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_min
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.505 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          1.978     8.483    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X32Y29         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.489    22.681    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X32Y29         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[6]/C
                         clock pessimism              0.230    22.912    
                         clock uncertainty           -0.302    22.610    
    SLICE_X32Y29         FDCE (Recov_fdce_C_CLR)     -0.319    22.291    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.291    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 13.808    

Slack (MET) :             13.900ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 0.828ns (15.519%)  route 4.508ns (84.481%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.747     3.055    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X37Y36         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456     3.511 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/Q
                         net (fo=24, routed)          1.648     5.159    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/Q[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.283 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1/O
                         net (fo=4, routed)           0.665     5.948    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.072 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0/O
                         net (fo=3, routed)           0.309     6.381    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_min
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.505 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          1.886     8.391    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X32Y30         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.489    22.681    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X32Y30         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[11]/C
                         clock pessimism              0.230    22.912    
                         clock uncertainty           -0.302    22.610    
    SLICE_X32Y30         FDCE (Recov_fdce_C_CLR)     -0.319    22.291    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[11]
  -------------------------------------------------------------------
                         required time                         22.291    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 13.900    

Slack (MET) :             13.900ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 0.828ns (15.519%)  route 4.508ns (84.481%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.747     3.055    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X37Y36         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456     3.511 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/Q
                         net (fo=24, routed)          1.648     5.159    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/Q[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.283 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1/O
                         net (fo=4, routed)           0.665     5.948    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.072 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0/O
                         net (fo=3, routed)           0.309     6.381    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_min
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.505 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          1.886     8.391    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X32Y30         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.489    22.681    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X32Y30         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[5]/C
                         clock pessimism              0.230    22.912    
                         clock uncertainty           -0.302    22.610    
    SLICE_X32Y30         FDCE (Recov_fdce_C_CLR)     -0.319    22.291    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.291    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 13.900    

Slack (MET) :             13.900ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 0.828ns (15.519%)  route 4.508ns (84.481%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.747     3.055    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X37Y36         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456     3.511 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/Q
                         net (fo=24, routed)          1.648     5.159    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/Q[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.283 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1/O
                         net (fo=4, routed)           0.665     5.948    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.072 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0/O
                         net (fo=3, routed)           0.309     6.381    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_min
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.505 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          1.886     8.391    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X32Y30         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.489    22.681    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X32Y30         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[7]/C
                         clock pessimism              0.230    22.912    
                         clock uncertainty           -0.302    22.610    
    SLICE_X32Y30         FDCE (Recov_fdce_C_CLR)     -0.319    22.291    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.291    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 13.900    

Slack (MET) :             13.900ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 0.828ns (15.519%)  route 4.508ns (84.481%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.747     3.055    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X37Y36         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456     3.511 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/Q
                         net (fo=24, routed)          1.648     5.159    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/Q[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.283 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1/O
                         net (fo=4, routed)           0.665     5.948    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.072 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0/O
                         net (fo=3, routed)           0.309     6.381    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_min
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.505 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          1.886     8.391    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X32Y30         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.489    22.681    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X32Y30         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[8]/C
                         clock pessimism              0.230    22.912    
                         clock uncertainty           -0.302    22.610    
    SLICE_X32Y30         FDCE (Recov_fdce_C_CLR)     -0.319    22.291    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[8]
  -------------------------------------------------------------------
                         required time                         22.291    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 13.900    

Slack (MET) :             13.950ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.828ns (15.662%)  route 4.459ns (84.338%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.747     3.055    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X37Y36         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456     3.511 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/Q
                         net (fo=24, routed)          1.648     5.159    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/Q[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.283 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1/O
                         net (fo=4, routed)           0.665     5.948    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.072 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0/O
                         net (fo=3, routed)           0.309     6.381    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_min
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.505 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          1.837     8.342    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X32Y31         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.490    22.683    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X32Y31         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[10]/C
                         clock pessimism              0.230    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X32Y31         FDCE (Recov_fdce_C_CLR)     -0.319    22.292    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                 13.950    

Slack (MET) :             13.950ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.828ns (15.662%)  route 4.459ns (84.338%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.747     3.055    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X37Y36         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456     3.511 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/Q
                         net (fo=24, routed)          1.648     5.159    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/Q[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.283 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1/O
                         net (fo=4, routed)           0.665     5.948    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.072 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0/O
                         net (fo=3, routed)           0.309     6.381    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_min
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.505 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          1.837     8.342    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X32Y31         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.490    22.683    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X32Y31         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[12]/C
                         clock pessimism              0.230    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X32Y31         FDCE (Recov_fdce_C_CLR)     -0.319    22.292    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                 13.950    

Slack (MET) :             13.950ns  (required time - arrival time)
  Source:                 FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.828ns (15.662%)  route 4.459ns (84.338%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.747     3.055    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X37Y36         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456     3.511 f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/Q
                         net (fo=24, routed)          1.648     5.159    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/Q[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.283 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1/O
                         net (fo=4, routed)           0.665     5.948    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0_i_1_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.072 r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/min_tick_INST_0/O
                         net (fo=3, routed)           0.309     6.381    FINAL_DIAGRAM_i/Counter_Loader_0/U0/count_min
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.505 f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2/O
                         net (fo=33, routed)          1.837     8.342    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2_n_0
    SLICE_X32Y31         FDCE                                         f  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         1.490    22.683    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk
    SLICE_X32Y31         FDCE                                         r  FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[9]/C
                         clock pessimism              0.230    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X32Y31         FDCE (Recov_fdce_C_CLR)     -0.319    22.292    FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[9]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                 13.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.233%)  route 0.441ns (75.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.557     0.898    FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/CLK
    SLICE_X35Y32         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/Q
                         net (fo=11, routed)          0.441     1.479    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/reset
    SLICE_X37Y36         FDCE                                         f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.854     1.224    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X37Y36         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]/C
                         clock pessimism             -0.262     0.962    
    SLICE_X37Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.870    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.141ns (23.410%)  route 0.461ns (76.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.557     0.898    FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/CLK
    SLICE_X35Y32         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/Q
                         net (fo=11, routed)          0.461     1.500    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/reset
    SLICE_X37Y37         FDCE                                         f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.855     1.225    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X37Y37         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[1]/C
                         clock pessimism             -0.262     0.963    
    SLICE_X37Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.871    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.141ns (23.410%)  route 0.461ns (76.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.557     0.898    FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/CLK
    SLICE_X35Y32         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/Q
                         net (fo=11, routed)          0.461     1.500    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/reset
    SLICE_X37Y37         FDCE                                         f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.855     1.225    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X37Y37         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[2]/C
                         clock pessimism             -0.262     0.963    
    SLICE_X37Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.871    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.141ns (23.242%)  route 0.466ns (76.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.557     0.898    FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/CLK
    SLICE_X35Y32         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/Q
                         net (fo=11, routed)          0.466     1.504    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/reset
    SLICE_X36Y37         FDCE                                         f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.855     1.225    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X36Y37         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]/C
                         clock pessimism             -0.262     0.963    
    SLICE_X36Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.871    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.714%)  route 0.508ns (78.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.557     0.898    FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/CLK
    SLICE_X35Y32         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/Q
                         net (fo=11, routed)          0.508     1.547    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/reset
    SLICE_X37Y38         FDCE                                         f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.857     1.227    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X37Y38         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[6]/C
                         clock pessimism             -0.262     0.965    
    SLICE_X37Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.714%)  route 0.508ns (78.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.557     0.898    FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/CLK
    SLICE_X35Y32         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/Q
                         net (fo=11, routed)          0.508     1.547    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/reset
    SLICE_X37Y38         FDCE                                         f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.857     1.227    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X37Y38         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[7]/C
                         clock pessimism             -0.262     0.965    
    SLICE_X37Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.141ns (21.570%)  route 0.513ns (78.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.557     0.898    FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/CLK
    SLICE_X35Y32         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/Q
                         net (fo=11, routed)          0.513     1.551    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/reset
    SLICE_X36Y38         FDCE                                         f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.857     1.227    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X36Y38         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[4]/C
                         clock pessimism             -0.262     0.965    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.141ns (21.570%)  route 0.513ns (78.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.557     0.898    FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/CLK
    SLICE_X35Y32         FDRE                                         r  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  FINAL_DIAGRAM_i/btn_debounce_toggle_0/U0/btn_reg_reg/Q
                         net (fo=11, routed)          0.513     1.551    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/reset
    SLICE_X36Y38         FDCE                                         f  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.857     1.227    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/clk
    SLICE_X36Y38         FDCE                                         r  FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[5]/C
                         clock pessimism             -0.262     0.965    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.873    FINAL_DIAGRAM_i/univ_bin_counter_0/U0/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.097%)  route 0.527ns (73.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.588     0.929    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X43Y36         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/Q
                         net (fo=3, routed)           0.297     1.367    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/reset_n
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.412 f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.230     1.641    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X41Y35         FDCE                                         f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.856     1.226    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y35         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]/C
                         clock pessimism             -0.282     0.944    
    SLICE_X41Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.852    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.097%)  route 0.527ns (73.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.588     0.929    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/clk
    SLICE_X43Y36         FDRE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/reset_n_reg/Q
                         net (fo=3, routed)           0.297     1.367    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/reset_n
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.412 f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.230     1.641    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X41Y35         FDCE                                         f  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FINAL_DIAGRAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FINAL_DIAGRAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FINAL_DIAGRAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=212, routed)         0.856     1.226    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/clk
    SLICE_X41Y35         FDCE                                         r  FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[21]/C
                         clock pessimism             -0.282     0.944    
    SLICE_X41Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.852    FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.790    





