/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [11:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = !(celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_24z = ~((celloutsig_0_19z[2] | celloutsig_0_19z[0]) & celloutsig_0_9z);
  assign celloutsig_1_3z = ~((celloutsig_1_0z[17] | in_data[131]) & celloutsig_1_0z[15]);
  assign celloutsig_1_8z = ~(celloutsig_1_4z[0] ^ celloutsig_1_0z[14]);
  assign celloutsig_1_9z = ~(celloutsig_1_1z ^ celloutsig_1_4z[1]);
  assign celloutsig_1_18z = ~(celloutsig_1_13z ^ celloutsig_1_6z);
  assign celloutsig_0_9z = ~(celloutsig_0_0z ^ celloutsig_0_8z);
  assign celloutsig_0_17z = ~(celloutsig_0_1z ^ celloutsig_0_15z[4]);
  assign celloutsig_1_1z = ~(in_data[126] ^ celloutsig_1_0z[6]);
  assign celloutsig_0_4z = celloutsig_0_2z[10:3] + in_data[28:21];
  assign celloutsig_0_12z = { celloutsig_0_4z[3:0], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_11z } + in_data[48:42];
  assign celloutsig_0_15z = celloutsig_0_12z[5:0] + { celloutsig_0_13z[8:4], 1'h1 };
  assign celloutsig_0_19z = { celloutsig_0_12z[5:3], celloutsig_0_5z, celloutsig_0_8z, _00_[8:6], celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_1z } + { celloutsig_0_13z[5:4], celloutsig_0_18z, 1'h1, celloutsig_0_17z };
  assign celloutsig_0_2z = { in_data[39:30], celloutsig_0_1z, celloutsig_0_1z } + { in_data[44:35], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[157:140] + in_data[154:137];
  reg [2:0] _16_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _16_ <= 3'h0;
    else _16_ <= celloutsig_0_4z[5:3];
  assign _00_[8:6] = _16_;
  assign celloutsig_1_7z = celloutsig_1_0z[8:2] & in_data[179:173];
  assign celloutsig_1_19z = { celloutsig_1_0z[13:4], celloutsig_1_7z, celloutsig_1_10z } & celloutsig_1_2z[17:0];
  assign celloutsig_1_13z = { celloutsig_1_2z[8:6], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_12z } <= { celloutsig_1_11z[9:4], celloutsig_1_5z };
  assign celloutsig_0_5z = celloutsig_0_2z[11:2] <= { in_data[92:85], celloutsig_0_0z, 1'h1 };
  assign celloutsig_1_2z = { in_data[157:139], celloutsig_1_1z } % { 1'h1, in_data[169:152], in_data[96] };
  assign celloutsig_1_4z = in_data[185:177] % { 1'h1, in_data[156:149] };
  assign celloutsig_0_0z = in_data[94:75] !== in_data[24:5];
  assign celloutsig_1_5z = { celloutsig_1_0z[1:0], celloutsig_1_3z } !== in_data[141:139];
  assign celloutsig_1_12z = { celloutsig_1_7z[6:4], celloutsig_1_7z } !== { celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_8z = { celloutsig_0_4z[4:0], celloutsig_0_1z } !== { in_data[62:59], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z } !== { in_data[49], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_9z, 1'h1, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_23z = { celloutsig_0_6z[1:0], _00_[8:6], _00_[8:6], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_11z } !== { in_data[73:62], celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_16z = | { celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_4z[7:6], celloutsig_0_5z } >> { celloutsig_0_2z[2], celloutsig_0_1z, 1'h1 };
  assign celloutsig_0_13z = { celloutsig_0_12z[6:1], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z } >> { _00_[7:6], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_2z[17:5], celloutsig_1_6z } - { celloutsig_1_4z[8:4], celloutsig_1_4z };
  assign celloutsig_0_18z = { celloutsig_0_4z[5:0], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_16z } - { celloutsig_0_13z[5:3], celloutsig_0_12z };
  assign celloutsig_0_25z = { celloutsig_0_19z[8], celloutsig_0_24z, celloutsig_0_5z } - { celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_5z };
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_0z[3]) | celloutsig_1_2z[2]);
  assign celloutsig_1_10z = ~((celloutsig_1_8z & celloutsig_1_6z) | celloutsig_1_9z);
  assign celloutsig_0_7z = ~((celloutsig_0_1z & in_data[84]) | 1'h1);
  assign { _00_[13:9], _00_[5:0] } = { celloutsig_0_12z[5:3], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_1z };
  assign { out_data[128], out_data[113:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
