$date
	Sun Oct 23 08:48:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#214610
b10100 &
b10100 %
1$
b10100 !
1"
#214611
0"
#214614
b1010 &
b1010 %
#214618
b101 &
b101 %
#214622
b10000 &
b10000 %
#214626
b1000 &
b1000 %
#214630
b100 &
b100 %
#214634
b10 &
b10 %
#214638
b1 &
1#
b1 %
#214642
b0 &
b0 %
0#
0$
#1187959
b10010 !
1"
#1187962
b10010 &
b10010 %
1$
#1187963
0"
#1187966
b1001 &
b1001 %
#1187970
b11100 &
b11100 %
#1187974
b1110 &
b1110 %
#1187978
b111 &
b111 %
#1187982
b10110 &
b10110 %
#1187986
b1011 &
b1011 %
#1187990
b100010 &
b100010 %
#1187994
b10001 &
b10001 %
#1187998
b110100 &
b110100 %
#1188002
b11010 &
b11010 %
#1188006
b1101 &
b1101 %
#1188010
b101000 &
b101000 %
#1188014
b10100 &
b10100 %
#1188018
b1010 &
b1010 %
#1188022
b101 &
b101 %
#1188026
b10000 &
b10000 %
#1188030
b1000 &
b1000 %
#1188034
b100 &
b100 %
#1188038
b10 &
b10 %
#1188042
b1 &
b1 %
1#
#1188046
b0 &
0#
b0 %
0$
#2235771
b100 !
1"
#2235774
b100 &
b100 %
1$
#2235775
0"
#2235778
b10 &
b10 %
#2235782
b1 &
1#
b1 %
#2235786
b0 &
b0 %
0#
0$
#4500012
