// Seed: 3594367644
module module_0 ();
  logic id_1;
  assign module_1.id_0 = 0;
  assign id_1 = id_1 ? {1, 1} : -1;
  logic [1 'b0 : 1 'h0] id_2;
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd73,
    parameter id_4  = 32'd30
) (
    input supply1 id_0,
    input wor id_1,
    output wand id_2
    , id_14, id_15,
    input tri0 id_3,
    input uwire _id_4,
    output tri0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input uwire id_8,
    output supply1 id_9,
    input tri1 id_10,
    input supply0 _id_11,
    output supply0 id_12
);
  assign id_9 = -1;
  module_0 modCall_1 ();
  wire id_16;
  wire [id_4  ~^  id_11  ==  1 : -1 'b0] id_17;
endmodule
